Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 23 20:34:43 2021
| Host         : LAPTOP-VAPUTUVT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 139 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.548        0.000                      0                  532        0.051        0.000                      0                  532        2.000        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 16.000}       32.000          31.250          
  clkfbout_clk_wiz_0_1  {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         32.548        0.000                      0                  532        0.181        0.000                      0                  532       19.500        0.000                       0                   141  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       24.562        0.000                      0                  532        0.181        0.000                      0                  532       15.500        0.000                       0                   141  
  clkfbout_clk_wiz_0_1                                                                                                                                                   20.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.548        0.000                      0                  532        0.051        0.000                      0                  532  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.548        0.000                      0                  532        0.051        0.000                      0                  532  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 0.518ns (7.837%)  route 6.091ns (92.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 38.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          6.091     4.416    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y11         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.527    38.177    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517    37.660    
                         clock uncertainty           -0.130    37.530    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.964    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.964    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                 32.548    

Slack (MET) :             32.888ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 0.518ns (8.260%)  route 5.753ns (91.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 38.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.753     4.078    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    38.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517    37.662    
                         clock uncertainty           -0.130    37.532    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.966    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                 32.888    

Slack (MET) :             33.258ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.518ns (8.730%)  route 5.415ns (91.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 38.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.415     3.740    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.547    38.197    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.694    
                         clock uncertainty           -0.130    37.564    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.998    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 33.258    

Slack (MET) :             33.578ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.518ns (9.257%)  route 5.077ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 38.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.077     3.402    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    38.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.676    
                         clock uncertainty           -0.130    37.546    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.980    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                 33.578    

Slack (MET) :             33.595ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.518ns (9.257%)  route 5.077ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.077     3.402    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y8          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.546    38.196    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.693    
                         clock uncertainty           -0.130    37.563    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.997    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                 33.595    

Slack (MET) :             33.672ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.456ns (8.289%)  route 5.045ns (91.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 38.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X23Y47         FDCE                                         r  u0_frame_control/addras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.738 r  u0_frame_control/addras_reg[2]/Q
                         net (fo=30, routed)          5.045     3.308    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    38.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.676    
                         clock uncertainty           -0.130    37.546    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    36.980    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                 33.672    

Slack (MET) :             33.781ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 0.456ns (8.451%)  route 4.940ns (91.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 38.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.656    -2.211    u0_frame_control/CLK
    SLICE_X22Y50         FDCE                                         r  u0_frame_control/addras_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDCE (Prop_fdce_C_Q)         0.456    -1.755 r  u0_frame_control/addras_reg[6]/Q
                         net (fo=30, routed)          4.940     3.185    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    38.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517    37.662    
                         clock uncertainty           -0.130    37.532    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    36.966    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                 33.781    

Slack (MET) :             33.922ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.518ns (9.853%)  route 4.739ns (90.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.739     3.064    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y5          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.535    38.185    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.682    
                         clock uncertainty           -0.130    37.552    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.986    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                 33.922    

Slack (MET) :             33.931ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.518ns (9.853%)  route 4.739ns (90.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 38.194 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.739     3.064    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.544    38.194    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.691    
                         clock uncertainty           -0.130    37.561    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.995    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.995    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                 33.931    

Slack (MET) :             33.956ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.518ns (9.725%)  route 4.808ns (90.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 38.187 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.808     3.133    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y1          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.537    38.187    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.402    37.785    
                         clock uncertainty           -0.130    37.655    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    37.089    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         37.089    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                 33.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y48         FDCE                                         r  u0_frame_control/addras_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[3]/Q
                         net (fo=30, routed)          0.126    -0.179    u0_frame_control/addras[3]
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[3]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.070    -0.360    u0_frame_control/addrabackup_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.438%)  route 0.143ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X20Y49         FDCE                                         r  u0_frame_control/addras_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[13]/Q
                         net (fo=31, routed)          0.143    -0.139    u0_frame_control/addras[13]
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[13]/C
                         clock pessimism             -0.200    -0.408    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.066    -0.342    u0_frame_control/addrabackup_reg[13]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.197%)  route 0.150ns (47.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.557    -0.452    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y52         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=20, routed)          0.150    -0.138    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X18Y51         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829    -0.213    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y51         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.201    -0.414    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.070    -0.344    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.563%)  route 0.137ns (45.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          0.137    -0.145    u0_frame_control/addras[8]
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[8]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.070    -0.360    u0_frame_control/addrabackup_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.833%)  route 0.364ns (66.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.566    -0.443    u0_VGA_Ctrl/CLK
    SLICE_X26Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.302 r  u0_VGA_Ctrl/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.187    -0.115    u0_VGA_Ctrl/v_cnt_reg__0[2]
    SLICE_X26Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.070 r  u0_VGA_Ctrl/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.177     0.107    u0_VGA_Ctrl/v_cnt[4]_i_1_n_0
    SLICE_X26Y50         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829    -0.213    u0_VGA_Ctrl/CLK
    SLICE_X26Y50         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[4]/C
                         clock pessimism              0.034    -0.179    
    SLICE_X26Y50         FDCE (Hold_fdce_C_D)         0.066    -0.113    u0_VGA_Ctrl/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.846%)  route 0.173ns (55.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y49         FDCE                                         r  u0_frame_control/addras_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[9]/Q
                         net (fo=30, routed)          0.173    -0.131    u0_frame_control/addras[9]
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[9]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.066    -0.364    u0_frame_control/addrabackup_reg[9]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X21Y48         FDCE                                         r  u0_frame_control/addras_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[11]/Q
                         net (fo=30, routed)          0.160    -0.145    u0_frame_control/addras[11]
    SLICE_X21Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.833    -0.209    u0_frame_control/CLK
    SLICE_X21Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[11]/C
                         clock pessimism             -0.221    -0.430    
    SLICE_X21Y49         FDCE (Hold_fdce_C_D)         0.047    -0.383    u0_frame_control/addrabackup_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.704%)  route 0.205ns (59.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X21Y47         FDCE                                         r  u0_frame_control/addras_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[4]/Q
                         net (fo=30, routed)          0.205    -0.099    u0_frame_control/addras[4]
    SLICE_X19Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[4]/C
                         clock pessimism             -0.200    -0.408    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.070    -0.338    u0_frame_control/addrabackup_reg[4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.940%)  route 0.180ns (56.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y47         FDCE                                         r  u0_frame_control/addras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[2]/Q
                         net (fo=30, routed)          0.180    -0.125    u0_frame_control/addras[2]
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[2]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.066    -0.364    u0_frame_control/addrabackup_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.607%)  route 0.196ns (54.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X20Y49         FDCE                                         r  u0_frame_control/addras_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[12]/Q
                         net (fo=31, routed)          0.196    -0.086    u0_frame_control/addras[12]
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[12]/C
                         clock pessimism             -0.200    -0.408    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.070    -0.338    u0_frame_control/addrabackup_reg[12]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u0_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y16    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y16    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y27    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y27    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_103_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y54    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_73_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y32    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_94_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y50    u0_VGA_Ctrl/v_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X24Y50    u0_VGA_Ctrl/v_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X24Y50    u0_VGA_Ctrl/v_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y50    u0_VGA_Ctrl/v_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y50    u0_VGA_Ctrl/v_cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X21Y50    u0_frame_control/addras_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y27    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y52    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_64_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y52     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y32     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_97_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y40    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y23    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_55_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y52     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_61_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X25Y53    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_67_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y54    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_73_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y24    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_100_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u0_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u0_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       24.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.562ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 0.518ns (7.837%)  route 6.091ns (92.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 30.177 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          6.091     4.416    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y11         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.527    30.177    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517    29.660    
                         clock uncertainty           -0.117    29.543    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    28.977    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.977    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                 24.562    

Slack (MET) :             24.902ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 0.518ns (8.260%)  route 5.753ns (91.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 30.179 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.753     4.078    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    30.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517    29.662    
                         clock uncertainty           -0.117    29.545    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    28.979    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.979    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                 24.902    

Slack (MET) :             25.271ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.518ns (8.730%)  route 5.415ns (91.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 30.197 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.415     3.740    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.547    30.197    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    29.694    
                         clock uncertainty           -0.117    29.577    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    29.011    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.011    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                 25.271    

Slack (MET) :             25.591ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.518ns (9.257%)  route 5.077ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 30.179 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.077     3.402    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    30.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    29.676    
                         clock uncertainty           -0.117    29.559    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    28.993    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.993    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                 25.591    

Slack (MET) :             25.608ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 0.518ns (9.257%)  route 5.077ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 30.196 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.077     3.402    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y8          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.546    30.196    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    29.693    
                         clock uncertainty           -0.117    29.576    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    29.010    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.010    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                 25.608    

Slack (MET) :             25.685ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.456ns (8.289%)  route 5.045ns (91.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 30.179 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X23Y47         FDCE                                         r  u0_frame_control/addras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.738 r  u0_frame_control/addras_reg[2]/Q
                         net (fo=30, routed)          5.045     3.308    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    30.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    29.676    
                         clock uncertainty           -0.117    29.559    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    28.993    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.993    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                 25.685    

Slack (MET) :             25.794ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 0.456ns (8.451%)  route 4.940ns (91.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 30.179 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.656    -2.211    u0_frame_control/CLK
    SLICE_X22Y50         FDCE                                         r  u0_frame_control/addras_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDCE (Prop_fdce_C_Q)         0.456    -1.755 r  u0_frame_control/addras_reg[6]/Q
                         net (fo=30, routed)          4.940     3.185    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    30.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517    29.662    
                         clock uncertainty           -0.117    29.545    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    28.979    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.979    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                 25.794    

Slack (MET) :             25.935ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.518ns (9.853%)  route 4.739ns (90.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 30.185 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.739     3.064    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y5          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.535    30.185    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    29.682    
                         clock uncertainty           -0.117    29.565    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    28.999    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.999    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                 25.935    

Slack (MET) :             25.944ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.518ns (9.853%)  route 4.739ns (90.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 30.194 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.739     3.064    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.544    30.194    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    29.691    
                         clock uncertainty           -0.117    29.574    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    29.008    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.008    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                 25.944    

Slack (MET) :             25.969ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out1_clk_wiz_0_1 rise@32.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 0.518ns (9.725%)  route 4.808ns (90.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 30.187 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    -2.194    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    -1.676 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.808     3.133    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y1          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    33.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    34.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    26.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    28.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.537    30.187    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.402    29.785    
                         clock uncertainty           -0.117    29.668    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    29.102    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         29.102    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                 25.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y48         FDCE                                         r  u0_frame_control/addras_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[3]/Q
                         net (fo=30, routed)          0.126    -0.179    u0_frame_control/addras[3]
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[3]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.070    -0.360    u0_frame_control/addrabackup_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.438%)  route 0.143ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X20Y49         FDCE                                         r  u0_frame_control/addras_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[13]/Q
                         net (fo=31, routed)          0.143    -0.139    u0_frame_control/addras[13]
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[13]/C
                         clock pessimism             -0.200    -0.408    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.066    -0.342    u0_frame_control/addrabackup_reg[13]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.197%)  route 0.150ns (47.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.557    -0.452    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y52         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=20, routed)          0.150    -0.138    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X18Y51         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829    -0.213    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y51         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.201    -0.414    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.070    -0.344    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.563%)  route 0.137ns (45.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          0.137    -0.145    u0_frame_control/addras[8]
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[8]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.070    -0.360    u0_frame_control/addrabackup_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.833%)  route 0.364ns (66.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.566    -0.443    u0_VGA_Ctrl/CLK
    SLICE_X26Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.302 r  u0_VGA_Ctrl/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.187    -0.115    u0_VGA_Ctrl/v_cnt_reg__0[2]
    SLICE_X26Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.070 r  u0_VGA_Ctrl/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.177     0.107    u0_VGA_Ctrl/v_cnt[4]_i_1_n_0
    SLICE_X26Y50         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829    -0.213    u0_VGA_Ctrl/CLK
    SLICE_X26Y50         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[4]/C
                         clock pessimism              0.034    -0.179    
    SLICE_X26Y50         FDCE (Hold_fdce_C_D)         0.066    -0.113    u0_VGA_Ctrl/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.846%)  route 0.173ns (55.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y49         FDCE                                         r  u0_frame_control/addras_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[9]/Q
                         net (fo=30, routed)          0.173    -0.131    u0_frame_control/addras[9]
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[9]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.066    -0.364    u0_frame_control/addrabackup_reg[9]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X21Y48         FDCE                                         r  u0_frame_control/addras_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[11]/Q
                         net (fo=30, routed)          0.160    -0.145    u0_frame_control/addras[11]
    SLICE_X21Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.833    -0.209    u0_frame_control/CLK
    SLICE_X21Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[11]/C
                         clock pessimism             -0.221    -0.430    
    SLICE_X21Y49         FDCE (Hold_fdce_C_D)         0.047    -0.383    u0_frame_control/addrabackup_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.704%)  route 0.205ns (59.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X21Y47         FDCE                                         r  u0_frame_control/addras_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[4]/Q
                         net (fo=30, routed)          0.205    -0.099    u0_frame_control/addras[4]
    SLICE_X19Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[4]/C
                         clock pessimism             -0.200    -0.408    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.070    -0.338    u0_frame_control/addrabackup_reg[4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.940%)  route 0.180ns (56.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y47         FDCE                                         r  u0_frame_control/addras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[2]/Q
                         net (fo=30, routed)          0.180    -0.125    u0_frame_control/addras[2]
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[2]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.066    -0.364    u0_frame_control/addrabackup_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.607%)  route 0.196ns (54.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X20Y49         FDCE                                         r  u0_frame_control/addras_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[12]/Q
                         net (fo=31, routed)          0.196    -0.086    u0_frame_control/addras[12]
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[12]/C
                         clock pessimism             -0.200    -0.408    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.070    -0.338    u0_frame_control/addrabackup_reg[12]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u0_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         32.000      29.108     RAMB36_X2Y7     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         32.000      29.108     RAMB36_X2Y4     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         32.000      29.108     RAMB36_X2Y8     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         32.000      29.108     RAMB36_X2Y3     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         32.000      29.108     RAMB36_X1Y1     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         32.000      29.108     RAMB36_X1Y2     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB18_X1Y16    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB18_X1Y16    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y5     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y5     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X26Y27    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X36Y27    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_103_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X26Y54    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_73_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X26Y32    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_94_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X25Y50    u0_VGA_Ctrl/v_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X24Y50    u0_VGA_Ctrl/v_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X24Y50    u0_VGA_Ctrl/v_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X25Y50    u0_VGA_Ctrl/v_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X25Y50    u0_VGA_Ctrl/v_cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X21Y50    u0_frame_control/addras_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X26Y27    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X35Y52    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_58_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X26Y52    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_64_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X35Y52    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_70_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X8Y52     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X10Y47    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_82_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X8Y23     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_91_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X8Y32     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_97_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X26Y40    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         16.000      15.500     SLICE_X8Y27     u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_49_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u0_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         32.000      29.845     BUFGCTRL_X0Y17  u0_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         32.000      30.751     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        32.000      20.633     PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y1  u0_clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        6.609ns  (logic 0.518ns (7.837%)  route 6.091ns (92.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 38.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 29.806 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    29.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    30.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          6.091    36.416    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y11         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.527    38.177    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517    37.660    
                         clock uncertainty           -0.130    37.530    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.964    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.964    
                         arrival time                         -36.416    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        6.271ns  (logic 0.518ns (8.260%)  route 5.753ns (91.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 38.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 29.806 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    29.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    30.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.753    36.078    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    38.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517    37.662    
                         clock uncertainty           -0.130    37.532    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.966    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -36.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.933ns  (logic 0.518ns (8.730%)  route 5.415ns (91.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 38.197 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 29.806 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    29.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    30.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.415    35.740    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.547    38.197    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.694    
                         clock uncertainty           -0.130    37.564    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.998    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.998    
                         arrival time                         -35.740    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.595ns  (logic 0.518ns (9.257%)  route 5.077ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 38.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 29.806 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    29.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    30.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.077    35.402    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    38.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.676    
                         clock uncertainty           -0.130    37.546    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.980    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                         -35.402    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.595ns  (logic 0.518ns (9.257%)  route 5.077ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 38.196 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 29.806 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    29.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    30.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.077    35.402    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y8          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.546    38.196    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.693    
                         clock uncertainty           -0.130    37.563    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.997    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.997    
                         arrival time                         -35.402    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.501ns  (logic 0.456ns (8.289%)  route 5.045ns (91.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 38.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 29.806 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    29.806    u0_frame_control/CLK
    SLICE_X23Y47         FDCE                                         r  u0_frame_control/addras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456    30.262 r  u0_frame_control/addras_reg[2]/Q
                         net (fo=30, routed)          5.045    35.308    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    38.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.676    
                         clock uncertainty           -0.130    37.546    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    36.980    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                         -35.308    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.396ns  (logic 0.456ns (8.451%)  route 4.940ns (91.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 38.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.211ns = ( 29.789 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.656    29.789    u0_frame_control/CLK
    SLICE_X22Y50         FDCE                                         r  u0_frame_control/addras_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDCE (Prop_fdce_C_Q)         0.456    30.245 r  u0_frame_control/addras_reg[6]/Q
                         net (fo=30, routed)          4.940    35.185    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529    38.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517    37.662    
                         clock uncertainty           -0.130    37.532    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    36.966    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.966    
                         arrival time                         -35.185    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.257ns  (logic 0.518ns (9.853%)  route 4.739ns (90.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 29.806 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    29.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    30.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.739    35.064    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y5          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.535    38.185    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.682    
                         clock uncertainty           -0.130    37.552    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.986    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                         -35.064    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.257ns  (logic 0.518ns (9.853%)  route 4.739ns (90.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 38.194 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 29.806 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    29.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    30.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.739    35.064    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.544    38.194    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503    37.691    
                         clock uncertainty           -0.130    37.561    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    36.995    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.995    
                         arrival time                         -35.064    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@32.000ns)
  Data Path Delay:        5.326ns  (logic 0.518ns (9.725%)  route 4.808ns (90.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 38.187 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 29.806 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    32.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    34.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    26.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    28.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    28.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673    29.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518    30.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.808    35.133    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y1          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    34.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.537    38.187    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.402    37.785    
                         clock uncertainty           -0.130    37.655    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    37.089    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         37.089    
                         arrival time                         -35.133    
  -------------------------------------------------------------------
                         slack                                  1.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y48         FDCE                                         r  u0_frame_control/addras_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[3]/Q
                         net (fo=30, routed)          0.126    -0.179    u0_frame_control/addras[3]
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[3]/C
                         clock pessimism             -0.219    -0.430    
                         clock uncertainty            0.130    -0.300    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.070    -0.230    u0_frame_control/addrabackup_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.438%)  route 0.143ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X20Y49         FDCE                                         r  u0_frame_control/addras_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[13]/Q
                         net (fo=31, routed)          0.143    -0.139    u0_frame_control/addras[13]
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[13]/C
                         clock pessimism             -0.200    -0.408    
                         clock uncertainty            0.130    -0.278    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.066    -0.212    u0_frame_control/addrabackup_reg[13]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.197%)  route 0.150ns (47.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.557    -0.452    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y52         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=20, routed)          0.150    -0.138    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X18Y51         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829    -0.213    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y51         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.201    -0.414    
                         clock uncertainty            0.130    -0.284    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.070    -0.214    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.563%)  route 0.137ns (45.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          0.137    -0.145    u0_frame_control/addras[8]
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[8]/C
                         clock pessimism             -0.219    -0.430    
                         clock uncertainty            0.130    -0.300    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.070    -0.230    u0_frame_control/addrabackup_reg[8]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.833%)  route 0.364ns (66.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.566    -0.443    u0_VGA_Ctrl/CLK
    SLICE_X26Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.302 r  u0_VGA_Ctrl/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.187    -0.115    u0_VGA_Ctrl/v_cnt_reg__0[2]
    SLICE_X26Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.070 r  u0_VGA_Ctrl/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.177     0.107    u0_VGA_Ctrl/v_cnt[4]_i_1_n_0
    SLICE_X26Y50         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829    -0.213    u0_VGA_Ctrl/CLK
    SLICE_X26Y50         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[4]/C
                         clock pessimism              0.034    -0.179    
                         clock uncertainty            0.130    -0.049    
    SLICE_X26Y50         FDCE (Hold_fdce_C_D)         0.066     0.017    u0_VGA_Ctrl/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.846%)  route 0.173ns (55.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y49         FDCE                                         r  u0_frame_control/addras_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[9]/Q
                         net (fo=30, routed)          0.173    -0.131    u0_frame_control/addras[9]
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[9]/C
                         clock pessimism             -0.219    -0.430    
                         clock uncertainty            0.130    -0.300    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.066    -0.234    u0_frame_control/addrabackup_reg[9]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X21Y48         FDCE                                         r  u0_frame_control/addras_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[11]/Q
                         net (fo=30, routed)          0.160    -0.145    u0_frame_control/addras[11]
    SLICE_X21Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.833    -0.209    u0_frame_control/CLK
    SLICE_X21Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[11]/C
                         clock pessimism             -0.221    -0.430    
                         clock uncertainty            0.130    -0.300    
    SLICE_X21Y49         FDCE (Hold_fdce_C_D)         0.047    -0.253    u0_frame_control/addrabackup_reg[11]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.704%)  route 0.205ns (59.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X21Y47         FDCE                                         r  u0_frame_control/addras_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[4]/Q
                         net (fo=30, routed)          0.205    -0.099    u0_frame_control/addras[4]
    SLICE_X19Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[4]/C
                         clock pessimism             -0.200    -0.408    
                         clock uncertainty            0.130    -0.278    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.070    -0.208    u0_frame_control/addrabackup_reg[4]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.940%)  route 0.180ns (56.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y47         FDCE                                         r  u0_frame_control/addras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[2]/Q
                         net (fo=30, routed)          0.180    -0.125    u0_frame_control/addras[2]
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[2]/C
                         clock pessimism             -0.219    -0.430    
                         clock uncertainty            0.130    -0.300    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.066    -0.234    u0_frame_control/addrabackup_reg[2]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            u0_frame_control/addrabackup_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.607%)  route 0.196ns (54.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X20Y49         FDCE                                         r  u0_frame_control/addras_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[12]/Q
                         net (fo=31, routed)          0.196    -0.086    u0_frame_control/addras[12]
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[12]/C
                         clock pessimism             -0.200    -0.408    
                         clock uncertainty            0.130    -0.278    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.070    -0.208    u0_frame_control/addrabackup_reg[12]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.609ns  (logic 0.518ns (7.837%)  route 6.091ns (92.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 126.177 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 117.806 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673   117.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518   118.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          6.091   124.416    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y11         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.527   126.177    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517   125.660    
                         clock uncertainty           -0.130   125.530    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   124.964    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        124.964    
                         arrival time                        -124.416    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.271ns  (logic 0.518ns (8.260%)  route 5.753ns (91.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 126.179 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 117.806 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673   117.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518   118.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.753   124.078    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529   126.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517   125.662    
                         clock uncertainty           -0.130   125.532    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   124.966    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        124.966    
                         arrival time                        -124.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.933ns  (logic 0.518ns (8.730%)  route 5.415ns (91.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 126.197 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 117.806 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673   117.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518   118.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.415   123.740    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y9          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.547   126.197    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503   125.694    
                         clock uncertainty           -0.130   125.564    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   124.998    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        124.998    
                         arrival time                        -123.740    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.595ns  (logic 0.518ns (9.257%)  route 5.077ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 126.179 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 117.806 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673   117.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518   118.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.077   123.402    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529   126.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503   125.676    
                         clock uncertainty           -0.130   125.546    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   124.980    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        124.980    
                         arrival time                        -123.402    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.595ns  (logic 0.518ns (9.257%)  route 5.077ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 126.196 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 117.806 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673   117.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518   118.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          5.077   123.402    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y8          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.546   126.196    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503   125.693    
                         clock uncertainty           -0.130   125.563    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   124.997    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        124.997    
                         arrival time                        -123.402    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.501ns  (logic 0.456ns (8.289%)  route 5.045ns (91.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 126.179 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 117.806 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673   117.806    u0_frame_control/CLK
    SLICE_X23Y47         FDCE                                         r  u0_frame_control/addras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.456   118.262 r  u0_frame_control/addras_reg[2]/Q
                         net (fo=30, routed)          5.045   123.307    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529   126.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503   125.676    
                         clock uncertainty           -0.130   125.546    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   124.980    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        124.980    
                         arrival time                        -123.308    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.396ns  (logic 0.456ns (8.451%)  route 4.940ns (91.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 126.179 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.211ns = ( 117.789 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.656   117.789    u0_frame_control/CLK
    SLICE_X22Y50         FDCE                                         r  u0_frame_control/addras_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDCE (Prop_fdce_C_Q)         0.456   118.245 r  u0_frame_control/addras_reg[6]/Q
                         net (fo=30, routed)          4.940   123.185    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.529   126.179    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.517   125.662    
                         clock uncertainty           -0.130   125.532    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   124.966    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        124.966    
                         arrival time                        -123.185    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.257ns  (logic 0.518ns (9.853%)  route 4.739ns (90.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 126.185 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 117.806 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673   117.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518   118.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.739   123.064    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y5          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.535   126.185    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503   125.682    
                         clock uncertainty           -0.130   125.552    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   124.986    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        124.986    
                         arrival time                        -123.064    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.257ns  (logic 0.518ns (9.853%)  route 4.739ns (90.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 126.194 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 117.806 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673   117.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518   118.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.739   123.064    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.544   126.194    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.503   125.691    
                         clock uncertainty           -0.130   125.561    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   124.995    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        124.995    
                         arrival time                        -123.064    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@128.000ns - clk_out1_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        5.326ns  (logic 0.518ns (9.725%)  route 4.808ns (90.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 126.187 - 128.000 ) 
    Source Clock Delay      (SCD):    -2.194ns = ( 117.806 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    L16                                               0.000   120.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   120.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   121.491 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   122.797    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519   114.278 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754   116.032    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   116.133 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.673   117.806    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.518   118.324 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          4.808   123.133    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y1          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    128.000   128.000 r  
    L16                                               0.000   128.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   128.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   129.421 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   130.602    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637   122.965 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   124.559    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   124.650 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         1.537   126.187    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.402   125.785    
                         clock uncertainty           -0.130   125.655    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   125.089    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        125.089    
                         arrival time                        -123.133    
  -------------------------------------------------------------------
                         slack                                  1.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y48         FDCE                                         r  u0_frame_control/addras_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[3]/Q
                         net (fo=30, routed)          0.126    -0.179    u0_frame_control/addras[3]
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[3]/C
                         clock pessimism             -0.219    -0.430    
                         clock uncertainty            0.130    -0.300    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.070    -0.230    u0_frame_control/addrabackup_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.438%)  route 0.143ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X20Y49         FDCE                                         r  u0_frame_control/addras_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[13]/Q
                         net (fo=31, routed)          0.143    -0.139    u0_frame_control/addras[13]
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[13]/C
                         clock pessimism             -0.200    -0.408    
                         clock uncertainty            0.130    -0.278    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.066    -0.212    u0_frame_control/addrabackup_reg[13]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.197%)  route 0.150ns (47.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.557    -0.452    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y52         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.288 r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=20, routed)          0.150    -0.138    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X18Y51         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829    -0.213    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y51         FDRE                                         r  u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.201    -0.414    
                         clock uncertainty            0.130    -0.284    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.070    -0.214    u0_frame_control/u0_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.563%)  route 0.137ns (45.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X24Y48         FDCE                                         r  u0_frame_control/addras_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[8]/Q
                         net (fo=30, routed)          0.137    -0.145    u0_frame_control/addras[8]
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[8]/C
                         clock pessimism             -0.219    -0.430    
                         clock uncertainty            0.130    -0.300    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.070    -0.230    u0_frame_control/addrabackup_reg[8]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u0_VGA_Ctrl/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_VGA_Ctrl/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.833%)  route 0.364ns (66.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.566    -0.443    u0_VGA_Ctrl/CLK
    SLICE_X26Y49         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.302 r  u0_VGA_Ctrl/v_cnt_reg[2]/Q
                         net (fo=10, routed)          0.187    -0.115    u0_VGA_Ctrl/v_cnt_reg__0[2]
    SLICE_X26Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.070 r  u0_VGA_Ctrl/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.177     0.107    u0_VGA_Ctrl/v_cnt[4]_i_1_n_0
    SLICE_X26Y50         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.829    -0.213    u0_VGA_Ctrl/CLK
    SLICE_X26Y50         FDCE                                         r  u0_VGA_Ctrl/v_cnt_reg[4]/C
                         clock pessimism              0.034    -0.179    
                         clock uncertainty            0.130    -0.049    
    SLICE_X26Y50         FDCE (Hold_fdce_C_D)         0.066     0.017    u0_VGA_Ctrl/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.846%)  route 0.173ns (55.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y49         FDCE                                         r  u0_frame_control/addras_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[9]/Q
                         net (fo=30, routed)          0.173    -0.131    u0_frame_control/addras[9]
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[9]/C
                         clock pessimism             -0.219    -0.430    
                         clock uncertainty            0.130    -0.300    
    SLICE_X25Y49         FDCE (Hold_fdce_C_D)         0.066    -0.234    u0_frame_control/addrabackup_reg[9]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X21Y48         FDCE                                         r  u0_frame_control/addras_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[11]/Q
                         net (fo=30, routed)          0.160    -0.145    u0_frame_control/addras[11]
    SLICE_X21Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.833    -0.209    u0_frame_control/CLK
    SLICE_X21Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[11]/C
                         clock pessimism             -0.221    -0.430    
                         clock uncertainty            0.130    -0.300    
    SLICE_X21Y49         FDCE (Hold_fdce_C_D)         0.047    -0.253    u0_frame_control/addrabackup_reg[11]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.704%)  route 0.205ns (59.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X21Y47         FDCE                                         r  u0_frame_control/addras_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[4]/Q
                         net (fo=30, routed)          0.205    -0.099    u0_frame_control/addras[4]
    SLICE_X19Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[4]/C
                         clock pessimism             -0.200    -0.408    
                         clock uncertainty            0.130    -0.278    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.070    -0.208    u0_frame_control/addrabackup_reg[4]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.940%)  route 0.180ns (56.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X23Y47         FDCE                                         r  u0_frame_control/addras_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  u0_frame_control/addras_reg[2]/Q
                         net (fo=30, routed)          0.180    -0.125    u0_frame_control/addras[2]
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831    -0.211    u0_frame_control/CLK
    SLICE_X25Y48         FDCE                                         r  u0_frame_control/addrabackup_reg[2]/C
                         clock pessimism             -0.219    -0.430    
                         clock uncertainty            0.130    -0.300    
    SLICE_X25Y48         FDCE (Hold_fdce_C_D)         0.066    -0.234    u0_frame_control/addrabackup_reg[2]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u0_frame_control/addras_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u0_frame_control/addrabackup_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.607%)  route 0.196ns (54.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563    -0.446    u0_frame_control/CLK
    SLICE_X20Y49         FDCE                                         r  u0_frame_control/addras_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.282 r  u0_frame_control/addras_reg[12]/Q
                         net (fo=31, routed)          0.196    -0.086    u0_frame_control/addras[12]
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    u0_clk/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u0_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u0_clk/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u0_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u0_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u0_clk/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.208    u0_frame_control/CLK
    SLICE_X19Y49         FDCE                                         r  u0_frame_control/addrabackup_reg[12]/C
                         clock pessimism             -0.200    -0.408    
                         clock uncertainty            0.130    -0.278    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.070    -0.208    u0_frame_control/addrabackup_reg[12]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.122    





