# CLR-DRAM (Capacity-Latency-Reconfigurable DRAM)

SPICE model used in the ISCA 2020 paper

> Haocong Luo, Taha Shahroodi, Hasan Hassan, Minesh Patel, A. Giray Yaglikci, Lois Orosa, Jisung Park, and Onur Mutlu,
> **["CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off"](https://people.inf.ethz.ch/omutlu/pub/CLR-DRAM_capacity-latency-reconfigurable-DRAM_isca20.pdf)**
> *Proceedings of the [47th International Symposium on Computer Architecture](http://iscaconf.org/isca2020/) (**ISCA**)*, Valencia, Spain, June 2020.



We use LTspice and the PTM (http://ptm.asu.edu) 22nm High-Performance transistor model (`transistor_model.pm`) for the simulations.

