<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xczu7ev-ffvc1156-2-e">
<pins>
  <pin index="0" name ="CLK_300_P" iostandard="DIFF_SSTL12" loc="AH18"/>
  <pin index="1" name ="CLK_300_N" iostandard="DIFF_SSTL12" loc="AH17"/>
  
  <pin index="2" name ="uart2_PL_TX" loc="C19"/>
  <pin index="3" name ="uart2_PL_RX" loc="A20"/>
  
  <pin index="4" name ="IIC1_SCL_MAIN" iostandard="LVCMOS33" loc="N12"/>
  <pin index="5" name ="IIC1_SDA_MAIN" iostandard="LVCMOS33" loc="P12"/>
  
  <pin index="6" name ="c0_ddr4_act_n" iostandard="SSTL12_DCI" loc="AC17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="7" name ="c0_ddr4_adr0" iostandard="SSTL12_DCI" loc="AH16" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="8" name ="c0_ddr4_adr1" iostandard="SSTL12_DCI" loc="AG14" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="9" name ="c0_ddr4_adr2" iostandard="SSTL12_DCI" loc="AG15" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="10" name ="c0_ddr4_adr3" iostandard="SSTL12_DCI" loc="AF15" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="11" name ="c0_ddr4_adr4" iostandard="SSTL12_DCI" loc="AF16" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="12" name ="c0_ddr4_adr5" iostandard="SSTL12_DCI" loc="AJ14" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="13" name ="c0_ddr4_adr6" iostandard="SSTL12_DCI" loc="AH14" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="14" name ="c0_ddr4_adr7" iostandard="SSTL12_DCI" loc="AF17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="15" name ="c0_ddr4_adr8" iostandard="SSTL12_DCI" loc="AK17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="16" name ="c0_ddr4_adr9" iostandard="SSTL12_DCI" loc="AJ17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="17" name ="c0_ddr4_adr10" iostandard="SSTL12_DCI" loc="AK14" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="18" name ="c0_ddr4_adr11" iostandard="SSTL12_DCI" loc="AK15" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="19" name ="c0_ddr4_adr12" iostandard="SSTL12_DCI" loc="AL18" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="20" name ="c0_ddr4_adr13" iostandard="SSTL12_DCI" loc="AK18" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="21" name ="c0_ddr4_adr14" iostandard="SSTL12_DCI" loc="AA16" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="22" name ="c0_ddr4_adr15" iostandard="SSTL12_DCI" loc="AA14" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="23" name ="c0_ddr4_adr16" iostandard="SSTL12_DCI" loc="AD15" output_impedance="RDRV_40_40" slew="FAST"/> 
  
  <pin index="24" name ="c0_ddr4_ba0" iostandard="SSTL12_DCI" loc="AL15" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="25" name ="c0_ddr4_ba1" iostandard="SSTL12_DCI" loc="AL16" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="26" name ="c0_ddr4_bg0" iostandard="SSTL12_DCI" loc="AC16" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="27" name ="c0_ddr4_bg1" iostandard="SSTL12_DCI" loc="AB16" output_impedance="RDRV_40_40" slew="FAST"/>
  
  <pin index="28" name ="c0_ddr4_ck0_t" iostandard="DIFF_SSTL12_DCI" loc="AF18" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="29" name ="c0_ddr4_ck0_c" iostandard="DIFF_SSTL12_DCI" loc="AG18" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="30" name ="c0_ddr4_ck1_t" iostandard="DIFF_SSTL12_DCI" loc="AJ16" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="31" name ="c0_ddr4_ck1_c" iostandard="DIFF_SSTL12_DCI" loc="AJ15" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="32" name ="c0_ddr4_cke0" iostandard="SSTL12_DCI" loc="AD17" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="33" name ="c0_ddr4_cke1" iostandard="SSTL12_DCI" loc="AM15" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="34" name ="c0_ddr4_cs0_n" iostandard="SSTL12_DCI" loc="AA15" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="35" name ="c0_ddr4_cs1_n" iostandard="SSTL12_DCI" loc="AL17" output_impedance="RDRV_40_40" slew="FAST"/>
  
  <pin index="36" name ="c0_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc="AH22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="37" name ="c0_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc="AE18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="38" name ="c0_ddr4_dm_dbi_n2" iostandard="POD12_DCI" loc="AL20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="39" name ="c0_ddr4_dm_dbi_n3" iostandard="POD12_DCI" loc="AP19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="40" name ="c0_ddr4_dm_dbi_n4" iostandard="POD12_DCI" loc="AF11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="41" name ="c0_ddr4_dm_dbi_n5" iostandard="POD12_DCI" loc="AH12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="42" name ="c0_ddr4_dm_dbi_n6" iostandard="POD12_DCI" loc="AK13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="43" name ="c0_ddr4_dm_dbi_n7" iostandard="POD12_DCI" loc="AN12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="44" name ="c0_ddr4_dq0" iostandard="POD12_DCI" loc="AE24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="45" name ="c0_ddr4_dq1" iostandard="POD12_DCI" loc="AE23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="46" name ="c0_ddr4_dq2" iostandard="POD12_DCI" loc="AF22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="47" name ="c0_ddr4_dq3" iostandard="POD12_DCI" loc="AF21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="48" name ="c0_ddr4_dq4" iostandard="POD12_DCI" loc="AG20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="49" name ="c0_ddr4_dq5" iostandard="POD12_DCI" loc="AG19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="50" name ="c0_ddr4_dq6" iostandard="POD12_DCI" loc="AH21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="51" name ="c0_ddr4_dq7" iostandard="POD12_DCI" loc="AG21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="52" name ="c0_ddr4_dq8" iostandard="POD12_DCI" loc="AA20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="53" name ="c0_ddr4_dq9" iostandard="POD12_DCI" loc="AA19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="54" name ="c0_ddr4_dq10" iostandard="POD12_DCI" loc="AD19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="55" name ="c0_ddr4_dq11" iostandard="POD12_DCI" loc="AC18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="56" name ="c0_ddr4_dq12" iostandard="POD12_DCI" loc="AE20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="57" name ="c0_ddr4_dq13" iostandard="POD12_DCI" loc="AD20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="58" name ="c0_ddr4_dq14" iostandard="POD12_DCI" loc="AC19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="59" name ="c0_ddr4_dq15" iostandard="POD12_DCI" loc="AB19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="60" name ="c0_ddr4_dq16" iostandard="POD12_DCI" loc="AJ22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="61" name ="c0_ddr4_dq17" iostandard="POD12_DCI" loc="AJ21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="62" name ="c0_ddr4_dq18" iostandard="POD12_DCI" loc="AK20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="63" name ="c0_ddr4_dq19" iostandard="POD12_DCI" loc="AJ20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="64" name ="c0_ddr4_dq20" iostandard="POD12_DCI" loc="AK19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="65" name ="c0_ddr4_dq21" iostandard="POD12_DCI" loc="AJ19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="66" name ="c0_ddr4_dq22" iostandard="POD12_DCI" loc="AL23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="67" name ="c0_ddr4_dq23" iostandard="POD12_DCI" loc="AL22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="68" name ="c0_ddr4_dq24" iostandard="POD12_DCI" loc="AN23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="69" name ="c0_ddr4_dq25" iostandard="POD12_DCI" loc="AM23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="70" name ="c0_ddr4_dq26" iostandard="POD12_DCI" loc="AP23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="71" name ="c0_ddr4_dq27" iostandard="POD12_DCI" loc="AN22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="72" name ="c0_ddr4_dq28" iostandard="POD12_DCI" loc="AP22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="73" name ="c0_ddr4_dq29" iostandard="POD12_DCI" loc="AP21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="74" name ="c0_ddr4_dq30" iostandard="POD12_DCI" loc="AN19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="75" name ="c0_ddr4_dq31" iostandard="POD12_DCI" loc="AM19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>  
  <pin index="76" name ="c0_ddr4_dq32" iostandard="POD12_DCI" loc="AC13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="77" name ="c0_ddr4_dq33" iostandard="POD12_DCI" loc="AB13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="78" name ="c0_ddr4_dq34" iostandard="POD12_DCI" loc="AF12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="79" name ="c0_ddr4_dq35" iostandard="POD12_DCI" loc="AE12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="80" name ="c0_ddr4_dq36" iostandard="POD12_DCI" loc="AF13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="81" name ="c0_ddr4_dq37" iostandard="POD12_DCI" loc="AE13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="82" name ="c0_ddr4_dq38" iostandard="POD12_DCI" loc="AE14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="83" name ="c0_ddr4_dq39" iostandard="POD12_DCI" loc="AD14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="84" name ="c0_ddr4_dq40" iostandard="POD12_DCI" loc="AG8" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="85" name ="c0_ddr4_dq41" iostandard="POD12_DCI" loc="AF8" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="86" name ="c0_ddr4_dq42" iostandard="POD12_DCI" loc="AG10" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="87" name ="c0_ddr4_dq43" iostandard="POD12_DCI" loc="AG11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="88" name ="c0_ddr4_dq44" iostandard="POD12_DCI" loc="AH13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="89" name ="c0_ddr4_dq45" iostandard="POD12_DCI" loc="AG13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="90" name ="c0_ddr4_dq46" iostandard="POD12_DCI" loc="AJ11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="91" name ="c0_ddr4_dq47" iostandard="POD12_DCI" loc="AH11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="92" name ="c0_ddr4_dq48" iostandard="POD12_DCI" loc="AK9" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="93" name ="c0_ddr4_dq49" iostandard="POD12_DCI" loc="AJ9" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="94" name ="c0_ddr4_dq50" iostandard="POD12_DCI" loc="AK10" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="95" name ="c0_ddr4_dq51" iostandard="POD12_DCI" loc="AJ10" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="96" name ="c0_ddr4_dq52" iostandard="POD12_DCI" loc="AL12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="97" name ="c0_ddr4_dq53" iostandard="POD12_DCI" loc="AK12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="98" name ="c0_ddr4_dq54" iostandard="POD12_DCI" loc="AL10" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="99" name ="c0_ddr4_dq55" iostandard="POD12_DCI" loc="AL11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  
  <pin index="100" name ="c0_ddr4_dq56" iostandard="POD12_DCI" loc="AM8" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="101" name ="c0_ddr4_dq57" iostandard="POD12_DCI" loc="AM9" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="102" name ="c0_ddr4_dq58" iostandard="POD12_DCI" loc="AM10" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="103" name ="c0_ddr4_dq59" iostandard="POD12_DCI" loc="AM11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="104" name ="c0_ddr4_dq60" iostandard="POD12_DCI" loc="AP11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="105" name ="c0_ddr4_dq61" iostandard="POD12_DCI" loc="AN11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="106" name ="c0_ddr4_dq62" iostandard="POD12_DCI" loc="AP9" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="107" name ="c0_ddr4_dq63" iostandard="POD12_DCI" loc="AP10" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="108" name ="c0_ddr4_dqs0_c" iostandard="DIFF_POD12_DCI" loc="AG23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="109" name ="c0_ddr4_dqs0_t" iostandard="DIFF_POD12_DCI" loc="AF23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="110" name ="c0_ddr4_dqs1_c" iostandard="DIFF_POD12_DCI" loc="AB18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="111" name ="c0_ddr4_dqs1_t" iostandard="DIFF_POD12_DCI" loc="AA18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="112" name ="c0_ddr4_dqs2_c" iostandard="DIFF_POD12_DCI" loc="AK23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="113" name ="c0_ddr4_dqs2_t" iostandard="DIFF_POD12_DCI" loc="AK22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="114" name ="c0_ddr4_dqs3_c" iostandard="DIFF_POD12_DCI" loc="AN21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="115" name ="c0_ddr4_dqs3_t" iostandard="DIFF_POD12_DCI" loc="AM21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/> 
  <pin index="116" name ="c0_ddr4_dqs4_c" iostandard="DIFF_POD12_DCI" loc="AD12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="117" name ="c0_ddr4_dqs4_t" iostandard="DIFF_POD12_DCI" loc="AC12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>  
  <pin index="118" name ="c0_ddr4_dqs5_c" iostandard="DIFF_POD12_DCI" loc="AH9" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="119" name ="c0_ddr4_dqs5_t" iostandard="DIFF_POD12_DCI" loc="AG9" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="120" name ="c0_ddr4_dqs6_c" iostandard="DIFF_POD12_DCI" loc="AL8" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="121" name ="c0_ddr4_dqs6_t" iostandard="DIFF_POD12_DCI" loc="AK8" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="122" name ="c0_ddr4_dqs7_c" iostandard="DIFF_POD12_DCI" loc="AN8" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="123" name ="c0_ddr4_dqs7_t" iostandard="DIFF_POD12_DCI" loc="AN9" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="124" name ="c0_ddr4_odt0" iostandard="SSTL12_DCI" loc="AE15" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="125" name ="c0_ddr4_odt1" iostandard="SSTL12_DCI" loc="AM16" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="126" name ="c0_ddr4_reset_n" iostandard="LVCMOS12" loc="AB14" DRIVE="8"/>
  
 
  <pin index="127" name ="CPU_RESET" iostandard="LVCMOS33" loc="M11"/>	
  <pin index="128" name ="GPIO_DIP_SW0" iostandard="LVCMOS33" loc="E4"/>
  <pin index="129" name ="GPIO_DIP_SW1" iostandard="LVCMOS33" loc="D4"/>
  <pin index="130" name ="GPIO_DIP_SW2" iostandard="LVCMOS33" loc="F5"/>
  <pin index="131" name ="GPIO_DIP_SW3" iostandard="LVCMOS33" loc="F4"/>
  <pin index="132" name ="GPIO_LED_0_LS" iostandard="LVCMOS33" loc="D5"/>
  <pin index="133" name ="GPIO_LED_1_LS" iostandard="LVCMOS33" loc="D6"/>
  <pin index="134" name ="GPIO_LED_2_LS" iostandard="LVCMOS33" loc="A5"/>
  <pin index="135" name ="GPIO_LED_3_LS" iostandard="LVCMOS33" loc="B5"/>
  <pin index="136" name ="GPIO_PB_SW0" iostandard="LVCMOS33" loc="B4"/>		
  <pin index="137" name ="GPIO_PB_SW1" iostandard="LVCMOS33" loc="C4"/>
  <pin index="138" name ="GPIO_PB_SW2" iostandard="LVCMOS33" loc="B3"/>
  <pin index="139" name ="GPIO_PB_SW3" iostandard="LVCMOS33" loc="C3"/>
    
    <pin index="140" name="fmc_lpc_la00_cc_n" iostandard="LVCMOS18" loc="F16"/>
    <pin index="141" name="fmc_lpc_la00_cc_p" iostandard="LVCMOS18" loc="F17"/>
    <pin index="142" name="fmc_lpc_la01_cc_n" iostandard="LVCMOS18" loc="H17"/>
    <pin index="143" name="fmc_lpc_la01_cc_p" iostandard="LVCMOS18" loc="H18"/>	
    <pin index="144" name="fmc_lpc_la02_n" iostandard="LVCMOS18" loc="K20"/>
    <pin index="145" name="fmc_lpc_la02_p" iostandard="LVCMOS18" loc="L20"/>	
    <pin index="146" name="fmc_lpc_la03_n" iostandard="LVCMOS18" loc="K18"/>
    <pin index="147" name="fmc_lpc_la03_p" iostandard="LVCMOS18" loc="K19"/>	
    <pin index="148" name="fmc_lpc_la04_n" iostandard="LVCMOS18" loc="L16"/>
    <pin index="149" name="fmc_lpc_la04_p" iostandard="LVCMOS18" loc="L17"/>	
    <pin index="150" name="fmc_lpc_la05_n" iostandard="LVCMOS18" loc="J17"/>
    <pin index="151" name="fmc_lpc_la05_p" iostandard="LVCMOS18" loc="K17"/>	
    <pin index="152" name="fmc_lpc_la06_n" iostandard="LVCMOS18" loc="G19"/>
    <pin index="153" name="fmc_lpc_la06_p" iostandard="LVCMOS18" loc="H19"/>	
    <pin index="154" name="fmc_lpc_la07_n" iostandard="LVCMOS18" loc="J15"/>
    <pin index="155" name="fmc_lpc_la07_p" iostandard="LVCMOS18" loc="J16"/>
    <pin index="156" name="fmc_lpc_la08_n" iostandard="LVCMOS18" loc="E17"/>
    <pin index="157" name="fmc_lpc_la08_p" iostandard="LVCMOS18" loc="E18"/>	
    <pin index="158" name="fmc_lpc_la09_n" iostandard="LVCMOS18" loc="G16"/>
    <pin index="159" name="fmc_lpc_la09_p" iostandard="LVCMOS18" loc="H16"/>
    <pin index="160" name="fmc_lpc_la10_n" iostandard="LVCMOS18" loc="K15"/>
    <pin index="161" name="fmc_lpc_la10_p" iostandard="LVCMOS18" loc="L15"/>
    <pin index="162" name="fmc_lpc_la11_n" iostandard="LVCMOS18" loc="A12"/>
    <pin index="163" name="fmc_lpc_la11_p" iostandard="LVCMOS18" loc="A13"/>
    <pin index="164" name="fmc_lpc_la12_n" iostandard="LVCMOS18" loc="F18"/>
    <pin index="165" name="fmc_lpc_la12_p" iostandard="LVCMOS18" loc="G18"/>
    <pin index="166" name="fmc_lpc_la13_n" iostandard="LVCMOS18" loc="F15"/>
    <pin index="167" name="fmc_lpc_la13_p" iostandard="LVCMOS18" loc="G15"/>
    <pin index="168" name="fmc_lpc_la14_n" iostandard="LVCMOS18" loc="C12"/>
    <pin index="169" name="fmc_lpc_la14_p" iostandard="LVCMOS18" loc="C13"/>
    <pin index="170" name="fmc_lpc_la15_n" iostandard="LVCMOS18" loc="C16"/>
    <pin index="171" name="fmc_lpc_la15_p" iostandard="LVCMOS18" loc="D16"/>
    <pin index="172" name="fmc_lpc_la16_n" iostandard="LVCMOS18" loc="C17"/>
    <pin index="173" name="fmc_lpc_la16_p" iostandard="LVCMOS18" loc="D17"/>	
    <pin index="174" name="fmc_lpc_la17_cc_n" iostandard="LVCMOS18" loc="E10"/>
    <pin index="175" name="fmc_lpc_la17_cc_p" iostandard="LVCMOS18" loc="F11"/>
    <pin index="176" name="fmc_lpc_la18_cc_n" iostandard="LVCMOS18" loc="D10"/>
    <pin index="177" name="fmc_lpc_la18_cc_p" iostandard="LVCMOS18" loc="D11"/>	
    <pin index="178" name="fmc_lpc_la19_n" iostandard="LVCMOS18" loc="C11"/>
    <pin index="179" name="fmc_lpc_la19_p" iostandard="LVCMOS18" loc="D12"/>
    <pin index="180" name="fmc_lpc_la20_n" iostandard="LVCMOS18" loc="E12"/>
    <pin index="181" name="fmc_lpc_la20_p" iostandard="LVCMOS18" loc="F12"/>	
    <pin index="182" name="fmc_lpc_la21_n" iostandard="LVCMOS18" loc="A10"/>
    <pin index="183" name="fmc_lpc_la21_p" iostandard="LVCMOS18" loc="B10"/>
    <pin index="184" name="fmc_lpc_la22_n" iostandard="LVCMOS18" loc="H12"/>
    <pin index="185" name="fmc_lpc_la22_p" iostandard="LVCMOS18" loc="H13"/>
    <pin index="186" name="fmc_lpc_la23_n" iostandard="LVCMOS18" loc="A11"/>
    <pin index="187" name="fmc_lpc_la23_p" iostandard="LVCMOS18" loc="B11"/>
    <pin index="188" name="fmc_lpc_la24_n" iostandard="LVCMOS18" loc="A6"/>
    <pin index="189" name="fmc_lpc_la24_p" iostandard="LVCMOS18" loc="B6"/>
    <pin index="190" name="fmc_lpc_la25_n" iostandard="LVCMOS18" loc="C6"/>
    <pin index="191" name="fmc_lpc_la25_p" iostandard="LVCMOS18" loc="C7"/>
    <pin index="192" name="fmc_lpc_la26_n" iostandard="LVCMOS18" loc="B8"/>
    <pin index="193" name="fmc_lpc_la26_p" iostandard="LVCMOS18" loc="B9"/>
    <pin index="194" name="fmc_lpc_la27_n" iostandard="LVCMOS18" loc="A7"/>
    <pin index="195" name="fmc_lpc_la27_p" iostandard="LVCMOS18" loc="A8"/>
    <pin index="196" name="fmc_lpc_la28_n" iostandard="LVCMOS18" loc="L13"/>
    <pin index="197" name="fmc_lpc_la28_p" iostandard="LVCMOS18" loc="M13"/>	
    <pin index="198" name="fmc_lpc_la29_n" iostandard="LVCMOS18" loc="J10"/>
    <pin index="199" name="fmc_lpc_la29_p" iostandard="LVCMOS18" loc="K10"/>
    <pin index="200" name="fmc_lpc_la30_n" iostandard="LVCMOS18" loc="D9"/>
    <pin index="201" name="fmc_lpc_la30_p" iostandard="LVCMOS18" loc="E9"/>
    <pin index="202" name="fmc_lpc_la31_n" iostandard="LVCMOS18" loc="E7"/>
    <pin index="203" name="fmc_lpc_la31_p" iostandard="LVCMOS18" loc="F7"/>
    <pin index="204" name="fmc_lpc_la32_n" iostandard="LVCMOS18" loc="E8"/>
    <pin index="205" name="fmc_lpc_la32_p" iostandard="LVCMOS18" loc="F8"/>
    <pin index="206" name="fmc_lpc_la33_n" iostandard="LVCMOS18" loc="C8"/>
    <pin index="207" name="fmc_lpc_la33_p" iostandard="LVCMOS18" loc="C9"/>	
	<pin index="208" name="fmc_lpc_clk0_m2c_n" iostandard="LVCMOS18" loc="E14"/>	
	<pin index="209" name="fmc_lpc_clk0_m2c_p" iostandard="LVCMOS18" loc="E15"/>	
	
 

</pins>
</part_info>
