// Seed: 3262814183
module module_0 (
    input wire id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wire id_4,
    output tri0 id_5,
    input tri id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply1 id_9,
    output tri0 id_10,
    input wor id_11
    , id_17,
    output wire id_12,
    output wand id_13,
    output wand id_14
    , id_18,
    input tri id_15
);
  id_19(
      .id_0(id_14 - id_5),
      .id_1(1),
      .id_2(id_15),
      .id_3(1),
      .id_4(1 * 1),
      .id_5(1'h0),
      .id_6(1),
      .id_7(1),
      .id_8(id_12),
      .id_9(id_6),
      .id_10(id_15)
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1
    , id_7,
    input supply0 id_2,
    input wor id_3,
    output wor id_4,
    output wire id_5
);
  wire id_8;
  always id_0 <= (1);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_3,
      id_2,
      id_4,
      id_4,
      id_3,
      id_2,
      id_3,
      id_5,
      id_4,
      id_2,
      id_5,
      id_1,
      id_1,
      id_2
  );
endmodule
