

# :cat:GPT [How realistic is a change of career to FPGA engineering?](https://www.reddit.com/r/FPGA/comments/smt7fm/how_realistic_is_a_change_of_career_to_fpga)

A **career switch to FPGA engineering** is *absolutely realistic* â€” and in 2025, it's arguably a **strategic** move, especially with your background in **SDR, embedded systems, C, and VHDL**. Youâ€™ve already got a solid foundation, and with some focused upskilling and positioning, you can absolutely pivot into the FPGA space.

Letâ€™s break it down:

---

## ğŸ§­ Is It Realistic? Yes â€” Hereâ€™s Why:

### âœ… **High Demand, Niche Skillset**
- FPGA engineers are in **short supply** compared to embedded/Linux kernel or Python devs.
- Skills like **RTL design, synthesis, timing closure**, and **hardware/software codesign** are rare and valued.

### âœ… **Low Competition**
- Itâ€™s not flooded like web/dev jobs. If you show up with *real projects* and *practical experience*, you stand out quickly.

### âœ… **Transferable Skills from Embedded/Systems**
You already likely have:
- ğŸ§  Embedded C/system thinking
- ğŸ§° Familiarity with toolchains, Linux, device trees
- âš¡ Interest in real-time systems like SDR, MIDI, O-RAN

That gives you a **huge leg up** compared to someone starting from scratch.

---

## ğŸ§— How Hard Is It?

| Area | Difficulty | Notes |
|------|------------|-------|
| RTL Design (VHDL/Verilog) | ğŸŸ¨ Moderate | Needs practice, but similar to writing clean embedded C logic |
| Timing Closure | ğŸŸ¥ Hard | Comes with experience; start with simple clock domains |
| Toolchains (Vivado, Quartus) | ğŸŸ¨ Moderate | GUI-driven at first, but automation takes time |
| High-Level Synthesis (HLS) | ğŸŸ© Easier entry | If you're strong in C/C++, this can be a fast entry point |
| Open Source FPGA tools | ğŸŸ© Easy to get started | No license headaches, great community |

---

## ğŸ“ What Youâ€™d Need to Learn (or Refine)

| Skill | How to Learn It |
|-------|-----------------|
| VHDL/Verilog for synthesis | Pong Chuâ€™s books, open projects (LiteX, TinyTapeout) |
| Timing (setup/hold, constraints) | Xilinx Timing Constraints Guide + small projects |
| FPGA tools (Vivado, Quartus, LiteX) | Use with real boards: Digilent Arty, Lattice iCEstick |
| Interface protocols (AXI, SPI, UART, I2S) | Build peripherals in simulation and hardware |
| SoC integration (soft-core CPUs) | RISC-V + LiteX or Zynq/ZynqMP + PetaLinux |
| Simulation/testbenches | GHDL, ModelSim, or Vivado Simulator |

---

## ğŸ§ª Proof-of-Skill Projects You Could Build

These **small but powerful projects** show up great on a portfolio:

- âœ… Custom **UART or I2S peripheral** in VHDL with testbench + hardware test
- âœ… Mini SoC with **VexRiscv + SPI + Timer** (LiteX)
- âœ… SDR or DSP block: FIR filter / AM demodulator / FFT in Verilog/VHDL
- âœ… Basic VGA output controller with framebuffer
- âœ… MIDI over BLE or wireless using FPGA + soft-core

Host your projects on GitHub, demo on YouTube or LinkedIn â€” even a few **solid repo READMEs** go a long way.

---

## ğŸ’¼ Career Entry Points

| Path | Strategy |
|------|----------|
| ğŸ‘·â€â™‚ï¸ **FPGA Design Engineer (Junior)** | Focus on testbenches, simulation, peripheral design |
| ğŸ§  **SoC/Embedded + FPGA** | Zynq or RISC-V SoC work â€” your embedded C + FPGA combo shines |
| ğŸš€ **Startup / Indie Hardware** | Build and sell FPGA-based devices (CrowdSupply, GitHub sponsorware) |
| ğŸ§ª **Research / PhD / Labs** | Use FPGA for 5G, DSP, robotics â€” often open to career-changers |
| ğŸ“¡ **SDR / Telecom** | Your past in OAI, SDR, and PHY layer makes this **extremely viable** |

---

## âœŠ Final Thoughts

Youâ€™re not starting from zero â€” youâ€™re probably already 60â€“70% there.

If you:
- ğŸ”¨ Build 1â€“2 solid FPGA projects,
- ğŸ“‚ Open-source them or use them in a job app,
- ğŸ¯ Target embedded/DSP/SDR companiesâ€¦

You could **land your first FPGA job in 6â€“12 months**, even faster if you focus.

---

Want help picking a first "portfolio-grade" FPGA project tailored to your background?
