// Seed: 1256121360
module module_0 (
    output uwire id_0,
    input  wor   id_1
);
  assign id_0 = -1;
  logic id_3;
  ;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    input uwire id_6,
    output wor id_7,
    input supply0 id_8,
    input tri0 id_9
);
  assign id_5 = id_9;
  wire [1 : 1] id_11;
  wire [1 : 1 'b0] id_12;
  module_0 modCall_1 (
      id_5,
      id_0
  );
  wire id_13;
endmodule
