reconfigurability
lr
embedding
reconfiguration
ea
reconfigurable
dr
lx
reliability
ft
mft
failed
arrays
redundant
graphs
subgraph
faulty
systolic
family
fault
fi
finitely
pe
dimensional
reliable
lattice
hole
hayes
fr
tolerant
vertical
nodes
ie
node
array
distance
architecture
working
vlsi
subsegments
web
dimension
locally
wsi
webs
orthogonal
wavefront
reconfigure
dynamic
es
adversary
cell
lattices
surrounded
switches
delta
changed
inner
lemma
failures
obstacle
euclidian
gas
isomorphic
tolerance
spare
ith
central
module
image
classes
pile
edges
semiring
subsegment
vertex
gammaj
claim
2c
contracting
impossible
segment
adjacent
reconfigured
border
defects
labeling
dimensions
periodic
sacrificing
projected
loop
hyperplane
architectures
connections
interior
degree
constructions
informed
runtime
resp
maintain
inform
indices
2nodes
zag
labelsecdef1
ineqality
triplicating
zig
processors
regarded
polygons
images
contiguous
edge
diagonal
contract
replacing
diogenes
avionics
ffln
connected
polygon
gamma1
static
middle
replaced
theta
chordal
fabrication
wafer
consecutive
sup
infinite
redundancy
squares
failure
replications
4m
contracted
embedded
regular
tmr
planarity
mapped
connect
generality
triangle
replaces
chooses
defective
stricter
gamma
passing
adaptability
reconfiguring
interprocessor
cells
quadruple
mk
fewest
digraph
x6
pick
neighboring
paths
wires
logn
indexed
halves
struc
corollary
replace
ij
copy
eral
pipelines
replacements
rays
convex
cn
insist
doubly
neighbor
impossibility
repetitions
confined
nth
connection
contradiction
processor
satisfies
repair
horizontally
flight
vertically
column
empty
labelling
dynamic graphs
embedding architecture
application graph
dimensional dynamic
dynamic graph
g n
g i
lr reliable
d dimensional
g r
locally reconfigurable
k nodes
reduced graph
initial embedding
reliability fi
reliable with
g a
redundant graph
be lr
have failed
i a
graph g
a family
an embedding
finitely reconfigurable
local reconfigurability
ft g
nodes in
n a
dimensional orthogonal
reconfigurability and
distributed reconfiguration
inner central
of reconfigurability
family of
in g
with reliability
n h
of g
n r
working subgraph
constant fi
empty classes
is lr
linear arrays
total distance
a d
k n
dr d
orthogonal lattice
working nodes
fi proof
g 0
dr k
is finitely
0 c
fi such
fault tolerant
of nodes
distance between
nodes have
f k
m nodes
pe s
ea is
architecture is
reconfiguration algorithm
central class
original working
failed we
es g
the distance
be faulty
after k
a 0
the redundant
r is
one dimensional
embedding function
fixed level
static graph
vertical lines
x r
single loop
graphs there
and g
two dimensional
of reliability
two nodes
one dimension
in c
k ft
redundant graphs
mft g
an ea
and lx
lx 0
h ft
node single
ea cannot
dimensional reduced
line lx
orthogonal lattices
reconfigurability for
ft n
dimensional web
ith application
lx i
line along
finite reconfigurability
hole of
n node
node x
at most
one node
image of
node of
of redundant
graph is
delta f
maintain both
to reconfigure
no embedding
n nodes
in s
nodes that
linear array
a hole
when g
vertical line
segment s
is fr
array processors
a is
fault tolerance
x i
node in
the nodes
arrays in
vertex set
1 dimensional
the obstacle
d c
a line
lemma 4
distance dr
hayes h
a nodes
reconfigurability dr
embedding strategy
reconfigurable if
lr if
that ea
spare node
after reconfiguration
vlsi wsi
not lr
of systolic
this ea
lines lx
isomorphic subgraph
one greater
satisfies 5
replacing nodes
classes thus
lattice gas
cell dynamic
redundant nodes
dimensional webs
distance cost
infinite graphs
wavefront arrays
working node
obstacle o
dr nodes
empty class
any spare
lx 1
each node
set v
the embedding
for g
any distributed
we know
an n
is locally
of d
each g
given g
the application
i r
the adversary
between node
d dimensions
a g
v x
of k
there exists
be changed
fi 2
g i a
g n a
g n r
dimensional dynamic graphs
the application graph
is a family
an embedding architecture
lr reliable with
a family of
reliable with reliability
embedding architecture is
g 0 c
with reliability fi
of d dimensional
dimensional dynamic graph
g r is
and g r
be lr reliable
d dimensional dynamic
nodes have failed
family of d
degree of reconfigurability
a d dimensional
is finitely reconfigurable
a constant fi
dr k n
constant fi such
the total distance
number of nodes
in g n
the dynamic graph
cannot be lr
ft g n
level of reliability
after k nodes
to be faulty
g a is
of g n
nodes in g
a d c
fi such that
d c a
r is a
exists a constant
graphs there exists
architecture is lr
reliability fi proof
one dimensional dynamic
is locally reconfigurable
family of linear
dimensional orthogonal lattice
distributed reconfiguration algorithm
d k n
of dynamic graphs
hole of size
application graph g
dynamic graphs there
node in c
two dimensional orthogonal
dynamic graph g
inner central class
of linear arrays
the distance between
a fixed level
fixed level of
a hole of
graph g n
function of k
nodes of g
nodes in the
theorem 4 3
i a is
in g 0
vertex set v
each node of
c a d
dimensional reduced graph
the initial embedding
local reconfigurability and
reconfigurability and reliability
k nodes have
es g i
d dimensional reduced
n h r
both local reconfigurability
h ft n
delta f k
d dimensional web
node single loop
dynamic graphs and
vertical line lx
any initial embedding
the ith application
k ft g
is lr reliable
reliability fi 2
that no embedding
when g a
a reduced graph
non empty classes
the inner central
g n h
1 dimensional dynamic
a line along
the redundant graph
dimensional orthogonal lattices
no embedding architecture
ith application graph
two dimensional dynamic
have failed we
any distributed reconfiguration
the original working
dr d k
ea cannot be
reconfigurability and a
not in s
an n node
graph g 0
given g a
family of two
g i r
most 2 delta
complexity of any
d dimensional orthogonal
a g r
set v x
our claim is
a dynamic graph
a and g
between two nodes
of nodes that
of g i
g a g
g a and
of any distributed
nodes in one
all the nodes
a is a
and a fixed
the image of
n nodes in
of nodes in
lemma 3 2
a and b
a one dimensional
in the proof
be a family
get a new
working nodes in
between original nodes
mft g i
of redundant graphs
of reconfigurability dr
2 g a
g j r
reduced graph g
delta t d
lx 0 and
static graph g
dynamic graph must
an lr reliable
surrounded by non
original nodes and
arrays and g
ft g i
0 and lx
called dynamic graphs
than the application
n m classes
distance between original
with distance dr
4 k n
can be lr
total distance between
for dynamic graphs
given an embedding
distance cost of
be faulty the
the reduced graph
one greater than
d dimensional webs
n a to
this ea is
any spare node
cell dynamic graph
a nodes have
that ea cannot
for g i
hayes h ft
empty classes thus
a redundant graph
least n m
fi proof as
total distance cost
linear arrays and
least one greater
locally reconfigurable if
original working subgraph
most m nodes
application graph is
