
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.cramfs_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401598 <.init>:
  401598:	stp	x29, x30, [sp, #-16]!
  40159c:	mov	x29, sp
  4015a0:	bl	4026a8 <ferror@plt+0xce8>
  4015a4:	ldp	x29, x30, [sp], #16
  4015a8:	ret

Disassembly of section .plt:

00000000004015b0 <memcpy@plt-0x20>:
  4015b0:	stp	x16, x30, [sp, #-16]!
  4015b4:	adrp	x16, 417000 <ferror@plt+0x15640>
  4015b8:	ldr	x17, [x16, #4088]
  4015bc:	add	x16, x16, #0xff8
  4015c0:	br	x17
  4015c4:	nop
  4015c8:	nop
  4015cc:	nop

00000000004015d0 <memcpy@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4015d4:	ldr	x17, [x16]
  4015d8:	add	x16, x16, #0x0
  4015dc:	br	x17

00000000004015e0 <memmove@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4015e4:	ldr	x17, [x16, #8]
  4015e8:	add	x16, x16, #0x8
  4015ec:	br	x17

00000000004015f0 <_exit@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4015f4:	ldr	x17, [x16, #16]
  4015f8:	add	x16, x16, #0x10
  4015fc:	br	x17

0000000000401600 <strtoul@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16640>
  401604:	ldr	x17, [x16, #24]
  401608:	add	x16, x16, #0x18
  40160c:	br	x17

0000000000401610 <strlen@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16640>
  401614:	ldr	x17, [x16, #32]
  401618:	add	x16, x16, #0x20
  40161c:	br	x17

0000000000401620 <fputs@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16640>
  401624:	ldr	x17, [x16, #40]
  401628:	add	x16, x16, #0x28
  40162c:	br	x17

0000000000401630 <exit@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16640>
  401634:	ldr	x17, [x16, #48]
  401638:	add	x16, x16, #0x30
  40163c:	br	x17

0000000000401640 <dup@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16640>
  401644:	ldr	x17, [x16, #56]
  401648:	add	x16, x16, #0x38
  40164c:	br	x17

0000000000401650 <compress@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16640>
  401654:	ldr	x17, [x16, #64]
  401658:	add	x16, x16, #0x40
  40165c:	br	x17

0000000000401660 <strtod@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16640>
  401664:	ldr	x17, [x16, #72]
  401668:	add	x16, x16, #0x48
  40166c:	br	x17

0000000000401670 <readlink@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16640>
  401674:	ldr	x17, [x16, #80]
  401678:	add	x16, x16, #0x50
  40167c:	br	x17

0000000000401680 <__cxa_atexit@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16640>
  401684:	ldr	x17, [x16, #88]
  401688:	add	x16, x16, #0x58
  40168c:	br	x17

0000000000401690 <fputc@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16640>
  401694:	ldr	x17, [x16, #96]
  401698:	add	x16, x16, #0x60
  40169c:	br	x17

00000000004016a0 <crc32@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016a4:	ldr	x17, [x16, #104]
  4016a8:	add	x16, x16, #0x68
  4016ac:	br	x17

00000000004016b0 <snprintf@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016b4:	ldr	x17, [x16, #112]
  4016b8:	add	x16, x16, #0x70
  4016bc:	br	x17

00000000004016c0 <localeconv@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016c4:	ldr	x17, [x16, #120]
  4016c8:	add	x16, x16, #0x78
  4016cc:	br	x17

00000000004016d0 <fileno@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016d4:	ldr	x17, [x16, #128]
  4016d8:	add	x16, x16, #0x80
  4016dc:	br	x17

00000000004016e0 <fsync@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016e4:	ldr	x17, [x16, #136]
  4016e8:	add	x16, x16, #0x88
  4016ec:	br	x17

00000000004016f0 <malloc@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4016f4:	ldr	x17, [x16, #144]
  4016f8:	add	x16, x16, #0x90
  4016fc:	br	x17

0000000000401700 <open@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16640>
  401704:	ldr	x17, [x16, #152]
  401708:	add	x16, x16, #0x98
  40170c:	br	x17

0000000000401710 <__strtol_internal@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16640>
  401714:	ldr	x17, [x16, #160]
  401718:	add	x16, x16, #0xa0
  40171c:	br	x17

0000000000401720 <strncmp@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16640>
  401724:	ldr	x17, [x16, #168]
  401728:	add	x16, x16, #0xa8
  40172c:	br	x17

0000000000401730 <bindtextdomain@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16640>
  401734:	ldr	x17, [x16, #176]
  401738:	add	x16, x16, #0xb0
  40173c:	br	x17

0000000000401740 <__libc_start_main@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16640>
  401744:	ldr	x17, [x16, #184]
  401748:	add	x16, x16, #0xb8
  40174c:	br	x17

0000000000401750 <fgetc@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16640>
  401754:	ldr	x17, [x16, #192]
  401758:	add	x16, x16, #0xc0
  40175c:	br	x17

0000000000401760 <memset@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16640>
  401764:	ldr	x17, [x16, #200]
  401768:	add	x16, x16, #0xc8
  40176c:	br	x17

0000000000401770 <getopt@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16640>
  401774:	ldr	x17, [x16, #208]
  401778:	add	x16, x16, #0xd0
  40177c:	br	x17

0000000000401780 <__strtoul_internal@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16640>
  401784:	ldr	x17, [x16, #216]
  401788:	add	x16, x16, #0xd8
  40178c:	br	x17

0000000000401790 <calloc@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16640>
  401794:	ldr	x17, [x16, #224]
  401798:	add	x16, x16, #0xe0
  40179c:	br	x17

00000000004017a0 <realloc@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017a4:	ldr	x17, [x16, #232]
  4017a8:	add	x16, x16, #0xe8
  4017ac:	br	x17

00000000004017b0 <getpagesize@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017b4:	ldr	x17, [x16, #240]
  4017b8:	add	x16, x16, #0xf0
  4017bc:	br	x17

00000000004017c0 <strdup@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017c4:	ldr	x17, [x16, #248]
  4017c8:	add	x16, x16, #0xf8
  4017cc:	br	x17

00000000004017d0 <close@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017d4:	ldr	x17, [x16, #256]
  4017d8:	add	x16, x16, #0x100
  4017dc:	br	x17

00000000004017e0 <__gmon_start__@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017e4:	ldr	x17, [x16, #264]
  4017e8:	add	x16, x16, #0x108
  4017ec:	br	x17

00000000004017f0 <write@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4017f4:	ldr	x17, [x16, #272]
  4017f8:	add	x16, x16, #0x110
  4017fc:	br	x17

0000000000401800 <abort@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16640>
  401804:	ldr	x17, [x16, #280]
  401808:	add	x16, x16, #0x118
  40180c:	br	x17

0000000000401810 <puts@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16640>
  401814:	ldr	x17, [x16, #288]
  401818:	add	x16, x16, #0x120
  40181c:	br	x17

0000000000401820 <memcmp@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16640>
  401824:	ldr	x17, [x16, #296]
  401828:	add	x16, x16, #0x128
  40182c:	br	x17

0000000000401830 <textdomain@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16640>
  401834:	ldr	x17, [x16, #304]
  401838:	add	x16, x16, #0x130
  40183c:	br	x17

0000000000401840 <strcmp@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16640>
  401844:	ldr	x17, [x16, #312]
  401848:	add	x16, x16, #0x138
  40184c:	br	x17

0000000000401850 <warn@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16640>
  401854:	ldr	x17, [x16, #320]
  401858:	add	x16, x16, #0x140
  40185c:	br	x17

0000000000401860 <__ctype_b_loc@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16640>
  401864:	ldr	x17, [x16, #328]
  401868:	add	x16, x16, #0x148
  40186c:	br	x17

0000000000401870 <mmap@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16640>
  401874:	ldr	x17, [x16, #336]
  401878:	add	x16, x16, #0x150
  40187c:	br	x17

0000000000401880 <strtol@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16640>
  401884:	ldr	x17, [x16, #344]
  401888:	add	x16, x16, #0x158
  40188c:	br	x17

0000000000401890 <free@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16640>
  401894:	ldr	x17, [x16, #352]
  401898:	add	x16, x16, #0x160
  40189c:	br	x17

00000000004018a0 <scandir@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018a4:	ldr	x17, [x16, #360]
  4018a8:	add	x16, x16, #0x168
  4018ac:	br	x17

00000000004018b0 <vasprintf@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018b4:	ldr	x17, [x16, #368]
  4018b8:	add	x16, x16, #0x170
  4018bc:	br	x17

00000000004018c0 <strndup@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018c4:	ldr	x17, [x16, #376]
  4018c8:	add	x16, x16, #0x178
  4018cc:	br	x17

00000000004018d0 <strspn@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018d4:	ldr	x17, [x16, #384]
  4018d8:	add	x16, x16, #0x180
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018e4:	ldr	x17, [x16, #392]
  4018e8:	add	x16, x16, #0x188
  4018ec:	br	x17

00000000004018f0 <munmap@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4018f4:	ldr	x17, [x16, #400]
  4018f8:	add	x16, x16, #0x190
  4018fc:	br	x17

0000000000401900 <fflush@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16640>
  401904:	ldr	x17, [x16, #408]
  401908:	add	x16, x16, #0x198
  40190c:	br	x17

0000000000401910 <__lxstat@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x16640>
  401914:	ldr	x17, [x16, #416]
  401918:	add	x16, x16, #0x1a0
  40191c:	br	x17

0000000000401920 <warnx@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x16640>
  401924:	ldr	x17, [x16, #424]
  401928:	add	x16, x16, #0x1a8
  40192c:	br	x17

0000000000401930 <dcgettext@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x16640>
  401934:	ldr	x17, [x16, #432]
  401938:	add	x16, x16, #0x1b0
  40193c:	br	x17

0000000000401940 <errx@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16640>
  401944:	ldr	x17, [x16, #440]
  401948:	add	x16, x16, #0x1b8
  40194c:	br	x17

0000000000401950 <strcspn@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16640>
  401954:	ldr	x17, [x16, #448]
  401958:	add	x16, x16, #0x1c0
  40195c:	br	x17

0000000000401960 <printf@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16640>
  401964:	ldr	x17, [x16, #456]
  401968:	add	x16, x16, #0x1c8
  40196c:	br	x17

0000000000401970 <__errno_location@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16640>
  401974:	ldr	x17, [x16, #464]
  401978:	add	x16, x16, #0x1d0
  40197c:	br	x17

0000000000401980 <__xstat@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16640>
  401984:	ldr	x17, [x16, #472]
  401988:	add	x16, x16, #0x1d8
  40198c:	br	x17

0000000000401990 <fprintf@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16640>
  401994:	ldr	x17, [x16, #480]
  401998:	add	x16, x16, #0x1e0
  40199c:	br	x17

00000000004019a0 <err@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4019a4:	ldr	x17, [x16, #488]
  4019a8:	add	x16, x16, #0x1e8
  4019ac:	br	x17

00000000004019b0 <setlocale@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4019b4:	ldr	x17, [x16, #496]
  4019b8:	add	x16, x16, #0x1f0
  4019bc:	br	x17

00000000004019c0 <ferror@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16640>
  4019c4:	ldr	x17, [x16, #504]
  4019c8:	add	x16, x16, #0x1f8
  4019cc:	br	x17

Disassembly of section .text:

00000000004019d0 <.text>:
  4019d0:	stp	x29, x30, [sp, #-304]!
  4019d4:	mov	x3, #0x4c                  	// #76
  4019d8:	adrp	x2, 418000 <ferror@plt+0x16640>
  4019dc:	mov	x29, sp
  4019e0:	stp	x19, x20, [sp, #16]
  4019e4:	add	x20, x2, #0x250
  4019e8:	mov	w19, w0
  4019ec:	mov	w2, #0x0                   	// #0
  4019f0:	mov	x0, #0x0                   	// #0
  4019f4:	stp	x21, x22, [sp, #32]
  4019f8:	mov	x21, x1
  4019fc:	mov	x1, #0x0                   	// #0
  401a00:	stp	x23, x24, [sp, #48]
  401a04:	adrp	x22, 406000 <ferror@plt+0x4640>
  401a08:	add	x22, x22, #0x428
  401a0c:	stp	x25, x26, [sp, #64]
  401a10:	stp	x27, x28, [sp, #80]
  401a14:	str	x3, [sp, #168]
  401a18:	bl	4016a0 <crc32@plt>
  401a1c:	adrp	x1, 418000 <ferror@plt+0x16640>
  401a20:	str	xzr, [x20, #32]
  401a24:	str	x0, [sp, #128]
  401a28:	mov	w0, #0x6                   	// #6
  401a2c:	str	wzr, [x1, #592]
  401a30:	adrp	x1, 405000 <ferror@plt+0x3640>
  401a34:	add	x1, x1, #0xf30
  401a38:	bl	4019b0 <setlocale@plt>
  401a3c:	adrp	x1, 406000 <ferror@plt+0x4640>
  401a40:	add	x1, x1, #0x410
  401a44:	mov	x0, x22
  401a48:	bl	401730 <bindtextdomain@plt>
  401a4c:	mov	x0, x22
  401a50:	bl	401830 <textdomain@plt>
  401a54:	adrp	x0, 403000 <ferror@plt+0x1640>
  401a58:	add	x0, x0, #0x568
  401a5c:	bl	405ef0 <ferror@plt+0x4530>
  401a60:	cmp	w19, #0x1
  401a64:	b.le	401a94 <ferror@plt+0xd4>
  401a68:	ldr	x22, [x21, #8]
  401a6c:	adrp	x1, 406000 <ferror@plt+0x4640>
  401a70:	add	x1, x1, #0x438
  401a74:	mov	x0, x22
  401a78:	bl	401840 <strcmp@plt>
  401a7c:	cbz	w0, 401b54 <ferror@plt+0x194>
  401a80:	adrp	x1, 406000 <ferror@plt+0x4640>
  401a84:	mov	x0, x22
  401a88:	add	x1, x1, #0x440
  401a8c:	bl	401840 <strcmp@plt>
  401a90:	cbz	w0, 401b1c <ferror@plt+0x15c>
  401a94:	adrp	x22, 406000 <ferror@plt+0x4640>
  401a98:	adrp	x24, 406000 <ferror@plt+0x4640>
  401a9c:	adrp	x23, 406000 <ferror@plt+0x4640>
  401aa0:	add	x22, x22, #0x520
  401aa4:	add	x24, x24, #0x498
  401aa8:	add	x23, x23, #0x478
  401aac:	mov	w0, #0x10                  	// #16
  401ab0:	bl	404658 <ferror@plt+0x2c98>
  401ab4:	nop
  401ab8:	mov	x2, x22
  401abc:	mov	x1, x21
  401ac0:	mov	w0, w19
  401ac4:	bl	401770 <getopt@plt>
  401ac8:	cmn	w0, #0x1
  401acc:	b.eq	401cc8 <ferror@plt+0x308>  // b.none
  401ad0:	cmp	w0, #0x69
  401ad4:	b.eq	401c3c <ferror@plt+0x27c>  // b.none
  401ad8:	b.gt	401bd0 <ferror@plt+0x210>
  401adc:	cmp	w0, #0x56
  401ae0:	b.eq	401b1c <ferror@plt+0x15c>  // b.none
  401ae4:	b.le	401b58 <ferror@plt+0x198>
  401ae8:	cmp	w0, #0x65
  401aec:	b.ne	401b4c <ferror@plt+0x18c>  // b.any
  401af0:	adrp	x3, 418000 <ferror@plt+0x16640>
  401af4:	mov	w2, #0x5                   	// #5
  401af8:	mov	x1, x24
  401afc:	mov	x0, #0x0                   	// #0
  401b00:	ldr	x25, [x3, #552]
  401b04:	bl	401930 <dcgettext@plt>
  401b08:	mov	x1, x0
  401b0c:	mov	x0, x25
  401b10:	bl	404d18 <ferror@plt+0x3358>
  401b14:	str	w0, [x20, #52]
  401b18:	b	401ab8 <ferror@plt+0xf8>
  401b1c:	mov	w2, #0x5                   	// #5
  401b20:	adrp	x1, 406000 <ferror@plt+0x4640>
  401b24:	mov	x0, #0x0                   	// #0
  401b28:	add	x1, x1, #0x450
  401b2c:	bl	401930 <dcgettext@plt>
  401b30:	adrp	x1, 418000 <ferror@plt+0x16640>
  401b34:	adrp	x2, 406000 <ferror@plt+0x4640>
  401b38:	add	x2, x2, #0x460
  401b3c:	ldr	x1, [x1, #576]
  401b40:	bl	401960 <printf@plt>
  401b44:	mov	w0, #0x0                   	// #0
  401b48:	bl	401630 <exit@plt>
  401b4c:	cmp	w0, #0x68
  401b50:	b.ne	401b6c <ferror@plt+0x1ac>  // b.any
  401b54:	bl	402780 <ferror@plt+0xdc0>
  401b58:	cmp	w0, #0x45
  401b5c:	b.ne	401ba0 <ferror@plt+0x1e0>  // b.any
  401b60:	mov	w0, #0x1                   	// #1
  401b64:	str	w0, [x20, #48]
  401b68:	b	401ab8 <ferror@plt+0xf8>
  401b6c:	cmp	w0, #0x62
  401b70:	b.ne	4024a4 <ferror@plt+0xae4>  // b.any
  401b74:	adrp	x3, 418000 <ferror@plt+0x16640>
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	mov	x1, x23
  401b80:	mov	x0, #0x0                   	// #0
  401b84:	ldr	x25, [x3, #552]
  401b88:	bl	401930 <dcgettext@plt>
  401b8c:	mov	x1, x0
  401b90:	mov	x0, x25
  401b94:	bl	404d18 <ferror@plt+0x3358>
  401b98:	str	w0, [x20, #28]
  401b9c:	b	401ab8 <ferror@plt+0xf8>
  401ba0:	cmp	w0, #0x4e
  401ba4:	b.ne	4024a4 <ferror@plt+0xae4>  // b.any
  401ba8:	adrp	x0, 418000 <ferror@plt+0x16640>
  401bac:	adrp	x1, 406000 <ferror@plt+0x4640>
  401bb0:	add	x1, x1, #0xf8
  401bb4:	ldr	x25, [x0, #552]
  401bb8:	mov	x0, x25
  401bbc:	bl	401840 <strcmp@plt>
  401bc0:	cbnz	w0, 401c78 <ferror@plt+0x2b8>
  401bc4:	mov	w0, #0x1                   	// #1
  401bc8:	str	w0, [x20]
  401bcc:	b	401ab8 <ferror@plt+0xf8>
  401bd0:	cmp	w0, #0x73
  401bd4:	b.eq	401ab8 <ferror@plt+0xf8>  // b.none
  401bd8:	b.le	401bf0 <ferror@plt+0x230>
  401bdc:	cmp	w0, #0x76
  401be0:	b.ne	401c08 <ferror@plt+0x248>  // b.any
  401be4:	mov	w0, #0x1                   	// #1
  401be8:	str	w0, [x20, #44]
  401bec:	b	401ab8 <ferror@plt+0xf8>
  401bf0:	cmp	w0, #0x6e
  401bf4:	b.ne	401c1c <ferror@plt+0x25c>  // b.any
  401bf8:	adrp	x0, 418000 <ferror@plt+0x16640>
  401bfc:	ldr	x0, [x0, #552]
  401c00:	str	x0, [x20, #72]
  401c04:	b	401ab8 <ferror@plt+0xf8>
  401c08:	cmp	w0, #0x7a
  401c0c:	b.ne	4024a4 <ferror@plt+0xae4>  // b.any
  401c10:	mov	w0, #0x1                   	// #1
  401c14:	str	w0, [x20, #40]
  401c18:	b	401ab8 <ferror@plt+0xf8>
  401c1c:	cmp	w0, #0x70
  401c20:	b.ne	4024a4 <ferror@plt+0xae4>  // b.any
  401c24:	ldr	x0, [sp, #168]
  401c28:	mov	w1, #0x200                 	// #512
  401c2c:	str	w1, [x20, #80]
  401c30:	add	x0, x0, #0x200
  401c34:	str	x0, [sp, #168]
  401c38:	b	401ab8 <ferror@plt+0xf8>
  401c3c:	adrp	x1, 418000 <ferror@plt+0x16640>
  401c40:	add	x2, sp, #0xb0
  401c44:	mov	w0, #0x0                   	// #0
  401c48:	ldr	x25, [x1, #552]
  401c4c:	str	x25, [x20, #56]
  401c50:	mov	x1, x25
  401c54:	bl	401910 <__lxstat@plt>
  401c58:	tbnz	w0, #31, 4024fc <ferror@plt+0xb3c>
  401c5c:	ldr	x0, [sp, #224]
  401c60:	str	w0, [x20, #64]
  401c64:	ldr	x1, [sp, #168]
  401c68:	add	w0, w0, #0x3
  401c6c:	add	x0, x1, w0, sxtw
  401c70:	str	x0, [sp, #168]
  401c74:	b	401ab8 <ferror@plt+0xf8>
  401c78:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c7c:	mov	x0, x25
  401c80:	add	x1, x1, #0xf0
  401c84:	bl	401840 <strcmp@plt>
  401c88:	cbnz	w0, 401c94 <ferror@plt+0x2d4>
  401c8c:	str	wzr, [x20]
  401c90:	b	401ab8 <ferror@plt+0xf8>
  401c94:	adrp	x1, 406000 <ferror@plt+0x4640>
  401c98:	mov	x0, x25
  401c9c:	add	x1, x1, #0xe8
  401ca0:	bl	401840 <strcmp@plt>
  401ca4:	cbz	w0, 401ab8 <ferror@plt+0xf8>
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	adrp	x1, 406000 <ferror@plt+0x4640>
  401cb0:	mov	x0, #0x0                   	// #0
  401cb4:	add	x1, x1, #0x4b8
  401cb8:	bl	401930 <dcgettext@plt>
  401cbc:	mov	x1, x0
  401cc0:	mov	w0, #0x10                  	// #16
  401cc4:	bl	401940 <errx@plt>
  401cc8:	adrp	x0, 418000 <ferror@plt+0x16640>
  401ccc:	ldr	w0, [x0, #560]
  401cd0:	sub	w19, w19, w0
  401cd4:	cmp	w19, #0x2
  401cd8:	b.ne	402628 <ferror@plt+0xc68>  // b.any
  401cdc:	sbfiz	x0, x0, #3, #32
  401ce0:	ldr	w1, [x20, #28]
  401ce4:	add	x2, x21, x0
  401ce8:	ldr	x19, [x21, x0]
  401cec:	ldr	x21, [x2, #8]
  401cf0:	cbnz	w1, 401cfc <ferror@plt+0x33c>
  401cf4:	bl	4017b0 <getpagesize@plt>
  401cf8:	str	w0, [x20, #28]
  401cfc:	add	x2, sp, #0xb0
  401d00:	mov	x1, x19
  401d04:	mov	w0, #0x0                   	// #0
  401d08:	bl	401980 <__xstat@plt>
  401d0c:	tbnz	w0, #31, 402604 <ferror@plt+0xc44>
  401d10:	mov	x0, x21
  401d14:	mov	w2, #0x1b6                 	// #438
  401d18:	mov	w1, #0x241                 	// #577
  401d1c:	bl	401700 <open@plt>
  401d20:	str	w0, [sp, #148]
  401d24:	tbnz	w0, #31, 4025e0 <ferror@plt+0xc20>
  401d28:	mov	x1, #0x60                  	// #96
  401d2c:	mov	x0, #0x1                   	// #1
  401d30:	bl	401790 <calloc@plt>
  401d34:	str	x0, [sp, #136]
  401d38:	cbnz	x0, 401d50 <ferror@plt+0x390>
  401d3c:	adrp	x1, 406000 <ferror@plt+0x4640>
  401d40:	mov	x2, #0x60                  	// #96
  401d44:	add	x1, x1, #0x308
  401d48:	mov	w0, #0x8                   	// #8
  401d4c:	bl	4019a0 <err@plt>
  401d50:	mov	x1, x19
  401d54:	ldr	w5, [sp, #192]
  401d58:	ldr	x19, [sp, #136]
  401d5c:	add	x3, sp, #0xa8
  401d60:	ldr	x4, [sp, #200]
  401d64:	add	x2, x19, #0x50
  401d68:	str	w5, [x19, #8]
  401d6c:	str	x4, [x19, #16]
  401d70:	bl	402a58 <ferror@plt+0x1098>
  401d74:	mov	w3, w0
  401d78:	str	w3, [x19, #12]
  401d7c:	mov	x1, x19
  401d80:	mov	x0, x19
  401d84:	add	x2, sp, #0xa8
  401d88:	bl	403230 <ferror@plt+0x1870>
  401d8c:	mov	w19, #0x4000000             	// #67108864
  401d90:	ldr	w1, [x20, #28]
  401d94:	mov	w2, #0xfffb                	// #65531
  401d98:	ldr	x0, [sp, #168]
  401d9c:	sub	w3, w1, #0x1
  401da0:	movk	w2, #0x10ff, lsl #16
  401da4:	udiv	w19, w19, w1
  401da8:	sub	x0, x0, #0x1
  401dac:	orr	x0, x0, x3
  401db0:	add	x0, x0, #0x1
  401db4:	str	x0, [sp, #168]
  401db8:	add	w21, w19, w2
  401dbc:	cmp	x0, x21
  401dc0:	b.gt	40204c <ferror@plt+0x68c>
  401dc4:	cmp	x0, #0x0
  401dc8:	csinc	x21, x0, xzr, ne  // ne = any
  401dcc:	mov	x1, x21
  401dd0:	mov	x5, #0x0                   	// #0
  401dd4:	mov	w4, #0xffffffff            	// #-1
  401dd8:	mov	w3, #0x22                  	// #34
  401ddc:	mov	w2, #0x3                   	// #3
  401de0:	mov	x0, #0x0                   	// #0
  401de4:	bl	401870 <mmap@plt>
  401de8:	mov	x22, x0
  401dec:	cmn	w0, #0x1
  401df0:	b.eq	4025c0 <ferror@plt+0xc00>  // b.none
  401df4:	ldrsw	x21, [x20, #80]
  401df8:	mov	w1, #0x0                   	// #0
  401dfc:	mov	x2, x21
  401e00:	bl	401760 <memset@plt>
  401e04:	ldr	x19, [x20, #56]
  401e08:	add	x21, x21, #0x4c
  401e0c:	cbz	x19, 40247c <ferror@plt+0xabc>
  401e10:	ldr	w0, [x20, #44]
  401e14:	cbnz	w0, 402484 <ferror@plt+0xac4>
  401e18:	ldr	x24, [x20, #56]
  401e1c:	mov	w1, #0x0                   	// #0
  401e20:	mov	x0, x24
  401e24:	bl	401700 <open@plt>
  401e28:	mov	w23, w0
  401e2c:	tbnz	w0, #31, 40259c <ferror@plt+0xbdc>
  401e30:	ldrsw	x27, [x20, #64]
  401e34:	mov	w4, w0
  401e38:	mov	x5, #0x0                   	// #0
  401e3c:	mov	w3, #0x2                   	// #2
  401e40:	mov	x1, x27
  401e44:	mov	w2, #0x1                   	// #1
  401e48:	add	x19, x22, w21, uxtw
  401e4c:	mov	x0, #0x0                   	// #0
  401e50:	bl	401870 <mmap@plt>
  401e54:	mov	x1, x0
  401e58:	mov	x25, x0
  401e5c:	mov	x2, x27
  401e60:	mov	x0, x19
  401e64:	bl	4015d0 <memcpy@plt>
  401e68:	mov	x1, x27
  401e6c:	mov	x0, x25
  401e70:	bl	4018f0 <munmap@plt>
  401e74:	mov	w0, w23
  401e78:	bl	4017d0 <close@plt>
  401e7c:	tbnz	w0, #31, 402578 <ferror@plt+0xbb8>
  401e80:	ldrsw	x0, [x20, #64]
  401e84:	mov	w1, #0x0                   	// #0
  401e88:	b	401e98 <ferror@plt+0x4d8>
  401e8c:	strb	wzr, [x19, x0]
  401e90:	add	x0, x0, #0x1
  401e94:	mov	w1, #0x1                   	// #1
  401e98:	tst	x0, #0x3
  401e9c:	b.ne	401e8c <ferror@plt+0x4cc>  // b.any
  401ea0:	cbz	w1, 401ea8 <ferror@plt+0x4e8>
  401ea4:	str	w0, [x20, #64]
  401ea8:	add	w2, w0, w21
  401eac:	ldr	x1, [sp, #136]
  401eb0:	mov	w28, w2
  401eb4:	mov	x0, #0x200                 	// #512
  401eb8:	ldr	x19, [x1, #80]
  401ebc:	bl	4016f0 <malloc@plt>
  401ec0:	mov	x24, x0
  401ec4:	cbz	x0, 4025ac <ferror@plt+0xbec>
  401ec8:	adrp	x0, 406000 <ferror@plt+0x4640>
  401ecc:	add	x0, x0, #0x608
  401ed0:	adrp	x27, 406000 <ferror@plt+0x4640>
  401ed4:	add	x1, x27, #0x600
  401ed8:	str	x1, [sp, #120]
  401edc:	str	wzr, [sp, #144]
  401ee0:	str	x0, [sp, #152]
  401ee4:	mov	w0, #0x40                  	// #64
  401ee8:	str	w0, [sp, #108]
  401eec:	cbz	x19, 4020c4 <ferror@plt+0x704>
  401ef0:	ldr	w21, [sp, #144]
  401ef4:	adrp	x23, 418000 <ferror@plt+0x16640>
  401ef8:	add	x23, x23, #0x210
  401efc:	nop
  401f00:	ldr	x25, [x19]
  401f04:	add	x27, x22, w28, uxtw
  401f08:	add	w26, w28, #0xc
  401f0c:	mov	x0, x25
  401f10:	bl	401610 <strlen@plt>
  401f14:	ldp	w2, w9, [x19, #8]
  401f18:	str	w28, [x19, #76]
  401f1c:	ldr	w10, [x19, #16]
  401f20:	add	w6, w28, #0xc
  401f24:	strh	w2, [x22, w28, uxtw]
  401f28:	mov	x28, x0
  401f2c:	mov	x2, x0
  401f30:	ldr	w0, [x19, #20]
  401f34:	strb	w0, [x27, #7]
  401f38:	add	x5, x22, x6
  401f3c:	strh	w10, [x27, #2]
  401f40:	mov	x0, x5
  401f44:	ldp	w7, w6, [x27, #4]
  401f48:	mov	x1, x25
  401f4c:	and	w6, w6, #0x3f
  401f50:	bfxil	w7, w9, #0, #24
  401f54:	stp	w7, w6, [x27, #4]
  401f58:	ldr	x6, [x23]
  401f5c:	add	x6, x6, #0x1
  401f60:	str	x6, [x23]
  401f64:	bl	4015d0 <memcpy@plt>
  401f68:	mov	x5, x0
  401f6c:	tst	x28, #0x3
  401f70:	b.eq	401f88 <ferror@plt+0x5c8>  // b.none
  401f74:	nop
  401f78:	strb	wzr, [x5, x28]
  401f7c:	add	x28, x28, #0x1
  401f80:	tst	x28, #0x3
  401f84:	b.ne	401f78 <ferror@plt+0x5b8>  // b.any
  401f88:	ldrb	w0, [x27, #8]
  401f8c:	lsr	x6, x28, #2
  401f90:	ldr	w1, [x20, #44]
  401f94:	add	w28, w26, w28
  401f98:	bfxil	w0, w6, #0, #6
  401f9c:	strb	w0, [x27, #8]
  401fa0:	cbnz	w1, 402078 <ferror@plt+0x6b8>
  401fa4:	ldr	x0, [x19, #80]
  401fa8:	cbz	x0, 401fc0 <ferror@plt+0x600>
  401fac:	ldr	w0, [sp, #108]
  401fb0:	cmp	w0, w21
  401fb4:	b.le	402088 <ferror@plt+0x6c8>
  401fb8:	str	x19, [x24, w21, sxtw #3]
  401fbc:	add	w21, w21, #0x1
  401fc0:	ldr	w0, [x20]
  401fc4:	mov	x2, x27
  401fc8:	mov	x1, x27
  401fcc:	bl	4037d0 <ferror@plt+0x1e10>
  401fd0:	ldr	x19, [x19, #88]
  401fd4:	cbnz	x19, 401f00 <ferror@plt+0x540>
  401fd8:	ldr	w1, [sp, #144]
  401fdc:	add	x0, x24, w21, sxtw #3
  401fe0:	sub	x0, x0, #0x8
  401fe4:	add	x19, x24, w1, sxtw #3
  401fe8:	cmp	x19, x0
  401fec:	b.cs	402008 <ferror@plt+0x648>  // b.hs, b.nlast
  401ff0:	ldr	x2, [x0]
  401ff4:	ldr	x1, [x19]
  401ff8:	str	x2, [x19], #8
  401ffc:	str	x1, [x0], #-8
  402000:	cmp	x19, x0
  402004:	b.cc	401ff0 <ferror@plt+0x630>  // b.lo, b.ul, b.last
  402008:	cbz	w21, 4020cc <ferror@plt+0x70c>
  40200c:	sub	w0, w21, #0x1
  402010:	str	w0, [sp, #144]
  402014:	mov	w2, w28
  402018:	mov	x1, x22
  40201c:	ldr	x21, [x24, w0, sxtw #3]
  402020:	ldr	w0, [x21, #76]
  402024:	bl	4029d0 <ferror@plt+0x1010>
  402028:	ldr	w0, [x20, #44]
  40202c:	cbnz	w0, 402038 <ferror@plt+0x678>
  402030:	ldr	x19, [x21, #80]
  402034:	b	401eec <ferror@plt+0x52c>
  402038:	ldr	x1, [x21]
  40203c:	ldr	x0, [sp, #152]
  402040:	bl	401960 <printf@plt>
  402044:	ldr	x19, [x21, #80]
  402048:	b	401eec <ferror@plt+0x52c>
  40204c:	mov	w2, #0x5                   	// #5
  402050:	adrp	x1, 406000 <ferror@plt+0x4640>
  402054:	mov	x0, #0x0                   	// #0
  402058:	add	x1, x1, #0x548
  40205c:	bl	401930 <dcgettext@plt>
  402060:	ldr	x1, [sp, #168]
  402064:	lsr	w2, w21, #20
  402068:	asr	x1, x1, #20
  40206c:	bl	401920 <warnx@plt>
  402070:	str	x21, [sp, #168]
  402074:	b	401dcc <ferror@plt+0x40c>
  402078:	ldr	x1, [x19]
  40207c:	ldr	x0, [sp, #120]
  402080:	bl	401960 <printf@plt>
  402084:	b	401fa4 <ferror@plt+0x5e4>
  402088:	lsl	w0, w0, #1
  40208c:	mov	w1, w0
  402090:	mov	x0, x24
  402094:	str	w1, [sp, #108]
  402098:	sbfiz	x1, x1, #3, #32
  40209c:	str	x1, [sp, #112]
  4020a0:	bl	4017a0 <realloc@plt>
  4020a4:	mov	x24, x0
  4020a8:	ldr	x1, [sp, #112]
  4020ac:	cbnz	x0, 401fb8 <ferror@plt+0x5f8>
  4020b0:	mov	x2, x1
  4020b4:	mov	w0, #0x8                   	// #8
  4020b8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4020bc:	add	x1, x1, #0x308
  4020c0:	bl	4019a0 <err@plt>
  4020c4:	ldr	w21, [sp, #144]
  4020c8:	b	401fd8 <ferror@plt+0x618>
  4020cc:	mov	x0, x24
  4020d0:	bl	401890 <free@plt>
  4020d4:	ldr	w0, [x20, #44]
  4020d8:	cbnz	w0, 402440 <ferror@plt+0xa80>
  4020dc:	ldr	x0, [sp, #136]
  4020e0:	mov	w2, w28
  4020e4:	mov	x1, x22
  4020e8:	bl	4032a0 <ferror@plt+0x18e0>
  4020ec:	mov	w0, w0
  4020f0:	ldr	w1, [x20, #28]
  4020f4:	sub	x0, x0, #0x1
  4020f8:	ldr	w2, [x20, #44]
  4020fc:	sub	w21, w1, #0x1
  402100:	orr	x21, x21, x0
  402104:	add	x21, x21, #0x1
  402108:	cbnz	w2, 402420 <ferror@plt+0xa60>
  40210c:	ldr	w23, [x20, #80]
  402110:	adrp	x3, 406000 <ferror@plt+0x4640>
  402114:	ldr	w1, [x20, #40]
  402118:	add	x3, x3, #0x650
  40211c:	ldr	w0, [x20, #64]
  402120:	mov	w2, #0x3d45                	// #15685
  402124:	cmp	w1, #0x0
  402128:	mov	w4, #0x3                   	// #3
  40212c:	movk	w2, #0x28cd, lsl #16
  402130:	mov	w1, #0x103                 	// #259
  402134:	csel	w1, w1, w4, ne  // ne = any
  402138:	cmp	w0, #0x0
  40213c:	str	w2, [x22, w23, sxtw]
  402140:	orr	w2, w1, #0x400
  402144:	csel	w1, w2, w1, gt
  402148:	add	x19, x22, w23, sxtw
  40214c:	ldp	x2, x3, [x3]
  402150:	add	w0, w0, w23
  402154:	stp	w21, w1, [x19, #4]
  402158:	add	w23, w0, #0x4c
  40215c:	stp	x2, x3, [x19, #16]
  402160:	mov	x0, #0x0                   	// #0
  402164:	mov	w2, #0x0                   	// #0
  402168:	mov	x1, #0x0                   	// #0
  40216c:	add	x25, x19, #0x30
  402170:	bl	4016a0 <crc32@plt>
  402174:	str	w0, [x19, #32]
  402178:	adrp	x0, 418000 <ferror@plt+0x16640>
  40217c:	stp	xzr, xzr, [x19, #48]
  402180:	ldr	x0, [x0, #528]
  402184:	str	w0, [x19, #44]
  402188:	ldr	x0, [x20, #32]
  40218c:	str	w0, [x19, #40]
  402190:	ldr	x24, [x20, #72]
  402194:	ldr	w0, [x20, #52]
  402198:	str	w0, [x19, #36]
  40219c:	cbz	x24, 402460 <ferror@plt+0xaa0>
  4021a0:	mov	x0, x24
  4021a4:	bl	401610 <strlen@plt>
  4021a8:	add	x2, x0, #0x1
  4021ac:	mov	x3, #0x10                  	// #16
  4021b0:	cmp	x2, #0x10
  4021b4:	mov	x1, x24
  4021b8:	mov	x0, x25
  4021bc:	csel	x2, x2, x3, ls  // ls = plast
  4021c0:	bl	4015d0 <memcpy@plt>
  4021c4:	ldr	x2, [sp, #136]
  4021c8:	lsr	w23, w23, #2
  4021cc:	mov	x1, x19
  4021d0:	ldr	w0, [x2, #20]
  4021d4:	ldp	w5, w4, [x2, #8]
  4021d8:	ldr	w3, [x2, #16]
  4021dc:	strb	w0, [x19, #71]
  4021e0:	strh	w5, [x19, #64]
  4021e4:	ldp	w2, w0, [x19, #68]
  4021e8:	strh	w3, [x19, #66]
  4021ec:	bfi	w0, w23, #6, #26
  4021f0:	bfxil	w2, w4, #0, #24
  4021f4:	stp	w2, w0, [x19, #68]
  4021f8:	adrp	x0, 418000 <ferror@plt+0x16640>
  4021fc:	ldr	w0, [x0, #592]
  402200:	bl	403778 <ferror@plt+0x1db8>
  402204:	adrp	x0, 418000 <ferror@plt+0x16640>
  402208:	add	x2, x19, #0x40
  40220c:	mov	x1, x2
  402210:	ldr	w0, [x0, #592]
  402214:	bl	4037d0 <ferror@plt+0x1e10>
  402218:	ldr	w0, [x20, #44]
  40221c:	cbnz	w0, 402400 <ferror@plt+0xa40>
  402220:	ldr	w0, [sp, #128]
  402224:	ldr	w1, [x20, #80]
  402228:	sub	w2, w21, w1
  40222c:	add	x1, x22, w1, sxtw
  402230:	bl	4016a0 <crc32@plt>
  402234:	mov	x19, x0
  402238:	adrp	x0, 418000 <ferror@plt+0x16640>
  40223c:	ldrsw	x23, [x20, #80]
  402240:	mov	w1, w19
  402244:	ldr	w0, [x0, #592]
  402248:	add	x23, x22, x23
  40224c:	bl	403768 <ferror@plt+0x1da8>
  402250:	str	w0, [x23, #32]
  402254:	ldr	w1, [x20, #44]
  402258:	cbnz	w1, 4023e0 <ferror@plt+0xa20>
  40225c:	ldr	x0, [sp, #168]
  402260:	cmp	x0, x21
  402264:	b.lt	402550 <ferror@plt+0xb90>  // b.tstop
  402268:	ldr	w0, [sp, #148]
  40226c:	mov	x1, x22
  402270:	mov	x2, x21
  402274:	bl	4017f0 <write@plt>
  402278:	mov	x19, x0
  40227c:	cmp	x21, x0
  402280:	b.ne	402528 <ferror@plt+0xb68>  // b.any
  402284:	ldr	w21, [sp, #148]
  402288:	mov	w0, w21
  40228c:	bl	4016e0 <fsync@plt>
  402290:	mov	w19, w0
  402294:	mov	w0, w21
  402298:	bl	4017d0 <close@plt>
  40229c:	orr	w19, w19, w0
  4022a0:	cbnz	w19, 4024dc <ferror@plt+0xb1c>
  4022a4:	ldr	w0, [x20, #4]
  4022a8:	cbnz	w0, 4023c0 <ferror@plt+0xa00>
  4022ac:	ldr	w0, [x20, #8]
  4022b0:	cbnz	w0, 4023a4 <ferror@plt+0x9e4>
  4022b4:	ldr	w0, [x20, #20]
  4022b8:	cbnz	w0, 402384 <ferror@plt+0x9c4>
  4022bc:	ldr	w0, [x20, #12]
  4022c0:	cbnz	w0, 402364 <ferror@plt+0x9a4>
  4022c4:	ldr	w0, [x20, #16]
  4022c8:	cbnz	w0, 402344 <ferror@plt+0x984>
  4022cc:	ldr	w0, [x20, #24]
  4022d0:	cbnz	w0, 402324 <ferror@plt+0x964>
  4022d4:	ldr	w0, [x20, #48]
  4022d8:	cbz	w0, 402304 <ferror@plt+0x944>
  4022dc:	ldp	w0, w1, [x20, #4]
  4022e0:	ldp	w2, w3, [x20, #20]
  4022e4:	orr	w0, w0, w1
  4022e8:	ldr	w4, [x20, #12]
  4022ec:	ldr	w1, [x20, #16]
  4022f0:	orr	w2, w2, w4
  4022f4:	orr	w0, w0, w2
  4022f8:	orr	w1, w1, w3
  4022fc:	orr	w0, w0, w1
  402300:	cbnz	w0, 402520 <ferror@plt+0xb60>
  402304:	mov	w0, #0x0                   	// #0
  402308:	ldp	x19, x20, [sp, #16]
  40230c:	ldp	x21, x22, [sp, #32]
  402310:	ldp	x23, x24, [sp, #48]
  402314:	ldp	x25, x26, [sp, #64]
  402318:	ldp	x27, x28, [sp, #80]
  40231c:	ldp	x29, x30, [sp], #304
  402320:	ret
  402324:	mov	w2, #0x5                   	// #5
  402328:	adrp	x1, 406000 <ferror@plt+0x4640>
  40232c:	mov	x0, #0x0                   	// #0
  402330:	add	x1, x1, #0x848
  402334:	bl	401930 <dcgettext@plt>
  402338:	mov	w1, #0x1a                  	// #26
  40233c:	bl	401920 <warnx@plt>
  402340:	b	4022d4 <ferror@plt+0x914>
  402344:	mov	w2, #0x5                   	// #5
  402348:	adrp	x1, 406000 <ferror@plt+0x4640>
  40234c:	mov	x0, #0x0                   	// #0
  402350:	add	x1, x1, #0x800
  402354:	bl	401930 <dcgettext@plt>
  402358:	mov	w1, #0x8                   	// #8
  40235c:	bl	401920 <warnx@plt>
  402360:	b	4022cc <ferror@plt+0x90c>
  402364:	mov	w2, #0x5                   	// #5
  402368:	adrp	x1, 406000 <ferror@plt+0x4640>
  40236c:	mov	x0, #0x0                   	// #0
  402370:	add	x1, x1, #0x7b8
  402374:	bl	401930 <dcgettext@plt>
  402378:	mov	w1, #0x10                  	// #16
  40237c:	bl	401920 <warnx@plt>
  402380:	b	4022c4 <ferror@plt+0x904>
  402384:	mov	w2, #0x5                   	// #5
  402388:	adrp	x1, 406000 <ferror@plt+0x4640>
  40238c:	mov	x0, #0x0                   	// #0
  402390:	add	x1, x1, #0x780
  402394:	bl	401930 <dcgettext@plt>
  402398:	mov	x1, #0x10                  	// #16
  40239c:	bl	401920 <warnx@plt>
  4023a0:	b	4022bc <ferror@plt+0x8fc>
  4023a4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4023a8:	add	x1, x1, #0x750
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	mov	x0, #0x0                   	// #0
  4023b4:	bl	401930 <dcgettext@plt>
  4023b8:	bl	401920 <warnx@plt>
  4023bc:	b	4022b4 <ferror@plt+0x8f4>
  4023c0:	mov	w2, #0x5                   	// #5
  4023c4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4023c8:	mov	x0, #0x0                   	// #0
  4023cc:	add	x1, x1, #0x720
  4023d0:	bl	401930 <dcgettext@plt>
  4023d4:	mov	w1, #0xff                  	// #255
  4023d8:	bl	401920 <warnx@plt>
  4023dc:	b	4022ac <ferror@plt+0x8ec>
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4023e8:	mov	x0, #0x0                   	// #0
  4023ec:	add	x1, x1, #0x690
  4023f0:	bl	401930 <dcgettext@plt>
  4023f4:	mov	w1, w19
  4023f8:	bl	401960 <printf@plt>
  4023fc:	b	40225c <ferror@plt+0x89c>
  402400:	mov	w2, #0x5                   	// #5
  402404:	adrp	x1, 406000 <ferror@plt+0x4640>
  402408:	mov	x0, #0x0                   	// #0
  40240c:	add	x1, x1, #0x678
  402410:	bl	401930 <dcgettext@plt>
  402414:	mov	x1, #0x4c                  	// #76
  402418:	bl	401960 <printf@plt>
  40241c:	b	402220 <ferror@plt+0x860>
  402420:	mov	w2, #0x5                   	// #5
  402424:	adrp	x1, 406000 <ferror@plt+0x4640>
  402428:	mov	x0, #0x0                   	// #0
  40242c:	add	x1, x1, #0x630
  402430:	bl	401930 <dcgettext@plt>
  402434:	asr	x1, x21, #10
  402438:	bl	401960 <printf@plt>
  40243c:	b	40210c <ferror@plt+0x74c>
  402440:	mov	w2, #0x5                   	// #5
  402444:	adrp	x1, 406000 <ferror@plt+0x4640>
  402448:	mov	x0, #0x0                   	// #0
  40244c:	add	x1, x1, #0x610
  402450:	bl	401930 <dcgettext@plt>
  402454:	mov	w1, w28
  402458:	bl	401960 <printf@plt>
  40245c:	b	4020dc <ferror@plt+0x71c>
  402460:	adrp	x0, 406000 <ferror@plt+0x4640>
  402464:	add	x0, x0, #0x668
  402468:	ldr	x1, [x0]
  40246c:	str	x1, [x19, #48]
  402470:	ldur	w0, [x0, #7]
  402474:	stur	w0, [x25, #7]
  402478:	b	4021c4 <ferror@plt+0x804>
  40247c:	mov	x2, x21
  402480:	b	401eac <ferror@plt+0x4ec>
  402484:	mov	w2, #0x5                   	// #5
  402488:	adrp	x1, 406000 <ferror@plt+0x4640>
  40248c:	mov	x0, #0x0                   	// #0
  402490:	add	x1, x1, #0x5d8
  402494:	bl	401930 <dcgettext@plt>
  402498:	mov	x1, x19
  40249c:	bl	401960 <printf@plt>
  4024a0:	b	401e18 <ferror@plt+0x458>
  4024a4:	adrp	x0, 418000 <ferror@plt+0x16640>
  4024a8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4024ac:	add	x1, x1, #0x4f8
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	ldr	x19, [x0, #544]
  4024b8:	mov	x0, #0x0                   	// #0
  4024bc:	bl	401930 <dcgettext@plt>
  4024c0:	mov	x1, x0
  4024c4:	adrp	x2, 418000 <ferror@plt+0x16640>
  4024c8:	mov	x0, x19
  4024cc:	ldr	x2, [x2, #576]
  4024d0:	bl	401990 <fprintf@plt>
  4024d4:	mov	w0, #0x10                  	// #16
  4024d8:	bl	401630 <exit@plt>
  4024dc:	mov	w2, #0x5                   	// #5
  4024e0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4024e4:	mov	x0, #0x0                   	// #0
  4024e8:	add	x1, x1, #0x710
  4024ec:	bl	401930 <dcgettext@plt>
  4024f0:	mov	x1, x0
  4024f4:	mov	w0, #0x8                   	// #8
  4024f8:	bl	4019a0 <err@plt>
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	adrp	x1, 406000 <ferror@plt+0x4640>
  402504:	mov	x0, #0x0                   	// #0
  402508:	add	x1, x1, #0x348
  40250c:	bl	401930 <dcgettext@plt>
  402510:	mov	x1, x0
  402514:	mov	x2, x25
  402518:	mov	w0, #0x10                  	// #16
  40251c:	bl	4019a0 <err@plt>
  402520:	mov	w0, #0x8                   	// #8
  402524:	bl	401630 <exit@plt>
  402528:	mov	w2, #0x5                   	// #5
  40252c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402530:	mov	x0, #0x0                   	// #0
  402534:	add	x1, x1, #0x6e8
  402538:	bl	401930 <dcgettext@plt>
  40253c:	mov	x1, x0
  402540:	mov	x3, x21
  402544:	mov	x2, x19
  402548:	mov	w0, #0x8                   	// #8
  40254c:	bl	401940 <errx@plt>
  402550:	mov	w2, #0x5                   	// #5
  402554:	adrp	x1, 406000 <ferror@plt+0x4640>
  402558:	mov	x0, #0x0                   	// #0
  40255c:	add	x1, x1, #0x6a0
  402560:	bl	401930 <dcgettext@plt>
  402564:	mov	x1, x0
  402568:	ldr	x2, [sp, #168]
  40256c:	mov	x3, x21
  402570:	mov	w0, #0x8                   	// #8
  402574:	bl	401940 <errx@plt>
  402578:	adrp	x1, 406000 <ferror@plt+0x4640>
  40257c:	add	x1, x1, #0x5e8
  402580:	mov	w2, #0x5                   	// #5
  402584:	mov	x0, #0x0                   	// #0
  402588:	bl	401930 <dcgettext@plt>
  40258c:	mov	x2, x24
  402590:	mov	x1, x0
  402594:	mov	w0, #0x8                   	// #8
  402598:	bl	4019a0 <err@plt>
  40259c:	adrp	x1, 406000 <ferror@plt+0x4640>
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	add	x1, x1, #0x390
  4025a8:	b	402584 <ferror@plt+0xbc4>
  4025ac:	adrp	x1, 406000 <ferror@plt+0x4640>
  4025b0:	mov	x2, #0x200                 	// #512
  4025b4:	add	x1, x1, #0x308
  4025b8:	mov	w0, #0x8                   	// #8
  4025bc:	bl	4019a0 <err@plt>
  4025c0:	mov	w2, #0x5                   	// #5
  4025c4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4025c8:	mov	x0, #0x0                   	// #0
  4025cc:	add	x1, x1, #0x5c8
  4025d0:	bl	401930 <dcgettext@plt>
  4025d4:	mov	x1, x0
  4025d8:	mov	w0, #0x8                   	// #8
  4025dc:	bl	4019a0 <err@plt>
  4025e0:	mov	w2, #0x5                   	// #5
  4025e4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4025e8:	mov	x0, #0x0                   	// #0
  4025ec:	add	x1, x1, #0x390
  4025f0:	bl	401930 <dcgettext@plt>
  4025f4:	mov	x1, x0
  4025f8:	mov	x2, x21
  4025fc:	mov	w0, #0x10                  	// #16
  402600:	bl	4019a0 <err@plt>
  402604:	mov	w2, #0x5                   	// #5
  402608:	adrp	x1, 406000 <ferror@plt+0x4640>
  40260c:	mov	x0, #0x0                   	// #0
  402610:	add	x1, x1, #0x348
  402614:	bl	401930 <dcgettext@plt>
  402618:	mov	x1, x0
  40261c:	mov	x2, x19
  402620:	mov	w0, #0x10                  	// #16
  402624:	bl	4019a0 <err@plt>
  402628:	adrp	x1, 406000 <ferror@plt+0x4640>
  40262c:	add	x1, x1, #0x538
  402630:	mov	w2, #0x5                   	// #5
  402634:	mov	x0, #0x0                   	// #0
  402638:	bl	401930 <dcgettext@plt>
  40263c:	bl	401920 <warnx@plt>
  402640:	adrp	x0, 418000 <ferror@plt+0x16640>
  402644:	adrp	x1, 406000 <ferror@plt+0x4640>
  402648:	mov	w2, #0x5                   	// #5
  40264c:	add	x1, x1, #0x4f8
  402650:	ldr	x19, [x0, #544]
  402654:	b	4024b8 <ferror@plt+0xaf8>
  402658:	mov	x29, #0x0                   	// #0
  40265c:	mov	x30, #0x0                   	// #0
  402660:	mov	x5, x0
  402664:	ldr	x1, [sp]
  402668:	add	x2, sp, #0x8
  40266c:	mov	x6, sp
  402670:	movz	x0, #0x0, lsl #48
  402674:	movk	x0, #0x0, lsl #32
  402678:	movk	x0, #0x40, lsl #16
  40267c:	movk	x0, #0x19d0
  402680:	movz	x3, #0x0, lsl #48
  402684:	movk	x3, #0x0, lsl #32
  402688:	movk	x3, #0x40, lsl #16
  40268c:	movk	x3, #0x5e68
  402690:	movz	x4, #0x0, lsl #48
  402694:	movk	x4, #0x0, lsl #32
  402698:	movk	x4, #0x40, lsl #16
  40269c:	movk	x4, #0x5ee8
  4026a0:	bl	401740 <__libc_start_main@plt>
  4026a4:	bl	401800 <abort@plt>
  4026a8:	adrp	x0, 417000 <ferror@plt+0x15640>
  4026ac:	ldr	x0, [x0, #4064]
  4026b0:	cbz	x0, 4026b8 <ferror@plt+0xcf8>
  4026b4:	b	4017e0 <__gmon_start__@plt>
  4026b8:	ret
  4026bc:	nop
  4026c0:	adrp	x0, 418000 <ferror@plt+0x16640>
  4026c4:	add	x0, x0, #0x220
  4026c8:	adrp	x1, 418000 <ferror@plt+0x16640>
  4026cc:	add	x1, x1, #0x220
  4026d0:	cmp	x1, x0
  4026d4:	b.eq	4026ec <ferror@plt+0xd2c>  // b.none
  4026d8:	adrp	x1, 405000 <ferror@plt+0x3640>
  4026dc:	ldr	x1, [x1, #3864]
  4026e0:	cbz	x1, 4026ec <ferror@plt+0xd2c>
  4026e4:	mov	x16, x1
  4026e8:	br	x16
  4026ec:	ret
  4026f0:	adrp	x0, 418000 <ferror@plt+0x16640>
  4026f4:	add	x0, x0, #0x220
  4026f8:	adrp	x1, 418000 <ferror@plt+0x16640>
  4026fc:	add	x1, x1, #0x220
  402700:	sub	x1, x1, x0
  402704:	lsr	x2, x1, #63
  402708:	add	x1, x2, x1, asr #3
  40270c:	cmp	xzr, x1, asr #1
  402710:	asr	x1, x1, #1
  402714:	b.eq	40272c <ferror@plt+0xd6c>  // b.none
  402718:	adrp	x2, 405000 <ferror@plt+0x3640>
  40271c:	ldr	x2, [x2, #3872]
  402720:	cbz	x2, 40272c <ferror@plt+0xd6c>
  402724:	mov	x16, x2
  402728:	br	x16
  40272c:	ret
  402730:	stp	x29, x30, [sp, #-32]!
  402734:	mov	x29, sp
  402738:	str	x19, [sp, #16]
  40273c:	adrp	x19, 418000 <ferror@plt+0x16640>
  402740:	ldrb	w0, [x19, #584]
  402744:	cbnz	w0, 402754 <ferror@plt+0xd94>
  402748:	bl	4026c0 <ferror@plt+0xd00>
  40274c:	mov	w0, #0x1                   	// #1
  402750:	strb	w0, [x19, #584]
  402754:	ldr	x19, [sp, #16]
  402758:	ldp	x29, x30, [sp], #32
  40275c:	ret
  402760:	b	4026f0 <ferror@plt+0xd30>
  402764:	nop
  402768:	ldr	x0, [x0]
  40276c:	ldr	x1, [x1]
  402770:	add	x0, x0, #0x13
  402774:	add	x1, x1, #0x13
  402778:	b	401840 <strcmp@plt>
  40277c:	nop
  402780:	stp	x29, x30, [sp, #-32]!
  402784:	mov	w2, #0x5                   	// #5
  402788:	adrp	x1, 405000 <ferror@plt+0x3640>
  40278c:	mov	x29, sp
  402790:	str	x19, [sp, #16]
  402794:	adrp	x19, 418000 <ferror@plt+0x16640>
  402798:	add	x1, x1, #0xf28
  40279c:	mov	x0, #0x0                   	// #0
  4027a0:	bl	401930 <dcgettext@plt>
  4027a4:	ldr	x1, [x19, #568]
  4027a8:	bl	401620 <fputs@plt>
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	adrp	x1, 405000 <ferror@plt+0x3640>
  4027b4:	mov	x0, #0x0                   	// #0
  4027b8:	add	x1, x1, #0xf38
  4027bc:	bl	401930 <dcgettext@plt>
  4027c0:	adrp	x1, 418000 <ferror@plt+0x16640>
  4027c4:	ldr	x1, [x1, #576]
  4027c8:	bl	401960 <printf@plt>
  4027cc:	ldr	x1, [x19, #568]
  4027d0:	mov	w0, #0xa                   	// #10
  4027d4:	bl	401690 <fputc@plt>
  4027d8:	adrp	x1, 405000 <ferror@plt+0x3640>
  4027dc:	add	x1, x1, #0xf98
  4027e0:	mov	w2, #0x5                   	// #5
  4027e4:	mov	x0, #0x0                   	// #0
  4027e8:	bl	401930 <dcgettext@plt>
  4027ec:	bl	401810 <puts@plt>
  4027f0:	mov	w2, #0x5                   	// #5
  4027f4:	adrp	x1, 405000 <ferror@plt+0x3640>
  4027f8:	mov	x0, #0x0                   	// #0
  4027fc:	add	x1, x1, #0xfc0
  402800:	bl	401930 <dcgettext@plt>
  402804:	ldr	x1, [x19, #568]
  402808:	bl	401620 <fputs@plt>
  40280c:	adrp	x1, 405000 <ferror@plt+0x3640>
  402810:	add	x1, x1, #0xfd0
  402814:	mov	w2, #0x5                   	// #5
  402818:	mov	x0, #0x0                   	// #0
  40281c:	bl	401930 <dcgettext@plt>
  402820:	bl	401810 <puts@plt>
  402824:	adrp	x1, 405000 <ferror@plt+0x3640>
  402828:	add	x1, x1, #0xff0
  40282c:	mov	w2, #0x5                   	// #5
  402830:	mov	x0, #0x0                   	// #0
  402834:	bl	401930 <dcgettext@plt>
  402838:	bl	401810 <puts@plt>
  40283c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402840:	add	x1, x1, #0x30
  402844:	mov	w2, #0x5                   	// #5
  402848:	mov	x0, #0x0                   	// #0
  40284c:	bl	401930 <dcgettext@plt>
  402850:	bl	401810 <puts@plt>
  402854:	adrp	x1, 406000 <ferror@plt+0x4640>
  402858:	add	x1, x1, #0x70
  40285c:	mov	w2, #0x5                   	// #5
  402860:	mov	x0, #0x0                   	// #0
  402864:	bl	401930 <dcgettext@plt>
  402868:	bl	401810 <puts@plt>
  40286c:	mov	w2, #0x5                   	// #5
  402870:	adrp	x1, 406000 <ferror@plt+0x4640>
  402874:	mov	x0, #0x0                   	// #0
  402878:	add	x1, x1, #0xa8
  40287c:	bl	401930 <dcgettext@plt>
  402880:	adrp	x4, 406000 <ferror@plt+0x4640>
  402884:	add	x4, x4, #0xe8
  402888:	mov	x3, x4
  40288c:	adrp	x2, 406000 <ferror@plt+0x4640>
  402890:	adrp	x1, 406000 <ferror@plt+0x4640>
  402894:	add	x2, x2, #0xf0
  402898:	add	x1, x1, #0xf8
  40289c:	bl	401960 <printf@plt>
  4028a0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4028a4:	add	x1, x1, #0x100
  4028a8:	mov	w2, #0x5                   	// #5
  4028ac:	mov	x0, #0x0                   	// #0
  4028b0:	bl	401930 <dcgettext@plt>
  4028b4:	bl	401810 <puts@plt>
  4028b8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4028bc:	add	x1, x1, #0x138
  4028c0:	mov	w2, #0x5                   	// #5
  4028c4:	mov	x0, #0x0                   	// #0
  4028c8:	bl	401930 <dcgettext@plt>
  4028cc:	bl	401810 <puts@plt>
  4028d0:	mov	w2, #0x5                   	// #5
  4028d4:	adrp	x1, 406000 <ferror@plt+0x4640>
  4028d8:	mov	x0, #0x0                   	// #0
  4028dc:	add	x1, x1, #0x168
  4028e0:	bl	401930 <dcgettext@plt>
  4028e4:	mov	w1, #0x200                 	// #512
  4028e8:	bl	401960 <printf@plt>
  4028ec:	adrp	x1, 406000 <ferror@plt+0x4640>
  4028f0:	add	x1, x1, #0x198
  4028f4:	mov	w2, #0x5                   	// #5
  4028f8:	mov	x0, #0x0                   	// #0
  4028fc:	bl	401930 <dcgettext@plt>
  402900:	bl	401810 <puts@plt>
  402904:	adrp	x1, 406000 <ferror@plt+0x4640>
  402908:	add	x1, x1, #0x1d8
  40290c:	mov	w2, #0x5                   	// #5
  402910:	mov	x0, #0x0                   	// #0
  402914:	bl	401930 <dcgettext@plt>
  402918:	bl	401810 <puts@plt>
  40291c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402920:	add	x1, x1, #0x200
  402924:	mov	w2, #0x5                   	// #5
  402928:	mov	x0, #0x0                   	// #0
  40292c:	bl	401930 <dcgettext@plt>
  402930:	bl	401810 <puts@plt>
  402934:	adrp	x1, 406000 <ferror@plt+0x4640>
  402938:	add	x1, x1, #0x238
  40293c:	mov	w2, #0x5                   	// #5
  402940:	mov	x0, #0x0                   	// #0
  402944:	bl	401930 <dcgettext@plt>
  402948:	bl	401810 <puts@plt>
  40294c:	ldr	x1, [x19, #568]
  402950:	mov	w0, #0xa                   	// #10
  402954:	bl	401690 <fputc@plt>
  402958:	mov	w2, #0x5                   	// #5
  40295c:	adrp	x1, 406000 <ferror@plt+0x4640>
  402960:	mov	x0, #0x0                   	// #0
  402964:	add	x1, x1, #0x258
  402968:	bl	401930 <dcgettext@plt>
  40296c:	mov	x19, x0
  402970:	mov	w2, #0x5                   	// #5
  402974:	adrp	x1, 406000 <ferror@plt+0x4640>
  402978:	mov	x0, #0x0                   	// #0
  40297c:	add	x1, x1, #0x270
  402980:	bl	401930 <dcgettext@plt>
  402984:	mov	x4, x0
  402988:	adrp	x3, 406000 <ferror@plt+0x4640>
  40298c:	add	x3, x3, #0x280
  402990:	mov	x2, x19
  402994:	adrp	x1, 406000 <ferror@plt+0x4640>
  402998:	adrp	x0, 406000 <ferror@plt+0x4640>
  40299c:	add	x1, x1, #0x290
  4029a0:	add	x0, x0, #0x2a0
  4029a4:	bl	401960 <printf@plt>
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	adrp	x1, 406000 <ferror@plt+0x4640>
  4029b0:	mov	x0, #0x0                   	// #0
  4029b4:	add	x1, x1, #0x2b8
  4029b8:	bl	401930 <dcgettext@plt>
  4029bc:	adrp	x1, 406000 <ferror@plt+0x4640>
  4029c0:	add	x1, x1, #0x2d8
  4029c4:	bl	401960 <printf@plt>
  4029c8:	mov	w0, #0x0                   	// #0
  4029cc:	bl	401630 <exit@plt>
  4029d0:	stp	x29, x30, [sp, #-48]!
  4029d4:	mov	x29, sp
  4029d8:	str	x21, [sp, #32]
  4029dc:	adrp	x21, 418000 <ferror@plt+0x16640>
  4029e0:	stp	x19, x20, [sp, #16]
  4029e4:	add	x19, x1, w0, uxtw
  4029e8:	ldr	w0, [x21, #592]
  4029ec:	mov	x20, x2
  4029f0:	mov	x1, x19
  4029f4:	mov	x2, x19
  4029f8:	bl	4037c0 <ferror@plt+0x1e00>
  4029fc:	mov	x0, #0xfffffff             	// #268435455
  402a00:	cmp	x20, x0
  402a04:	b.hi	402a34 <ferror@plt+0x1074>  // b.pmore
  402a08:	ldr	w3, [x19, #8]
  402a0c:	lsr	x20, x20, #2
  402a10:	ldr	w0, [x21, #592]
  402a14:	mov	x2, x19
  402a18:	ldr	x21, [sp, #32]
  402a1c:	bfi	w3, w20, #6, #26
  402a20:	str	w3, [x19, #8]
  402a24:	mov	x1, x19
  402a28:	ldp	x19, x20, [sp, #16]
  402a2c:	ldp	x29, x30, [sp], #48
  402a30:	b	4037d0 <ferror@plt+0x1e10>
  402a34:	mov	w2, #0x5                   	// #5
  402a38:	adrp	x1, 406000 <ferror@plt+0x4640>
  402a3c:	mov	x0, #0x0                   	// #0
  402a40:	add	x1, x1, #0x2e8
  402a44:	bl	401930 <dcgettext@plt>
  402a48:	mov	x1, x0
  402a4c:	mov	w0, #0x8                   	// #8
  402a50:	bl	401940 <errx@plt>
  402a54:	nop
  402a58:	stp	x29, x30, [sp, #-272]!
  402a5c:	mov	x29, sp
  402a60:	stp	x19, x20, [sp, #16]
  402a64:	mov	x20, x1
  402a68:	stp	x21, x22, [sp, #32]
  402a6c:	stp	x23, x24, [sp, #48]
  402a70:	stp	x25, x26, [sp, #64]
  402a74:	mov	x25, x3
  402a78:	stp	x27, x28, [sp, #80]
  402a7c:	mov	x27, x2
  402a80:	str	x0, [sp, #104]
  402a84:	mov	x0, x1
  402a88:	bl	401610 <strlen@plt>
  402a8c:	add	x21, x0, #0x101
  402a90:	mov	x19, x0
  402a94:	mov	x0, x21
  402a98:	bl	4016f0 <malloc@plt>
  402a9c:	cbz	x0, 402e10 <ferror@plt+0x1450>
  402aa0:	mov	x22, x0
  402aa4:	mov	x2, x19
  402aa8:	mov	x1, x20
  402aac:	bl	4015d0 <memcpy@plt>
  402ab0:	mov	w4, #0x2f                  	// #47
  402ab4:	add	x24, x22, x19
  402ab8:	strb	w4, [x22, x19]
  402abc:	add	x1, sp, #0x88
  402ac0:	mov	x0, x20
  402ac4:	adrp	x3, 402000 <ferror@plt+0x640>
  402ac8:	mov	x2, #0x0                   	// #0
  402acc:	add	x3, x3, #0x768
  402ad0:	add	x24, x24, #0x1
  402ad4:	bl	4018a0 <scandir@plt>
  402ad8:	cmp	w0, #0x0
  402adc:	b.lt	402dec <ferror@plt+0x142c>  // b.tstop
  402ae0:	mov	w28, #0x0                   	// #0
  402ae4:	ldr	x1, [sp, #136]
  402ae8:	b.eq	402bb8 <ferror@plt+0x11f8>  // b.none
  402aec:	sub	w21, w0, #0x1
  402af0:	adrp	x26, 418000 <ferror@plt+0x16640>
  402af4:	add	x21, x21, #0x1
  402af8:	add	x26, x26, #0x250
  402afc:	adrp	x0, 406000 <ferror@plt+0x4640>
  402b00:	mov	x23, #0x0                   	// #0
  402b04:	lsl	x21, x21, #3
  402b08:	add	x0, x0, #0x348
  402b0c:	mov	w28, #0x0                   	// #0
  402b10:	str	x0, [sp, #96]
  402b14:	ldr	x20, [x1, x23]
  402b18:	ldrsb	w0, [x20, #19]
  402b1c:	cmp	w0, #0x2e
  402b20:	b.eq	402b98 <ferror@plt+0x11d8>  // b.none
  402b24:	add	x20, x20, #0x13
  402b28:	mov	x0, x20
  402b2c:	bl	401610 <strlen@plt>
  402b30:	mov	x19, x0
  402b34:	add	x2, x0, #0x1
  402b38:	cmp	x0, #0xff
  402b3c:	b.ls	402b50 <ferror@plt+0x1190>  // b.plast
  402b40:	mov	w0, #0x1                   	// #1
  402b44:	mov	x2, #0x100                 	// #256
  402b48:	mov	x19, #0xff                  	// #255
  402b4c:	str	w0, [x26, #4]
  402b50:	mov	x1, x20
  402b54:	mov	x0, x24
  402b58:	bl	4015d0 <memcpy@plt>
  402b5c:	add	x2, sp, #0x90
  402b60:	mov	x1, x22
  402b64:	mov	w0, #0x0                   	// #0
  402b68:	bl	401910 <__lxstat@plt>
  402b6c:	tbnz	w0, #31, 402cd0 <ferror@plt+0x1310>
  402b70:	mov	x1, #0x60                  	// #96
  402b74:	mov	x0, #0x1                   	// #1
  402b78:	bl	401790 <calloc@plt>
  402b7c:	mov	x4, x0
  402b80:	cbnz	x0, 402bf0 <ferror@plt+0x1230>
  402b84:	adrp	x1, 406000 <ferror@plt+0x4640>
  402b88:	mov	x2, #0x60                  	// #96
  402b8c:	add	x1, x1, #0x308
  402b90:	mov	w0, #0x8                   	// #8
  402b94:	bl	4019a0 <err@plt>
  402b98:	ldrsb	w0, [x20, #20]
  402b9c:	cbz	w0, 402bac <ferror@plt+0x11ec>
  402ba0:	ldrsh	w0, [x20, #20]
  402ba4:	cmp	w0, #0x2e
  402ba8:	b.ne	402b24 <ferror@plt+0x1164>  // b.any
  402bac:	add	x23, x23, #0x8
  402bb0:	cmp	x21, x23
  402bb4:	b.ne	402b14 <ferror@plt+0x1154>  // b.any
  402bb8:	mov	x0, x22
  402bbc:	str	x1, [sp, #96]
  402bc0:	bl	401890 <free@plt>
  402bc4:	ldr	x1, [sp, #96]
  402bc8:	mov	x0, x1
  402bcc:	bl	401890 <free@plt>
  402bd0:	mov	w0, w28
  402bd4:	ldp	x19, x20, [sp, #16]
  402bd8:	ldp	x21, x22, [sp, #32]
  402bdc:	ldp	x23, x24, [sp, #48]
  402be0:	ldp	x25, x26, [sp, #64]
  402be4:	ldp	x27, x28, [sp, #80]
  402be8:	ldp	x29, x30, [sp], #272
  402bec:	ret
  402bf0:	mov	x0, x20
  402bf4:	mov	x1, x19
  402bf8:	str	x4, [sp, #112]
  402bfc:	bl	4018c0 <strndup@plt>
  402c00:	ldr	x4, [sp, #112]
  402c04:	cbz	x0, 402e24 <ferror@plt+0x1464>
  402c08:	ldr	w2, [sp, #168]
  402c0c:	mov	w3, #0xffff                	// #65535
  402c10:	ldr	w1, [sp, #160]
  402c14:	ldr	x20, [sp, #192]
  402c18:	str	x0, [x4]
  402c1c:	stp	w1, w20, [x4, #8]
  402c20:	cmp	w2, w3
  402c24:	str	w2, [x4, #16]
  402c28:	mov	w3, w20
  402c2c:	b.ls	402c38 <ferror@plt+0x1278>  // b.plast
  402c30:	mov	w0, #0x1                   	// #1
  402c34:	str	w0, [x26, #12]
  402c38:	ldr	w0, [sp, #172]
  402c3c:	str	w0, [x4, #20]
  402c40:	cmp	w0, #0xff
  402c44:	b.ls	402c50 <ferror@plt+0x1290>  // b.plast
  402c48:	mov	w0, #0x1                   	// #1
  402c4c:	str	w0, [x26, #16]
  402c50:	add	w19, w19, #0x3
  402c54:	and	w1, w1, #0xf000
  402c58:	ldr	x2, [x25]
  402c5c:	and	w19, w19, #0xfffffffc
  402c60:	add	w19, w19, #0xc
  402c64:	cmp	w1, #0x4, lsl #12
  402c68:	add	x2, x2, w19, uxtw
  402c6c:	str	x2, [x25]
  402c70:	b.eq	402d0c <ferror@plt+0x134c>  // b.none
  402c74:	cmp	w1, #0x8, lsl #12
  402c78:	b.eq	402d78 <ferror@plt+0x13b8>  // b.none
  402c7c:	cmp	w1, #0xa, lsl #12
  402c80:	b.eq	402dbc <ferror@plt+0x13fc>  // b.none
  402c84:	cmp	w1, #0x1, lsl #12
  402c88:	mov	w0, #0xc000                	// #49152
  402c8c:	ccmp	w1, w0, #0x4, ne  // ne = any
  402c90:	b.eq	402d04 <ferror@plt+0x1344>  // b.none
  402c94:	ldr	x0, [sp, #176]
  402c98:	str	w0, [x4, #12]
  402c9c:	tst	w0, #0xff000000
  402ca0:	b.eq	402cb0 <ferror@plt+0x12f0>  // b.none
  402ca4:	mov	w0, #0x1                   	// #1
  402ca8:	str	w0, [x26, #24]
  402cac:	nop
  402cb0:	str	x4, [x27]
  402cb4:	add	x23, x23, #0x8
  402cb8:	add	w28, w28, w19
  402cbc:	add	x27, x4, #0x58
  402cc0:	cmp	x21, x23
  402cc4:	ldr	x1, [sp, #136]
  402cc8:	b.ne	402b14 <ferror@plt+0x1154>  // b.any
  402ccc:	b	402bb8 <ferror@plt+0x11f8>
  402cd0:	ldr	x1, [sp, #96]
  402cd4:	mov	w2, #0x5                   	// #5
  402cd8:	mov	x0, #0x0                   	// #0
  402cdc:	add	x23, x23, #0x8
  402ce0:	bl	401930 <dcgettext@plt>
  402ce4:	mov	x1, x24
  402ce8:	bl	401850 <warn@plt>
  402cec:	mov	w0, #0x1                   	// #1
  402cf0:	str	w0, [x26, #8]
  402cf4:	cmp	x21, x23
  402cf8:	ldr	x1, [sp, #136]
  402cfc:	b.ne	402b14 <ferror@plt+0x1154>  // b.any
  402d00:	b	402bb8 <ferror@plt+0x11f8>
  402d04:	str	wzr, [x4, #12]
  402d08:	b	402cb0 <ferror@plt+0x12f0>
  402d0c:	ldr	x0, [sp, #104]
  402d10:	mov	x3, x25
  402d14:	add	x2, x4, #0x50
  402d18:	mov	x1, x22
  402d1c:	str	x4, [sp, #112]
  402d20:	bl	402a58 <ferror@plt+0x1098>
  402d24:	mov	w3, w0
  402d28:	ldr	x4, [sp, #112]
  402d2c:	mov	w0, #0xd000                	// #53248
  402d30:	ldr	w1, [sp, #160]
  402d34:	str	w3, [x4, #12]
  402d38:	and	w1, w1, w0
  402d3c:	cmp	w1, #0x8, lsl #12
  402d40:	b.ne	402cb0 <ferror@plt+0x12f0>  // b.any
  402d44:	sub	w20, w3, #0x1
  402d48:	cbz	w3, 402cb0 <ferror@plt+0x12f0>
  402d4c:	ldr	w0, [x26, #28]
  402d50:	add	w3, w3, #0x3
  402d54:	ldr	x2, [x25]
  402d58:	udiv	w20, w20, w0
  402d5c:	add	w0, w20, #0x1
  402d60:	lsl	w1, w0, #4
  402d64:	sub	w0, w1, w0
  402d68:	add	w0, w3, w0, lsl #1
  402d6c:	add	x0, x2, x0
  402d70:	str	x0, [x25]
  402d74:	b	402cb0 <ferror@plt+0x12f0>
  402d78:	mov	x0, x22
  402d7c:	str	w3, [sp, #112]
  402d80:	str	x4, [sp, #120]
  402d84:	bl	4017c0 <strdup@plt>
  402d88:	cbz	x0, 402e24 <ferror@plt+0x1464>
  402d8c:	ldr	x4, [sp, #120]
  402d90:	ldr	w3, [sp, #112]
  402d94:	str	x0, [x4, #48]
  402d98:	mov	w0, #0xffffff              	// #16777215
  402d9c:	cmp	w20, w0
  402da0:	b.ls	402de4 <ferror@plt+0x1424>  // b.plast
  402da4:	mov	w1, #0x1                   	// #1
  402da8:	mov	w3, w0
  402dac:	mov	w20, #0xfffffe              	// #16777214
  402db0:	str	w0, [x4, #12]
  402db4:	str	w1, [x26, #20]
  402db8:	b	402d4c <ferror@plt+0x138c>
  402dbc:	mov	x0, x22
  402dc0:	str	w3, [sp, #112]
  402dc4:	str	x4, [sp, #120]
  402dc8:	bl	4017c0 <strdup@plt>
  402dcc:	cbz	x0, 402e24 <ferror@plt+0x1464>
  402dd0:	ldr	x4, [sp, #120]
  402dd4:	sub	w20, w20, #0x1
  402dd8:	ldr	w3, [sp, #112]
  402ddc:	str	x0, [x4, #48]
  402de0:	b	402d48 <ferror@plt+0x1388>
  402de4:	sub	w20, w20, #0x1
  402de8:	b	402d48 <ferror@plt+0x1388>
  402dec:	mov	w2, #0x5                   	// #5
  402df0:	adrp	x1, 406000 <ferror@plt+0x4640>
  402df4:	mov	x0, #0x0                   	// #0
  402df8:	add	x1, x1, #0x328
  402dfc:	bl	401930 <dcgettext@plt>
  402e00:	mov	x1, x0
  402e04:	mov	x2, x20
  402e08:	mov	w0, #0x8                   	// #8
  402e0c:	bl	4019a0 <err@plt>
  402e10:	adrp	x1, 406000 <ferror@plt+0x4640>
  402e14:	mov	x2, x21
  402e18:	add	x1, x1, #0x308
  402e1c:	mov	w0, #0x8                   	// #8
  402e20:	bl	4019a0 <err@plt>
  402e24:	adrp	x1, 406000 <ferror@plt+0x4640>
  402e28:	mov	w0, #0x8                   	// #8
  402e2c:	add	x1, x1, #0x360
  402e30:	bl	4019a0 <err@plt>
  402e34:	nop
  402e38:	stp	x29, x30, [sp, #-48]!
  402e3c:	mov	x29, sp
  402e40:	stp	x19, x20, [sp, #16]
  402e44:	mov	w19, w1
  402e48:	cbz	w19, 402f50 <ferror@plt+0x1590>
  402e4c:	stp	x21, x22, [sp, #32]
  402e50:	and	w2, w2, #0xf000
  402e54:	mov	x22, x0
  402e58:	cmp	w2, #0xa, lsl #12
  402e5c:	b.eq	402eb4 <ferror@plt+0x14f4>  // b.none
  402e60:	mov	w1, #0x0                   	// #0
  402e64:	bl	401700 <open@plt>
  402e68:	mov	w21, w0
  402e6c:	tbnz	w0, #31, 402f04 <ferror@plt+0x1544>
  402e70:	mov	w4, w0
  402e74:	mov	w1, w19
  402e78:	mov	x5, #0x0                   	// #0
  402e7c:	mov	w3, #0x2                   	// #2
  402e80:	mov	w2, #0x1                   	// #1
  402e84:	mov	x0, #0x0                   	// #0
  402e88:	bl	401870 <mmap@plt>
  402e8c:	mov	x20, x0
  402e90:	mov	w0, w21
  402e94:	bl	4017d0 <close@plt>
  402e98:	cmn	x20, #0x1
  402e9c:	b.eq	402f64 <ferror@plt+0x15a4>  // b.none
  402ea0:	mov	x0, x20
  402ea4:	ldp	x19, x20, [sp, #16]
  402ea8:	ldp	x21, x22, [sp, #32]
  402eac:	ldp	x29, x30, [sp], #48
  402eb0:	ret
  402eb4:	mov	x0, x19
  402eb8:	bl	4016f0 <malloc@plt>
  402ebc:	mov	x2, x19
  402ec0:	mov	x20, x0
  402ec4:	cbz	x0, 402f74 <ferror@plt+0x15b4>
  402ec8:	mov	x1, x0
  402ecc:	mov	x0, x22
  402ed0:	bl	401670 <readlink@plt>
  402ed4:	tbz	x0, #63, 402ea0 <ferror@plt+0x14e0>
  402ed8:	mov	w2, #0x5                   	// #5
  402edc:	adrp	x1, 406000 <ferror@plt+0x4640>
  402ee0:	mov	x0, #0x0                   	// #0
  402ee4:	add	x1, x1, #0x378
  402ee8:	bl	401930 <dcgettext@plt>
  402eec:	mov	x1, x22
  402ef0:	bl	401850 <warn@plt>
  402ef4:	adrp	x0, 418000 <ferror@plt+0x16640>
  402ef8:	mov	w1, #0x1                   	// #1
  402efc:	str	w1, [x0, #600]
  402f00:	b	402f30 <ferror@plt+0x1570>
  402f04:	mov	w2, #0x5                   	// #5
  402f08:	adrp	x1, 406000 <ferror@plt+0x4640>
  402f0c:	mov	x0, #0x0                   	// #0
  402f10:	add	x1, x1, #0x390
  402f14:	bl	401930 <dcgettext@plt>
  402f18:	mov	x20, #0x0                   	// #0
  402f1c:	mov	x1, x22
  402f20:	bl	401850 <warn@plt>
  402f24:	adrp	x0, 418000 <ferror@plt+0x16640>
  402f28:	mov	w1, #0x1                   	// #1
  402f2c:	str	w1, [x0, #600]
  402f30:	mov	x0, x20
  402f34:	mov	x20, #0x0                   	// #0
  402f38:	bl	401890 <free@plt>
  402f3c:	mov	x0, x20
  402f40:	ldp	x19, x20, [sp, #16]
  402f44:	ldp	x21, x22, [sp, #32]
  402f48:	ldp	x29, x30, [sp], #48
  402f4c:	ret
  402f50:	mov	x20, #0x0                   	// #0
  402f54:	mov	x0, x20
  402f58:	ldp	x19, x20, [sp, #16]
  402f5c:	ldp	x29, x30, [sp], #48
  402f60:	ret
  402f64:	adrp	x1, 406000 <ferror@plt+0x4640>
  402f68:	mov	w0, #0x8                   	// #8
  402f6c:	add	x1, x1, #0x3a0
  402f70:	bl	4019a0 <err@plt>
  402f74:	adrp	x1, 406000 <ferror@plt+0x4640>
  402f78:	mov	w0, #0x8                   	// #8
  402f7c:	add	x1, x1, #0x308
  402f80:	bl	4019a0 <err@plt>
  402f84:	nop
  402f88:	stp	x29, x30, [sp, #-128]!
  402f8c:	mov	x29, sp
  402f90:	ldp	w2, w1, [x0, #8]
  402f94:	stp	x19, x20, [sp, #16]
  402f98:	mov	x19, x0
  402f9c:	ldr	x0, [x0, #48]
  402fa0:	bl	402e38 <ferror@plt+0x1478>
  402fa4:	cbz	x0, 403004 <ferror@plt+0x1644>
  402fa8:	mov	x20, x0
  402fac:	add	x0, sp, #0x28
  402fb0:	bl	4037e8 <ferror@plt+0x1e28>
  402fb4:	ldr	w2, [x19, #12]
  402fb8:	add	x0, sp, #0x28
  402fbc:	mov	x1, x20
  402fc0:	bl	404208 <ferror@plt+0x2848>
  402fc4:	add	x0, x19, #0x18
  402fc8:	add	x1, sp, #0x28
  402fcc:	bl	404328 <ferror@plt+0x2968>
  402fd0:	ldr	w0, [x19, #8]
  402fd4:	and	w0, w0, #0xf000
  402fd8:	cmp	w0, #0xa, lsl #12
  402fdc:	b.eq	40301c <ferror@plt+0x165c>  // b.none
  402fe0:	ldr	w1, [x19, #12]
  402fe4:	mov	x0, x20
  402fe8:	bl	4018f0 <munmap@plt>
  402fec:	ldrb	w0, [x19, #40]
  402ff0:	orr	w0, w0, #0x1
  402ff4:	strb	w0, [x19, #40]
  402ff8:	ldp	x19, x20, [sp, #16]
  402ffc:	ldp	x29, x30, [sp], #128
  403000:	ret
  403004:	ldrb	w0, [x19, #40]
  403008:	orr	w0, w0, #0x2
  40300c:	strb	w0, [x19, #40]
  403010:	ldp	x19, x20, [sp, #16]
  403014:	ldp	x29, x30, [sp], #128
  403018:	ret
  40301c:	mov	x0, x20
  403020:	bl	401890 <free@plt>
  403024:	b	402fec <ferror@plt+0x162c>
  403028:	cmp	x0, x1
  40302c:	b.eq	40310c <ferror@plt+0x174c>  // b.none
  403030:	stp	x29, x30, [sp, #-80]!
  403034:	mov	x29, sp
  403038:	stp	x19, x20, [sp, #16]
  40303c:	mov	x19, x0
  403040:	cbz	x0, 4030fc <ferror@plt+0x173c>
  403044:	mov	x20, x2
  403048:	ldr	w2, [x0, #12]
  40304c:	stp	x21, x22, [sp, #32]
  403050:	mov	x21, x1
  403054:	ldr	w1, [x1, #12]
  403058:	cmp	w2, w1
  40305c:	b.ne	403098 <ferror@plt+0x16d8>  // b.any
  403060:	ldr	x1, [x0, #48]
  403064:	cbz	x1, 403098 <ferror@plt+0x16d8>
  403068:	ldrb	w1, [x0, #40]
  40306c:	cbz	w1, 4030f4 <ferror@plt+0x1734>
  403070:	ldrb	w0, [x21, #40]
  403074:	cbz	w0, 4030e8 <ferror@plt+0x1728>
  403078:	ldrb	w0, [x19, #40]
  40307c:	tbz	w0, #0, 403098 <ferror@plt+0x16d8>
  403080:	ldrb	w0, [x21, #40]
  403084:	tbz	w0, #0, 403098 <ferror@plt+0x16d8>
  403088:	ldr	x1, [x19, #24]
  40308c:	ldr	x0, [x21, #24]
  403090:	cmp	x1, x0
  403094:	b.eq	403114 <ferror@plt+0x1754>  // b.none
  403098:	ldr	x0, [x19, #80]
  40309c:	mov	x2, x20
  4030a0:	mov	x1, x21
  4030a4:	bl	403028 <ferror@plt+0x1668>
  4030a8:	cbz	w0, 4030c0 <ferror@plt+0x1700>
  4030ac:	ldp	x21, x22, [sp, #32]
  4030b0:	mov	w0, #0x1                   	// #1
  4030b4:	ldp	x19, x20, [sp, #16]
  4030b8:	ldp	x29, x30, [sp], #80
  4030bc:	ret
  4030c0:	ldr	x0, [x19, #88]
  4030c4:	mov	x2, x20
  4030c8:	mov	x1, x21
  4030cc:	bl	403028 <ferror@plt+0x1668>
  4030d0:	cmp	w0, #0x0
  4030d4:	cset	w0, ne  // ne = any
  4030d8:	ldp	x19, x20, [sp, #16]
  4030dc:	ldp	x21, x22, [sp, #32]
  4030e0:	ldp	x29, x30, [sp], #80
  4030e4:	ret
  4030e8:	mov	x0, x21
  4030ec:	bl	402f88 <ferror@plt+0x15c8>
  4030f0:	b	403078 <ferror@plt+0x16b8>
  4030f4:	bl	402f88 <ferror@plt+0x15c8>
  4030f8:	b	403070 <ferror@plt+0x16b0>
  4030fc:	mov	w0, #0x0                   	// #0
  403100:	ldp	x19, x20, [sp, #16]
  403104:	ldp	x29, x30, [sp], #80
  403108:	ret
  40310c:	mov	w0, #0x1                   	// #1
  403110:	ret
  403114:	ldr	x1, [x19, #32]
  403118:	ldr	x0, [x21, #32]
  40311c:	cmp	x1, x0
  403120:	b.ne	403098 <ferror@plt+0x16d8>  // b.any
  403124:	ldp	w2, w1, [x19, #8]
  403128:	stp	x23, x24, [sp, #48]
  40312c:	ldr	x0, [x19, #48]
  403130:	str	x25, [sp, #64]
  403134:	bl	402e38 <ferror@plt+0x1478>
  403138:	mov	x23, x0
  40313c:	cbz	x0, 4031d0 <ferror@plt+0x1810>
  403140:	ldp	w2, w1, [x21, #8]
  403144:	ldr	x0, [x21, #48]
  403148:	bl	402e38 <ferror@plt+0x1478>
  40314c:	mov	x22, x0
  403150:	cbz	x0, 4031f4 <ferror@plt+0x1834>
  403154:	ldr	w25, [x19, #12]
  403158:	mov	x1, x0
  40315c:	mov	x0, x23
  403160:	mov	x2, x25
  403164:	bl	401820 <memcmp@plt>
  403168:	ldr	w1, [x19, #8]
  40316c:	mov	w24, w0
  403170:	and	w1, w1, #0xf000
  403174:	cmp	w1, #0xa, lsl #12
  403178:	b.eq	4031e8 <ferror@plt+0x1828>  // b.none
  40317c:	mov	x1, x25
  403180:	mov	x0, x23
  403184:	bl	4018f0 <munmap@plt>
  403188:	ldr	w0, [x21, #8]
  40318c:	and	w0, w0, #0xf000
  403190:	cmp	w0, #0xa, lsl #12
  403194:	b.eq	4031dc <ferror@plt+0x181c>  // b.none
  403198:	ldr	w1, [x21, #12]
  40319c:	mov	x0, x22
  4031a0:	bl	4018f0 <munmap@plt>
  4031a4:	cbnz	w24, 4031d0 <ferror@plt+0x1810>
  4031a8:	ldr	x1, [x20]
  4031ac:	mov	w0, #0x1                   	// #1
  4031b0:	ldr	w2, [x21, #12]
  4031b4:	ldp	x23, x24, [sp, #48]
  4031b8:	sub	x1, x1, x2
  4031bc:	ldr	x25, [sp, #64]
  4031c0:	str	x19, [x21, #64]
  4031c4:	ldp	x21, x22, [sp, #32]
  4031c8:	str	x1, [x20]
  4031cc:	b	4030b4 <ferror@plt+0x16f4>
  4031d0:	ldp	x23, x24, [sp, #48]
  4031d4:	ldr	x25, [sp, #64]
  4031d8:	b	403098 <ferror@plt+0x16d8>
  4031dc:	mov	x0, x22
  4031e0:	bl	401890 <free@plt>
  4031e4:	b	4031a4 <ferror@plt+0x17e4>
  4031e8:	mov	x0, x23
  4031ec:	bl	401890 <free@plt>
  4031f0:	b	403188 <ferror@plt+0x17c8>
  4031f4:	ldr	w0, [x19, #8]
  4031f8:	and	w0, w0, #0xf000
  4031fc:	cmp	w0, #0xa, lsl #12
  403200:	b.eq	40321c <ferror@plt+0x185c>  // b.none
  403204:	ldr	w1, [x19, #12]
  403208:	mov	x0, x23
  40320c:	bl	4018f0 <munmap@plt>
  403210:	ldp	x23, x24, [sp, #48]
  403214:	ldr	x25, [sp, #64]
  403218:	b	403098 <ferror@plt+0x16d8>
  40321c:	mov	x0, x23
  403220:	bl	401890 <free@plt>
  403224:	ldp	x23, x24, [sp, #48]
  403228:	ldr	x25, [sp, #64]
  40322c:	b	403098 <ferror@plt+0x16d8>
  403230:	cbz	x1, 403298 <ferror@plt+0x18d8>
  403234:	stp	x29, x30, [sp, #-48]!
  403238:	mov	x29, sp
  40323c:	stp	x19, x20, [sp, #16]
  403240:	mov	x19, x1
  403244:	mov	x20, x2
  403248:	str	x21, [sp, #32]
  40324c:	mov	x21, x0
  403250:	ldr	w0, [x19, #12]
  403254:	cbz	w0, 403270 <ferror@plt+0x18b0>
  403258:	ldr	x3, [x19, #48]
  40325c:	mov	x1, x19
  403260:	mov	x2, x20
  403264:	mov	x0, x21
  403268:	cbz	x3, 403270 <ferror@plt+0x18b0>
  40326c:	bl	403028 <ferror@plt+0x1668>
  403270:	ldr	x1, [x19, #80]
  403274:	mov	x2, x20
  403278:	mov	x0, x21
  40327c:	bl	403230 <ferror@plt+0x1870>
  403280:	ldr	x19, [x19, #88]
  403284:	cbnz	x19, 403250 <ferror@plt+0x1890>
  403288:	ldp	x19, x20, [sp, #16]
  40328c:	ldr	x21, [sp, #32]
  403290:	ldp	x29, x30, [sp], #48
  403294:	ret
  403298:	ret
  40329c:	nop
  4032a0:	stp	x29, x30, [sp, #-144]!
  4032a4:	mov	x29, sp
  4032a8:	stp	x19, x20, [sp, #16]
  4032ac:	mov	w19, w2
  4032b0:	cbz	x0, 403308 <ferror@plt+0x1948>
  4032b4:	adrp	x6, 418000 <ferror@plt+0x16640>
  4032b8:	stp	x21, x22, [sp, #32]
  4032bc:	mov	x21, x1
  4032c0:	stp	x27, x28, [sp, #80]
  4032c4:	mov	x27, x0
  4032c8:	add	x28, x6, #0x250
  4032cc:	ldr	x0, [x27, #48]
  4032d0:	cbz	x0, 4034a4 <ferror@plt+0x1ae4>
  4032d4:	ldr	x0, [x27, #64]
  4032d8:	cbz	x0, 403318 <ferror@plt+0x1958>
  4032dc:	ldr	w2, [x0, #72]
  4032e0:	mov	x1, x21
  4032e4:	ldr	w0, [x27, #76]
  4032e8:	bl	4029d0 <ferror@plt+0x1010>
  4032ec:	ldr	x0, [x27, #64]
  4032f0:	ldr	w0, [x0, #72]
  4032f4:	str	w0, [x27, #72]
  4032f8:	ldr	x27, [x27, #88]
  4032fc:	cbnz	x27, 4032cc <ferror@plt+0x190c>
  403300:	ldp	x21, x22, [sp, #32]
  403304:	ldp	x27, x28, [sp, #80]
  403308:	mov	w0, w19
  40330c:	ldp	x19, x20, [sp, #16]
  403310:	ldp	x29, x30, [sp], #144
  403314:	ret
  403318:	ldr	w0, [x27, #12]
  40331c:	cbz	w0, 4032f8 <ferror@plt+0x1938>
  403320:	ldr	w0, [x27, #76]
  403324:	mov	w20, w19
  403328:	mov	x2, x20
  40332c:	mov	x1, x21
  403330:	stp	x23, x24, [sp, #48]
  403334:	str	x20, [sp, #112]
  403338:	bl	4029d0 <ferror@plt+0x1010>
  40333c:	ldr	x3, [x27]
  403340:	str	w19, [x27, #72]
  403344:	ldr	x0, [x27, #48]
  403348:	str	x3, [sp, #120]
  40334c:	ldp	w1, w23, [x27, #8]
  403350:	str	w1, [sp, #100]
  403354:	mov	w2, w1
  403358:	mov	w1, w23
  40335c:	bl	402e38 <ferror@plt+0x1478>
  403360:	mov	x22, x0
  403364:	cbz	x0, 403560 <ferror@plt+0x1ba0>
  403368:	ldr	w3, [x28, #28]
  40336c:	sub	w0, w23, #0x1
  403370:	ldr	x1, [x28, #32]
  403374:	stp	x25, x26, [sp, #64]
  403378:	mov	w26, w23
  40337c:	udiv	w0, w0, w3
  403380:	cmp	w26, w3
  403384:	mov	w2, w23
  403388:	str	x2, [sp, #104]
  40338c:	csel	w2, w26, w3, ls  // ls = plast
  403390:	csel	w24, w26, w3, ls  // ls = plast
  403394:	mov	x25, x22
  403398:	sub	w26, w26, w2
  40339c:	add	w0, w0, #0x1
  4033a0:	add	x20, x20, w0, uxtw #2
  4033a4:	add	x0, x1, w0, uxtw
  4033a8:	str	x0, [x28, #32]
  4033ac:	lsl	w1, w3, #1
  4033b0:	ldr	w0, [x28, #40]
  4033b4:	str	x1, [sp, #136]
  4033b8:	cbz	w0, 403450 <ferror@plt+0x1a90>
  4033bc:	nop
  4033c0:	cbz	w2, 403410 <ferror@plt+0x1a50>
  4033c4:	ldrb	w0, [x25]
  4033c8:	cbnz	w0, 403450 <ferror@plt+0x1a90>
  4033cc:	cmp	w2, #0x1
  4033d0:	b.eq	403410 <ferror@plt+0x1a50>  // b.none
  4033d4:	ldrb	w0, [x25, #1]
  4033d8:	cbnz	w0, 403450 <ferror@plt+0x1a90>
  4033dc:	cmp	w2, #0x2
  4033e0:	b.eq	403410 <ferror@plt+0x1a50>  // b.none
  4033e4:	ldrb	w0, [x25, #2]
  4033e8:	cbnz	w0, 403450 <ferror@plt+0x1a90>
  4033ec:	cmp	w2, #0x3
  4033f0:	b.eq	403410 <ferror@plt+0x1a50>  // b.none
  4033f4:	ldrb	w0, [x25, #3]
  4033f8:	cbnz	w0, 403450 <ferror@plt+0x1a90>
  4033fc:	sub	w2, w2, #0x4
  403400:	add	x1, x25, #0x4
  403404:	mov	x0, x25
  403408:	bl	401820 <memcmp@plt>
  40340c:	cbnz	w0, 403450 <ferror@plt+0x1a90>
  403410:	add	x25, x25, x24
  403414:	ldr	w0, [x28]
  403418:	mov	w1, w20
  40341c:	bl	403768 <ferror@plt+0x1da8>
  403420:	str	w0, [x21, w19, uxtw]
  403424:	add	w19, w19, #0x4
  403428:	cbz	w26, 4034c0 <ferror@plt+0x1b00>
  40342c:	ldr	w3, [x28, #28]
  403430:	ldr	w0, [x28, #40]
  403434:	cmp	w26, w3
  403438:	lsl	w1, w3, #1
  40343c:	str	x1, [sp, #136]
  403440:	csel	w2, w26, w3, ls  // ls = plast
  403444:	csel	w24, w26, w3, ls  // ls = plast
  403448:	sub	w26, w26, w2
  40344c:	cbnz	w0, 4033c0 <ferror@plt+0x1a00>
  403450:	mov	x2, x25
  403454:	add	x1, sp, #0x88
  403458:	add	x0, x21, x20
  40345c:	mov	x3, x24
  403460:	bl	401650 <compress@plt>
  403464:	add	x25, x25, x24
  403468:	ldr	w0, [x28, #28]
  40346c:	ldr	x1, [sp, #136]
  403470:	lsl	w0, w0, #1
  403474:	cmp	x1, x0
  403478:	add	x20, x20, x1
  40347c:	b.ls	403414 <ferror@plt+0x1a54>  // b.plast
  403480:	mov	w2, #0x5                   	// #5
  403484:	adrp	x1, 406000 <ferror@plt+0x4640>
  403488:	mov	x0, #0x0                   	// #0
  40348c:	add	x1, x1, #0x3a8
  403490:	bl	401930 <dcgettext@plt>
  403494:	ldr	x1, [sp, #136]
  403498:	bl	401960 <printf@plt>
  40349c:	mov	w0, #0x8                   	// #8
  4034a0:	bl	401630 <exit@plt>
  4034a4:	ldr	x0, [x27, #80]
  4034a8:	cbz	x0, 4032f8 <ferror@plt+0x1938>
  4034ac:	mov	w2, w19
  4034b0:	mov	x1, x21
  4034b4:	bl	4032a0 <ferror@plt+0x18e0>
  4034b8:	mov	w19, w0
  4034bc:	b	4032f8 <ferror@plt+0x1938>
  4034c0:	ldr	w0, [sp, #100]
  4034c4:	and	w25, w0, #0xf000
  4034c8:	mov	x0, x22
  4034cc:	cmp	w25, #0xa, lsl #12
  4034d0:	b.eq	4034f8 <ferror@plt+0x1b38>  // b.none
  4034d4:	ldr	x1, [sp, #104]
  4034d8:	add	x19, x20, #0x3
  4034dc:	and	x19, x19, #0xfffffffffffffffc
  4034e0:	bl	4018f0 <munmap@plt>
  4034e4:	ldr	w0, [x28, #44]
  4034e8:	cbnz	w0, 40350c <ferror@plt+0x1b4c>
  4034ec:	ldp	x23, x24, [sp, #48]
  4034f0:	ldp	x25, x26, [sp, #64]
  4034f4:	b	4032f8 <ferror@plt+0x1938>
  4034f8:	bl	401890 <free@plt>
  4034fc:	add	x19, x20, #0x3
  403500:	ldr	w0, [x28, #44]
  403504:	and	x19, x19, #0xfffffffffffffffc
  403508:	cbz	w0, 4034ec <ferror@plt+0x1b2c>
  40350c:	ldp	x1, x0, [sp, #104]
  403510:	mov	w2, #0x5                   	// #5
  403514:	add	x20, x0, x1
  403518:	adrp	x0, 406000 <ferror@plt+0x4640>
  40351c:	sub	x20, x19, x20
  403520:	add	x1, x0, #0x3e0
  403524:	mov	x0, #0x0                   	// #0
  403528:	bl	401930 <dcgettext@plt>
  40352c:	add	x3, x20, x20, lsl #1
  403530:	mov	x1, x20
  403534:	ucvtf	d0, w23
  403538:	add	x20, x20, x3, lsl #3
  40353c:	fmov	d1, x20
  403540:	ldr	x2, [sp, #120]
  403544:	shl	d1, d1, #2
  403548:	scvtf	d1, d1
  40354c:	fdiv	d0, d1, d0
  403550:	bl	401960 <printf@plt>
  403554:	ldp	x23, x24, [sp, #48]
  403558:	ldp	x25, x26, [sp, #64]
  40355c:	b	4032f8 <ferror@plt+0x1938>
  403560:	ldp	x23, x24, [sp, #48]
  403564:	b	4032f8 <ferror@plt+0x1938>
  403568:	stp	x29, x30, [sp, #-32]!
  40356c:	adrp	x0, 418000 <ferror@plt+0x16640>
  403570:	mov	x29, sp
  403574:	stp	x19, x20, [sp, #16]
  403578:	ldr	x20, [x0, #568]
  40357c:	bl	401970 <__errno_location@plt>
  403580:	mov	x19, x0
  403584:	mov	x0, x20
  403588:	str	wzr, [x19]
  40358c:	bl	4019c0 <ferror@plt>
  403590:	cbz	w0, 403630 <ferror@plt+0x1c70>
  403594:	ldr	w0, [x19]
  403598:	cmp	w0, #0x9
  40359c:	b.ne	4035e0 <ferror@plt+0x1c20>  // b.any
  4035a0:	adrp	x0, 418000 <ferror@plt+0x16640>
  4035a4:	ldr	x20, [x0, #544]
  4035a8:	str	wzr, [x19]
  4035ac:	mov	x0, x20
  4035b0:	bl	4019c0 <ferror@plt>
  4035b4:	cbnz	w0, 4035c8 <ferror@plt+0x1c08>
  4035b8:	mov	x0, x20
  4035bc:	bl	401900 <fflush@plt>
  4035c0:	cbz	w0, 403610 <ferror@plt+0x1c50>
  4035c4:	nop
  4035c8:	ldr	w0, [x19]
  4035cc:	cmp	w0, #0x9
  4035d0:	b.ne	403608 <ferror@plt+0x1c48>  // b.any
  4035d4:	ldp	x19, x20, [sp, #16]
  4035d8:	ldp	x29, x30, [sp], #32
  4035dc:	ret
  4035e0:	cmp	w0, #0x20
  4035e4:	b.eq	4035a0 <ferror@plt+0x1be0>  // b.none
  4035e8:	adrp	x1, 406000 <ferror@plt+0x4640>
  4035ec:	mov	w2, #0x5                   	// #5
  4035f0:	add	x1, x1, #0x400
  4035f4:	cbz	w0, 40365c <ferror@plt+0x1c9c>
  4035f8:	mov	x0, #0x0                   	// #0
  4035fc:	bl	401930 <dcgettext@plt>
  403600:	bl	401850 <warn@plt>
  403604:	nop
  403608:	mov	w0, #0x8                   	// #8
  40360c:	bl	4015f0 <_exit@plt>
  403610:	mov	x0, x20
  403614:	bl	4016d0 <fileno@plt>
  403618:	tbnz	w0, #31, 4035c8 <ferror@plt+0x1c08>
  40361c:	bl	401640 <dup@plt>
  403620:	tbnz	w0, #31, 4035c8 <ferror@plt+0x1c08>
  403624:	bl	4017d0 <close@plt>
  403628:	cbz	w0, 4035d4 <ferror@plt+0x1c14>
  40362c:	b	4035c8 <ferror@plt+0x1c08>
  403630:	mov	x0, x20
  403634:	bl	401900 <fflush@plt>
  403638:	cbnz	w0, 403594 <ferror@plt+0x1bd4>
  40363c:	mov	x0, x20
  403640:	bl	4016d0 <fileno@plt>
  403644:	tbnz	w0, #31, 403594 <ferror@plt+0x1bd4>
  403648:	bl	401640 <dup@plt>
  40364c:	tbnz	w0, #31, 403594 <ferror@plt+0x1bd4>
  403650:	bl	4017d0 <close@plt>
  403654:	cbz	w0, 4035a0 <ferror@plt+0x1be0>
  403658:	b	403594 <ferror@plt+0x1bd4>
  40365c:	mov	x0, #0x0                   	// #0
  403660:	bl	401930 <dcgettext@plt>
  403664:	bl	401920 <warnx@plt>
  403668:	b	403608 <ferror@plt+0x1c48>
  40366c:	nop
  403670:	cmp	w0, w1
  403674:	b.eq	403754 <ferror@plt+0x1d94>  // b.none
  403678:	sub	sp, sp, #0x10
  40367c:	ldrh	w5, [x2]
  403680:	ldrh	w4, [x2, #2]
  403684:	ldurh	w0, [x2, #5]
  403688:	rev16	w5, w5
  40368c:	ldrb	w6, [x2, #7]
  403690:	rev16	w4, w4
  403694:	ldrb	w7, [x2, #4]
  403698:	rev16	w0, w0
  40369c:	strh	w5, [sp]
  4036a0:	strh	w4, [sp, #2]
  4036a4:	strh	w0, [sp, #4]
  4036a8:	strb	w7, [sp, #6]
  4036ac:	strb	w6, [sp, #7]
  4036b0:	ldrb	w5, [x2, #11]
  4036b4:	ldrb	w6, [x2, #8]
  4036b8:	ldrb	w4, [x2, #10]
  4036bc:	ldrb	w0, [x2, #9]
  4036c0:	cbnz	w1, 40370c <ferror@plt+0x1d4c>
  4036c4:	lsl	w8, w5, #6
  4036c8:	lsl	w7, w6, #6
  4036cc:	lsl	w2, w0, #6
  4036d0:	lsl	w1, w4, #6
  4036d4:	orr	w0, w7, w0, lsr #2
  4036d8:	orr	w6, w8, w6, lsr #2
  4036dc:	orr	w4, w2, w4, lsr #2
  4036e0:	orr	w5, w1, w5, lsr #2
  4036e4:	strb	w6, [sp, #8]
  4036e8:	strb	w5, [sp, #9]
  4036ec:	strb	w4, [sp, #10]
  4036f0:	strb	w0, [sp, #11]
  4036f4:	ldr	x0, [sp]
  4036f8:	str	x0, [x3]
  4036fc:	ldr	w0, [sp, #8]
  403700:	str	w0, [x3, #8]
  403704:	add	sp, sp, #0x10
  403708:	ret
  40370c:	lsr	w8, w5, #6
  403710:	lsr	w7, w6, #6
  403714:	lsr	w2, w0, #6
  403718:	lsr	w1, w4, #6
  40371c:	orr	w0, w7, w0, lsl #2
  403720:	orr	w6, w8, w6, lsl #2
  403724:	orr	w4, w2, w4, lsl #2
  403728:	orr	w5, w1, w5, lsl #2
  40372c:	strb	w6, [sp, #8]
  403730:	strb	w5, [sp, #9]
  403734:	strb	w4, [sp, #10]
  403738:	strb	w0, [sp, #11]
  40373c:	ldr	x0, [sp]
  403740:	str	x0, [x3]
  403744:	ldr	w0, [sp, #8]
  403748:	str	w0, [x3, #8]
  40374c:	add	sp, sp, #0x10
  403750:	ret
  403754:	mov	x1, x2
  403758:	mov	x0, x3
  40375c:	mov	x2, #0xc                   	// #12
  403760:	b	4015e0 <memmove@plt>
  403764:	nop
  403768:	cmp	w0, #0x0
  40376c:	rev	w0, w1
  403770:	csel	w0, w0, w1, ne  // ne = any
  403774:	ret
  403778:	cbz	w0, 4037bc <ferror@plt+0x1dfc>
  40377c:	ldp	w8, w7, [x1]
  403780:	ldp	w6, w5, [x1, #8]
  403784:	rev	w8, w8
  403788:	ldp	w4, w3, [x1, #32]
  40378c:	rev	w7, w7
  403790:	ldp	w2, w0, [x1, #40]
  403794:	rev	w6, w6
  403798:	rev	w5, w5
  40379c:	rev	w4, w4
  4037a0:	rev	w3, w3
  4037a4:	rev	w2, w2
  4037a8:	rev	w0, w0
  4037ac:	stp	w8, w7, [x1]
  4037b0:	stp	w6, w5, [x1, #8]
  4037b4:	stp	w4, w3, [x1, #32]
  4037b8:	stp	w2, w0, [x1, #40]
  4037bc:	ret
  4037c0:	mov	x3, x2
  4037c4:	mov	x2, x1
  4037c8:	mov	w1, #0x0                   	// #0
  4037cc:	b	403670 <ferror@plt+0x1cb0>
  4037d0:	mov	x4, x1
  4037d4:	mov	x3, x2
  4037d8:	mov	w1, w0
  4037dc:	mov	x2, x4
  4037e0:	mov	w0, #0x0                   	// #0
  4037e4:	b	403670 <ferror@plt+0x1cb0>
  4037e8:	mov	x2, #0x2301                	// #8961
  4037ec:	mov	x1, #0xdcfe                	// #56574
  4037f0:	movk	x2, #0x6745, lsl #16
  4037f4:	movk	x1, #0x98ba, lsl #16
  4037f8:	movk	x2, #0xab89, lsl #32
  4037fc:	movk	x1, #0x5476, lsl #32
  403800:	movk	x2, #0xefcd, lsl #48
  403804:	movk	x1, #0x1032, lsl #48
  403808:	stp	x2, x1, [x0]
  40380c:	str	xzr, [x0, #16]
  403810:	ret
  403814:	nop
  403818:	stp	x29, x30, [sp, #-96]!
  40381c:	mov	w17, #0xb756                	// #46934
  403820:	movk	w17, #0xe8c7, lsl #16
  403824:	mov	x29, sp
  403828:	ldp	w12, w13, [x0, #8]
  40382c:	stp	x21, x22, [sp, #32]
  403830:	mov	w3, #0x70db                	// #28891
  403834:	ldp	w14, w11, [x0]
  403838:	eor	w6, w12, w13
  40383c:	stp	x27, x28, [sp, #80]
  403840:	movk	w3, #0x2420, lsl #16
  403844:	and	w6, w6, w11
  403848:	ldp	w27, w21, [x1]
  40384c:	eor	w6, w6, w13
  403850:	stp	x23, x24, [sp, #48]
  403854:	mov	w23, #0xa478                	// #42104
  403858:	add	w6, w6, w14
  40385c:	movk	w23, #0xd76a, lsl #16
  403860:	add	w23, w27, w23
  403864:	add	w23, w23, w6
  403868:	eor	w5, w11, w12
  40386c:	add	w17, w21, w17
  403870:	mov	w2, #0xceee                	// #52974
  403874:	ror	w23, w23, #25
  403878:	add	w23, w11, w23
  40387c:	movk	w2, #0xc1bd, lsl #16
  403880:	and	w5, w5, w23
  403884:	eor	w4, w11, w23
  403888:	eor	w5, w5, w12
  40388c:	stp	x25, x26, [sp, #64]
  403890:	add	w5, w5, w13
  403894:	add	w17, w17, w5
  403898:	mov	w9, #0xfaf                 	// #4015
  40389c:	ldp	w16, w22, [x1, #8]
  4038a0:	ror	w17, w17, #20
  4038a4:	add	w17, w23, w17
  4038a8:	movk	w9, #0xf57c, lsl #16
  4038ac:	and	w4, w4, w17
  4038b0:	add	w3, w16, w3
  4038b4:	eor	w4, w4, w11
  4038b8:	eor	w10, w23, w17
  4038bc:	add	w4, w4, w12
  4038c0:	add	w2, w22, w2
  4038c4:	add	w4, w3, w4
  4038c8:	mov	w8, #0xc62a                	// #50730
  4038cc:	ldp	w18, w24, [x1, #16]
  4038d0:	ror	w4, w4, #15
  4038d4:	add	w4, w17, w4
  4038d8:	movk	w8, #0x4787, lsl #16
  4038dc:	and	w10, w10, w4
  4038e0:	eor	w25, w17, w4
  4038e4:	eor	w10, w10, w23
  4038e8:	add	w9, w18, w9
  4038ec:	add	w10, w10, w11
  4038f0:	add	w8, w24, w8
  4038f4:	add	w10, w2, w10
  4038f8:	stp	x19, x20, [sp, #16]
  4038fc:	mov	w7, #0x4613                	// #17939
  403900:	ror	w10, w10, #10
  403904:	add	w10, w4, w10
  403908:	movk	w7, #0xa830, lsl #16
  40390c:	and	w25, w25, w10
  403910:	mov	w6, #0x9501                	// #38145
  403914:	eor	w25, w25, w17
  403918:	movk	w6, #0xfd46, lsl #16
  40391c:	add	w25, w25, w23
  403920:	eor	w23, w4, w10
  403924:	add	w9, w9, w25
  403928:	mov	w3, #0x98d8                	// #39128
  40392c:	ldp	w19, w26, [x1, #24]
  403930:	ror	w9, w9, #25
  403934:	add	w9, w10, w9
  403938:	movk	w3, #0x6980, lsl #16
  40393c:	and	w23, w23, w9
  403940:	add	w7, w19, w7
  403944:	eor	w23, w23, w4
  403948:	add	w6, w26, w6
  40394c:	add	w17, w23, w17
  403950:	eor	w23, w10, w9
  403954:	add	w8, w8, w17
  403958:	mov	w5, #0xf7af                	// #63407
  40395c:	ldp	w20, w15, [x1, #32]
  403960:	ror	w8, w8, #20
  403964:	add	w8, w9, w8
  403968:	movk	w5, #0x8b44, lsl #16
  40396c:	and	w23, w23, w8
  403970:	add	w3, w20, w3
  403974:	eor	w23, w23, w10
  403978:	add	w5, w15, w5
  40397c:	add	w4, w23, w4
  403980:	eor	w23, w9, w8
  403984:	add	w7, w7, w4
  403988:	mov	w25, #0xffff5bb1            	// #-42063
  40398c:	ldp	w2, w17, [x1, #40]
  403990:	ror	w7, w7, #15
  403994:	add	w7, w8, w7
  403998:	mov	w4, #0xd7be                	// #55230
  40399c:	and	w23, w23, w7
  4039a0:	add	w25, w2, w25
  4039a4:	eor	w23, w23, w9
  4039a8:	movk	w4, #0x895c, lsl #16
  4039ac:	add	w23, w23, w10
  4039b0:	eor	w10, w8, w7
  4039b4:	add	w6, w6, w23
  4039b8:	add	w4, w17, w4
  4039bc:	ldr	w23, [x1, #48]
  4039c0:	mov	w28, #0x438e                	// #17294
  4039c4:	ldr	w30, [x1, #52]
  4039c8:	ror	w6, w6, #10
  4039cc:	add	w6, w7, w6
  4039d0:	movk	w28, #0xa679, lsl #16
  4039d4:	and	w10, w10, w6
  4039d8:	eor	w10, w10, w8
  4039dc:	add	w9, w10, w9
  4039e0:	eor	w10, w7, w6
  4039e4:	add	w9, w3, w9
  4039e8:	mov	w3, #0x1122                	// #4386
  4039ec:	movk	w3, #0x6b90, lsl #16
  4039f0:	add	w3, w23, w3
  4039f4:	ror	w9, w9, #25
  4039f8:	add	w9, w6, w9
  4039fc:	and	w10, w10, w9
  403a00:	eor	w10, w10, w7
  403a04:	add	w10, w10, w8
  403a08:	eor	w8, w6, w9
  403a0c:	add	w5, w5, w10
  403a10:	mov	w10, #0x7193                	// #29075
  403a14:	movk	w10, #0xfd98, lsl #16
  403a18:	add	w10, w30, w10
  403a1c:	ror	w5, w5, #20
  403a20:	add	w5, w9, w5
  403a24:	and	w8, w8, w5
  403a28:	eor	w8, w8, w6
  403a2c:	add	w7, w8, w7
  403a30:	eor	w8, w9, w5
  403a34:	add	w7, w25, w7
  403a38:	ldp	w25, w1, [x1, #56]
  403a3c:	ror	w7, w7, #15
  403a40:	add	w7, w5, w7
  403a44:	and	w8, w8, w7
  403a48:	add	w28, w25, w28
  403a4c:	eor	w8, w8, w9
  403a50:	add	w8, w8, w6
  403a54:	eor	w6, w5, w7
  403a58:	add	w4, w4, w8
  403a5c:	mov	w8, #0x821                 	// #2081
  403a60:	movk	w8, #0x49b4, lsl #16
  403a64:	add	w8, w1, w8
  403a68:	ror	w4, w4, #10
  403a6c:	add	w4, w7, w4
  403a70:	and	w6, w6, w4
  403a74:	eor	w6, w6, w5
  403a78:	add	w9, w6, w9
  403a7c:	eor	w6, w7, w4
  403a80:	add	w3, w3, w9
  403a84:	ror	w3, w3, #25
  403a88:	add	w3, w4, w3
  403a8c:	and	w6, w6, w3
  403a90:	eor	w9, w4, w3
  403a94:	eor	w6, w6, w7
  403a98:	add	w5, w6, w5
  403a9c:	mov	w6, #0xb340                	// #45888
  403aa0:	add	w10, w10, w5
  403aa4:	movk	w6, #0xc040, lsl #16
  403aa8:	add	w6, w19, w6
  403aac:	ror	w10, w10, #20
  403ab0:	add	w10, w3, w10
  403ab4:	and	w9, w9, w10
  403ab8:	eor	w5, w3, w10
  403abc:	eor	w9, w9, w4
  403ac0:	add	w7, w9, w7
  403ac4:	add	w7, w28, w7
  403ac8:	mov	w28, #0x2562                	// #9570
  403acc:	movk	w28, #0xf61e, lsl #16
  403ad0:	add	w28, w21, w28
  403ad4:	ror	w9, w7, #15
  403ad8:	add	w9, w10, w9
  403adc:	and	w5, w5, w9
  403ae0:	eor	w5, w5, w3
  403ae4:	add	w4, w5, w4
  403ae8:	mov	w5, #0x5a51                	// #23121
  403aec:	add	w8, w8, w4
  403af0:	movk	w5, #0x265e, lsl #16
  403af4:	add	w5, w17, w5
  403af8:	mov	w4, #0xc7aa                	// #51114
  403afc:	movk	w4, #0xe9b6, lsl #16
  403b00:	ror	w8, w8, #10
  403b04:	add	w8, w9, w8
  403b08:	add	w4, w27, w4
  403b0c:	eor	w7, w9, w8
  403b10:	and	w7, w7, w10
  403b14:	eor	w7, w7, w9
  403b18:	add	w3, w7, w3
  403b1c:	add	w3, w28, w3
  403b20:	ror	w7, w3, #27
  403b24:	add	w7, w8, w7
  403b28:	eor	w3, w8, w7
  403b2c:	and	w3, w3, w9
  403b30:	eor	w3, w3, w8
  403b34:	add	w10, w3, w10
  403b38:	add	w6, w6, w10
  403b3c:	mov	w10, #0x1453                	// #5203
  403b40:	movk	w10, #0x244, lsl #16
  403b44:	add	w10, w2, w10
  403b48:	ror	w6, w6, #23
  403b4c:	add	w6, w7, w6
  403b50:	eor	w3, w7, w6
  403b54:	and	w3, w3, w8
  403b58:	eor	w3, w3, w7
  403b5c:	add	w9, w3, w9
  403b60:	mov	w3, #0x105d                	// #4189
  403b64:	add	w5, w5, w9
  403b68:	movk	w3, #0xd62f, lsl #16
  403b6c:	add	w3, w24, w3
  403b70:	ror	w5, w5, #18
  403b74:	add	w5, w6, w5
  403b78:	eor	w9, w6, w5
  403b7c:	and	w9, w9, w7
  403b80:	eor	w9, w9, w6
  403b84:	add	w8, w9, w8
  403b88:	mov	w9, #0xe681                	// #59009
  403b8c:	add	w4, w4, w8
  403b90:	movk	w9, #0xd8a1, lsl #16
  403b94:	add	w9, w1, w9
  403b98:	ror	w4, w4, #12
  403b9c:	add	w4, w5, w4
  403ba0:	eor	w8, w5, w4
  403ba4:	and	w8, w8, w6
  403ba8:	eor	w8, w8, w5
  403bac:	add	w7, w8, w7
  403bb0:	mov	w8, #0xfbc8                	// #64456
  403bb4:	add	w3, w3, w7
  403bb8:	movk	w8, #0xe7d3, lsl #16
  403bbc:	add	w8, w18, w8
  403bc0:	ror	w3, w3, #27
  403bc4:	add	w3, w4, w3
  403bc8:	eor	w7, w4, w3
  403bcc:	and	w7, w7, w5
  403bd0:	eor	w7, w7, w4
  403bd4:	add	w6, w7, w6
  403bd8:	mov	w7, #0xcde6                	// #52710
  403bdc:	add	w10, w10, w6
  403be0:	movk	w7, #0x21e1, lsl #16
  403be4:	add	w7, w15, w7
  403be8:	ror	w10, w10, #23
  403bec:	add	w10, w3, w10
  403bf0:	eor	w6, w3, w10
  403bf4:	and	w6, w6, w4
  403bf8:	eor	w6, w6, w3
  403bfc:	add	w5, w6, w5
  403c00:	mov	w6, #0x7d6                 	// #2006
  403c04:	add	w9, w9, w5
  403c08:	movk	w6, #0xc337, lsl #16
  403c0c:	add	w6, w25, w6
  403c10:	ror	w9, w9, #18
  403c14:	add	w9, w10, w9
  403c18:	eor	w5, w10, w9
  403c1c:	and	w5, w5, w3
  403c20:	eor	w5, w5, w10
  403c24:	add	w4, w5, w4
  403c28:	mov	w5, #0xd87                 	// #3463
  403c2c:	add	w8, w8, w4
  403c30:	movk	w5, #0xf4d5, lsl #16
  403c34:	add	w5, w22, w5
  403c38:	ror	w8, w8, #12
  403c3c:	add	w8, w9, w8
  403c40:	eor	w4, w9, w8
  403c44:	and	w4, w4, w10
  403c48:	eor	w4, w4, w9
  403c4c:	add	w3, w4, w3
  403c50:	mov	w4, #0x14ed                	// #5357
  403c54:	add	w7, w7, w3
  403c58:	movk	w4, #0x455a, lsl #16
  403c5c:	add	w4, w20, w4
  403c60:	ror	w7, w7, #27
  403c64:	add	w7, w8, w7
  403c68:	eor	w3, w8, w7
  403c6c:	and	w3, w3, w9
  403c70:	eor	w3, w3, w8
  403c74:	add	w10, w3, w10
  403c78:	add	w6, w6, w10
  403c7c:	mov	w10, #0xa3f8                	// #41976
  403c80:	movk	w10, #0xfcef, lsl #16
  403c84:	add	w10, w16, w10
  403c88:	ror	w6, w6, #23
  403c8c:	add	w6, w7, w6
  403c90:	eor	w3, w7, w6
  403c94:	and	w3, w3, w8
  403c98:	eor	w3, w3, w7
  403c9c:	add	w9, w3, w9
  403ca0:	mov	w3, #0xe905                	// #59653
  403ca4:	add	w5, w5, w9
  403ca8:	movk	w3, #0xa9e3, lsl #16
  403cac:	add	w3, w30, w3
  403cb0:	ror	w5, w5, #18
  403cb4:	add	w5, w6, w5
  403cb8:	eor	w9, w6, w5
  403cbc:	and	w9, w9, w7
  403cc0:	eor	w9, w9, w6
  403cc4:	add	w8, w9, w8
  403cc8:	mov	w9, #0x2d9                 	// #729
  403ccc:	add	w4, w4, w8
  403cd0:	movk	w9, #0x676f, lsl #16
  403cd4:	add	w9, w26, w9
  403cd8:	ror	w4, w4, #12
  403cdc:	add	w4, w5, w4
  403ce0:	eor	w8, w5, w4
  403ce4:	and	w8, w8, w6
  403ce8:	eor	w8, w8, w5
  403cec:	add	w7, w8, w7
  403cf0:	add	w3, w3, w7
  403cf4:	mov	w7, #0x4c8a                	// #19594
  403cf8:	movk	w7, #0x8d2a, lsl #16
  403cfc:	add	w7, w23, w7
  403d00:	ror	w3, w3, #27
  403d04:	add	w3, w4, w3
  403d08:	eor	w8, w4, w3
  403d0c:	and	w8, w8, w5
  403d10:	eor	w8, w8, w4
  403d14:	add	w6, w8, w6
  403d18:	add	w6, w10, w6
  403d1c:	ror	w8, w6, #23
  403d20:	add	w8, w3, w8
  403d24:	eor	w6, w3, w8
  403d28:	and	w6, w6, w4
  403d2c:	eor	w6, w6, w3
  403d30:	add	w5, w6, w5
  403d34:	sub	w6, w24, #0x5c, lsl #12
  403d38:	add	w9, w9, w5
  403d3c:	sub	w6, w6, #0x6be
  403d40:	ror	w9, w9, #18
  403d44:	add	w9, w8, w9
  403d48:	eor	w10, w8, w9
  403d4c:	and	w5, w10, w3
  403d50:	eor	w5, w5, w8
  403d54:	add	w4, w5, w4
  403d58:	mov	w5, #0xf681                	// #63105
  403d5c:	add	w7, w7, w4
  403d60:	movk	w5, #0x8771, lsl #16
  403d64:	add	w5, w20, w5
  403d68:	mov	w4, #0x6122                	// #24866
  403d6c:	movk	w4, #0x6d9d, lsl #16
  403d70:	ror	w7, w7, #12
  403d74:	add	w7, w9, w7
  403d78:	add	w4, w17, w4
  403d7c:	eor	w10, w10, w7
  403d80:	eor	w28, w9, w7
  403d84:	add	w3, w10, w3
  403d88:	mov	w10, #0xea44                	// #59972
  403d8c:	add	w6, w6, w3
  403d90:	movk	w10, #0xa4be, lsl #16
  403d94:	add	w10, w21, w10
  403d98:	ror	w6, w6, #28
  403d9c:	add	w6, w7, w6
  403da0:	eor	w3, w28, w6
  403da4:	add	w3, w3, w8
  403da8:	eor	w8, w7, w6
  403dac:	add	w5, w5, w3
  403db0:	mov	w3, #0x380c                	// #14348
  403db4:	movk	w3, #0xfde5, lsl #16
  403db8:	add	w3, w25, w3
  403dbc:	ror	w5, w5, #21
  403dc0:	add	w5, w6, w5
  403dc4:	eor	w8, w8, w5
  403dc8:	add	w9, w8, w9
  403dcc:	eor	w8, w6, w5
  403dd0:	add	w4, w4, w9
  403dd4:	mov	w9, #0xcfa9                	// #53161
  403dd8:	movk	w9, #0x4bde, lsl #16
  403ddc:	add	w9, w18, w9
  403de0:	ror	w4, w4, #16
  403de4:	add	w4, w5, w4
  403de8:	eor	w8, w8, w4
  403dec:	add	w8, w8, w7
  403df0:	eor	w7, w5, w4
  403df4:	add	w3, w3, w8
  403df8:	mov	w8, #0x4b60                	// #19296
  403dfc:	movk	w8, #0xf6bb, lsl #16
  403e00:	add	w8, w26, w8
  403e04:	ror	w3, w3, #9
  403e08:	add	w3, w4, w3
  403e0c:	eor	w7, w7, w3
  403e10:	add	w7, w7, w6
  403e14:	eor	w6, w4, w3
  403e18:	add	w10, w10, w7
  403e1c:	mov	w7, #0xbc70                	// #48240
  403e20:	movk	w7, #0xbebf, lsl #16
  403e24:	add	w7, w2, w7
  403e28:	sub	w2, w2, #0x100, lsl #12
  403e2c:	ror	w10, w10, #28
  403e30:	add	w10, w3, w10
  403e34:	sub	w2, w2, #0xb83
  403e38:	eor	w6, w6, w10
  403e3c:	add	w6, w6, w5
  403e40:	eor	w5, w3, w10
  403e44:	add	w9, w9, w6
  403e48:	mov	w6, #0x7ec6                	// #32454
  403e4c:	movk	w6, #0x289b, lsl #16
  403e50:	add	w6, w30, w6
  403e54:	ror	w9, w9, #21
  403e58:	add	w9, w10, w9
  403e5c:	eor	w5, w5, w9
  403e60:	add	w5, w5, w4
  403e64:	eor	w4, w10, w9
  403e68:	add	w8, w8, w5
  403e6c:	mov	w5, #0x27fa                	// #10234
  403e70:	movk	w5, #0xeaa1, lsl #16
  403e74:	add	w5, w27, w5
  403e78:	ror	w8, w8, #16
  403e7c:	add	w8, w9, w8
  403e80:	eor	w4, w4, w8
  403e84:	add	w4, w4, w3
  403e88:	eor	w3, w9, w8
  403e8c:	add	w7, w7, w4
  403e90:	mov	w4, #0x3085                	// #12421
  403e94:	movk	w4, #0xd4ef, lsl #16
  403e98:	add	w4, w22, w4
  403e9c:	ror	w7, w7, #9
  403ea0:	add	w7, w8, w7
  403ea4:	eor	w3, w3, w7
  403ea8:	add	w10, w3, w10
  403eac:	eor	w3, w8, w7
  403eb0:	add	w6, w6, w10
  403eb4:	mov	w10, #0x99e5                	// #39397
  403eb8:	movk	w10, #0xe6db, lsl #16
  403ebc:	add	w10, w23, w10
  403ec0:	ror	w6, w6, #28
  403ec4:	add	w6, w7, w6
  403ec8:	eor	w3, w3, w6
  403ecc:	add	w3, w3, w9
  403ed0:	eor	w9, w7, w6
  403ed4:	add	w5, w5, w3
  403ed8:	mov	w3, #0x1d05                	// #7429
  403edc:	movk	w3, #0x488, lsl #16
  403ee0:	add	w3, w19, w3
  403ee4:	ror	w5, w5, #21
  403ee8:	add	w5, w6, w5
  403eec:	eor	w9, w9, w5
  403ef0:	add	w9, w9, w8
  403ef4:	eor	w8, w6, w5
  403ef8:	add	w4, w4, w9
  403efc:	mov	w9, #0xd039                	// #53305
  403f00:	movk	w9, #0xd9d4, lsl #16
  403f04:	add	w9, w15, w9
  403f08:	ror	w4, w4, #16
  403f0c:	add	w4, w5, w4
  403f10:	eor	w8, w8, w4
  403f14:	add	w8, w8, w7
  403f18:	eor	w7, w5, w4
  403f1c:	add	w3, w3, w8
  403f20:	ror	w3, w3, #9
  403f24:	add	w3, w4, w3
  403f28:	eor	w7, w7, w3
  403f2c:	add	w6, w7, w6
  403f30:	eor	w7, w4, w3
  403f34:	add	w6, w9, w6
  403f38:	mov	w9, #0x7cf8                	// #31992
  403f3c:	movk	w9, #0x1fa2, lsl #16
  403f40:	add	w9, w1, w9
  403f44:	ror	w6, w6, #28
  403f48:	add	w6, w3, w6
  403f4c:	eor	w7, w7, w6
  403f50:	eor	w8, w3, w6
  403f54:	add	w5, w7, w5
  403f58:	mov	w7, #0x5665                	// #22117
  403f5c:	add	w5, w10, w5
  403f60:	movk	w7, #0xc4ac, lsl #16
  403f64:	add	w7, w16, w7
  403f68:	ror	w5, w5, #21
  403f6c:	add	w5, w6, w5
  403f70:	eor	w8, w8, w5
  403f74:	add	w4, w8, w4
  403f78:	eor	w8, w6, w5
  403f7c:	add	w4, w9, w4
  403f80:	mov	w9, #0x2244                	// #8772
  403f84:	movk	w9, #0xf429, lsl #16
  403f88:	add	w27, w27, w9
  403f8c:	mov	w9, #0xff97                	// #65431
  403f90:	ror	w4, w4, #16
  403f94:	add	w4, w5, w4
  403f98:	movk	w9, #0x432a, lsl #16
  403f9c:	eor	w8, w8, w4
  403fa0:	add	w26, w26, w9
  403fa4:	add	w3, w8, w3
  403fa8:	mov	w9, #0x23a7                	// #9127
  403fac:	add	w7, w7, w3
  403fb0:	mov	w3, #0xa039                	// #41017
  403fb4:	movk	w3, #0xfc93, lsl #16
  403fb8:	add	w24, w24, w3
  403fbc:	mov	w3, #0x59c3                	// #22979
  403fc0:	ror	w7, w7, #9
  403fc4:	add	w7, w4, w7
  403fc8:	movk	w3, #0x655b, lsl #16
  403fcc:	add	w23, w23, w3
  403fd0:	orn	w3, w7, w5
  403fd4:	eor	w3, w3, w4
  403fd8:	movk	w9, #0xab94, lsl #16
  403fdc:	add	w6, w3, w6
  403fe0:	mov	w3, #0x5dd1                	// #24017
  403fe4:	add	w27, w27, w6
  403fe8:	movk	w3, #0x8584, lsl #16
  403fec:	add	w21, w21, w3
  403ff0:	mov	w3, #0x7e4f                	// #32335
  403ff4:	movk	w3, #0x6fa8, lsl #16
  403ff8:	ror	w27, w27, #26
  403ffc:	add	w27, w7, w27
  404000:	add	w20, w20, w3
  404004:	orn	w6, w27, w4
  404008:	mov	w3, #0xe6e0                	// #59104
  40400c:	movk	w3, #0xfe2c, lsl #16
  404010:	add	w3, w1, w3
  404014:	eor	w1, w6, w7
  404018:	add	w25, w25, w9
  40401c:	add	w5, w1, w5
  404020:	mov	w8, #0xcc92                	// #52370
  404024:	add	w26, w26, w5
  404028:	movk	w8, #0x8f0c, lsl #16
  40402c:	add	w22, w22, w8
  404030:	mov	w6, #0x4314                	// #17172
  404034:	movk	w6, #0xa301, lsl #16
  404038:	ror	w26, w26, #22
  40403c:	add	w26, w27, w26
  404040:	add	w19, w19, w6
  404044:	orn	w5, w26, w7
  404048:	mov	w1, #0x11a1                	// #4513
  40404c:	eor	w5, w5, w27
  404050:	movk	w1, #0x4e08, lsl #16
  404054:	add	w4, w5, w4
  404058:	add	w30, w30, w1
  40405c:	add	w25, w25, w4
  404060:	mov	w4, #0xd391                	// #54161
  404064:	movk	w4, #0xeb86, lsl #16
  404068:	add	w15, w15, w4
  40406c:	mov	w1, #0x7e82                	// #32386
  404070:	ror	w25, w25, #17
  404074:	add	w25, w26, w25
  404078:	movk	w1, #0xf753, lsl #16
  40407c:	orn	w4, w25, w27
  404080:	add	w1, w18, w1
  404084:	eor	w4, w4, w26
  404088:	mov	w6, #0xf235                	// #62005
  40408c:	add	w7, w4, w7
  404090:	movk	w6, #0xbd3a, lsl #16
  404094:	add	w24, w24, w7
  404098:	add	w17, w17, w6
  40409c:	mov	w5, #0xd2bb                	// #53947
  4040a0:	movk	w5, #0x2ad7, lsl #16
  4040a4:	ror	w24, w24, #11
  4040a8:	add	w24, w25, w24
  4040ac:	add	w16, w16, w5
  4040b0:	orn	w4, w24, w26
  4040b4:	eor	w4, w4, w25
  4040b8:	add	w27, w4, w27
  4040bc:	add	w23, w23, w27
  4040c0:	ldp	x27, x28, [sp, #80]
  4040c4:	ror	w23, w23, #26
  4040c8:	add	w23, w24, w23
  4040cc:	orn	w4, w23, w25
  4040d0:	eor	w4, w4, w24
  4040d4:	add	w26, w4, w26
  4040d8:	add	w22, w22, w26
  4040dc:	ror	w22, w22, #22
  4040e0:	add	w22, w23, w22
  4040e4:	orn	w4, w22, w24
  4040e8:	eor	w4, w4, w23
  4040ec:	add	w25, w4, w25
  4040f0:	add	w2, w2, w25
  4040f4:	ldp	x25, x26, [sp, #64]
  4040f8:	ror	w2, w2, #17
  4040fc:	add	w2, w22, w2
  404100:	orn	w4, w2, w23
  404104:	eor	w4, w4, w22
  404108:	add	w24, w4, w24
  40410c:	add	w21, w21, w24
  404110:	ror	w21, w21, #11
  404114:	add	w21, w2, w21
  404118:	orn	w4, w21, w22
  40411c:	eor	w4, w4, w2
  404120:	add	w23, w4, w23
  404124:	add	w20, w20, w23
  404128:	ldp	x23, x24, [sp, #48]
  40412c:	ror	w20, w20, #26
  404130:	add	w20, w21, w20
  404134:	orn	w4, w20, w2
  404138:	eor	w4, w4, w21
  40413c:	add	w22, w4, w22
  404140:	add	w3, w3, w22
  404144:	ror	w3, w3, #22
  404148:	add	w3, w20, w3
  40414c:	orn	w4, w3, w21
  404150:	eor	w4, w4, w20
  404154:	add	w2, w4, w2
  404158:	add	w19, w19, w2
  40415c:	ror	w19, w19, #17
  404160:	add	w19, w3, w19
  404164:	orn	w2, w19, w20
  404168:	eor	w2, w2, w3
  40416c:	add	w21, w2, w21
  404170:	add	w30, w30, w21
  404174:	ldp	x21, x22, [sp, #32]
  404178:	ror	w30, w30, #11
  40417c:	add	w30, w19, w30
  404180:	orn	w2, w30, w3
  404184:	eor	w2, w2, w19
  404188:	add	w20, w2, w20
  40418c:	add	w1, w1, w20
  404190:	ror	w1, w1, #26
  404194:	add	w1, w30, w1
  404198:	orn	w2, w1, w19
  40419c:	add	w14, w14, w1
  4041a0:	eor	w2, w2, w30
  4041a4:	add	w3, w2, w3
  4041a8:	add	w17, w17, w3
  4041ac:	ror	w17, w17, #22
  4041b0:	add	w17, w1, w17
  4041b4:	orn	w2, w17, w30
  4041b8:	add	w13, w13, w17
  4041bc:	eor	w2, w2, w1
  4041c0:	add	w19, w2, w19
  4041c4:	add	w16, w16, w19
  4041c8:	ldp	x19, x20, [sp, #16]
  4041cc:	ror	w16, w16, #17
  4041d0:	add	w16, w17, w16
  4041d4:	orn	w1, w16, w1
  4041d8:	add	w11, w11, w16
  4041dc:	eor	w1, w1, w17
  4041e0:	add	w12, w12, w16
  4041e4:	add	w1, w1, w30
  4041e8:	stp	w12, w13, [x0, #8]
  4041ec:	add	w15, w15, w1
  4041f0:	ldp	x29, x30, [sp], #96
  4041f4:	ror	w15, w15, #11
  4041f8:	add	w11, w15, w11
  4041fc:	stp	w14, w11, [x0]
  404200:	ret
  404204:	nop
  404208:	stp	x29, x30, [sp, #-64]!
  40420c:	mov	x29, sp
  404210:	stp	x21, x22, [sp, #32]
  404214:	mov	x21, x0
  404218:	stp	x19, x20, [sp, #16]
  40421c:	add	x20, x0, #0x18
  404220:	ldr	w0, [x0, #16]
  404224:	stp	x23, x24, [sp, #48]
  404228:	mov	w23, w2
  40422c:	ldr	w3, [x21, #20]
  404230:	lsl	w2, w2, #3
  404234:	lsr	w4, w23, #29
  404238:	adds	w2, w2, w0
  40423c:	str	w2, [x21, #16]
  404240:	adc	w2, w3, w4
  404244:	str	w2, [x21, #20]
  404248:	mov	x19, x1
  40424c:	ubfx	x22, x0, #3, #6
  404250:	cbz	w22, 404290 <ferror@plt+0x28d0>
  404254:	mov	w0, w22
  404258:	mov	w2, #0x40                  	// #64
  40425c:	sub	w2, w2, w22
  404260:	add	x0, x20, x0
  404264:	cmp	w23, w2
  404268:	b.cc	404304 <ferror@plt+0x2944>  // b.lo, b.ul, b.last
  40426c:	mov	w24, w2
  404270:	sub	w23, w23, #0x40
  404274:	mov	x2, x24
  404278:	add	x19, x19, x24
  40427c:	add	w23, w22, w23
  404280:	bl	4015d0 <memcpy@plt>
  404284:	mov	x1, x20
  404288:	mov	x0, x21
  40428c:	bl	403818 <ferror@plt+0x1e58>
  404290:	cmp	w23, #0x3f
  404294:	b.ls	40431c <ferror@plt+0x295c>  // b.plast
  404298:	sub	w22, w23, #0x40
  40429c:	and	x22, x22, #0xffffffc0
  4042a0:	add	x22, x22, #0x40
  4042a4:	add	x22, x19, x22
  4042a8:	ldp	x0, x1, [x19]
  4042ac:	stp	x0, x1, [x20]
  4042b0:	add	x19, x19, #0x40
  4042b4:	ldp	x2, x3, [x19, #-48]
  4042b8:	stp	x2, x3, [x20, #16]
  4042bc:	mov	x1, x20
  4042c0:	ldp	x4, x5, [x19, #-32]
  4042c4:	stp	x4, x5, [x20, #32]
  4042c8:	mov	x0, x21
  4042cc:	ldp	x4, x5, [x19, #-16]
  4042d0:	stp	x4, x5, [x20, #48]
  4042d4:	bl	403818 <ferror@plt+0x1e58>
  4042d8:	cmp	x19, x22
  4042dc:	b.ne	4042a8 <ferror@plt+0x28e8>  // b.any
  4042e0:	and	w23, w23, #0x3f
  4042e4:	mov	w2, w23
  4042e8:	mov	x1, x22
  4042ec:	mov	x0, x20
  4042f0:	ldp	x19, x20, [sp, #16]
  4042f4:	ldp	x21, x22, [sp, #32]
  4042f8:	ldp	x23, x24, [sp, #48]
  4042fc:	ldp	x29, x30, [sp], #64
  404300:	b	4015d0 <memcpy@plt>
  404304:	mov	w2, w23
  404308:	ldp	x19, x20, [sp, #16]
  40430c:	ldp	x21, x22, [sp, #32]
  404310:	ldp	x23, x24, [sp, #48]
  404314:	ldp	x29, x30, [sp], #64
  404318:	b	4015d0 <memcpy@plt>
  40431c:	mov	x22, x19
  404320:	b	4042e4 <ferror@plt+0x2924>
  404324:	nop
  404328:	stp	x29, x30, [sp, #-48]!
  40432c:	mov	w4, #0xffffff80            	// #-128
  404330:	mov	w2, #0x3f                  	// #63
  404334:	mov	x29, sp
  404338:	stp	x19, x20, [sp, #16]
  40433c:	add	x20, x1, #0x18
  404340:	mov	x19, x1
  404344:	ldr	w1, [x1, #16]
  404348:	str	x21, [sp, #32]
  40434c:	mov	x21, x0
  404350:	ubfx	x3, x1, #3, #6
  404354:	add	x1, x20, x3
  404358:	sub	w2, w2, w3
  40435c:	cmp	w2, #0x7
  404360:	add	x0, x1, #0x1
  404364:	strb	w4, [x20, w3, uxtw]
  404368:	b.hi	4043d4 <ferror@plt+0x2a14>  // b.pmore
  40436c:	mov	w1, #0x0                   	// #0
  404370:	bl	401760 <memset@plt>
  404374:	mov	x1, x20
  404378:	mov	x0, x19
  40437c:	bl	403818 <ferror@plt+0x1e58>
  404380:	stp	xzr, xzr, [x19, #24]
  404384:	stp	xzr, xzr, [x20, #16]
  404388:	stp	xzr, xzr, [x20, #32]
  40438c:	str	xzr, [x20, #48]
  404390:	ldr	x0, [x19, #16]
  404394:	str	x0, [x19, #80]
  404398:	mov	x1, x20
  40439c:	mov	x0, x19
  4043a0:	bl	403818 <ferror@plt+0x1e58>
  4043a4:	ldp	x0, x1, [x19]
  4043a8:	stp	x0, x1, [x21]
  4043ac:	stp	xzr, xzr, [x19]
  4043b0:	stp	xzr, xzr, [x19, #16]
  4043b4:	stp	xzr, xzr, [x19, #32]
  4043b8:	stp	xzr, xzr, [x19, #48]
  4043bc:	stp	xzr, xzr, [x19, #64]
  4043c0:	str	xzr, [x19, #80]
  4043c4:	ldp	x19, x20, [sp, #16]
  4043c8:	ldr	x21, [sp, #32]
  4043cc:	ldp	x29, x30, [sp], #48
  4043d0:	ret
  4043d4:	mov	w2, #0x37                  	// #55
  4043d8:	mov	w1, #0x0                   	// #0
  4043dc:	sub	w2, w2, w3
  4043e0:	bl	401760 <memset@plt>
  4043e4:	b	404390 <ferror@plt+0x29d0>
  4043e8:	str	xzr, [x1]
  4043ec:	mov	x2, x0
  4043f0:	cbz	x0, 404468 <ferror@plt+0x2aa8>
  4043f4:	ldrsb	w3, [x0]
  4043f8:	cmp	w3, #0x2f
  4043fc:	b.ne	404454 <ferror@plt+0x2a94>  // b.any
  404400:	ldrsb	w3, [x2, #1]
  404404:	mov	x0, x2
  404408:	add	x2, x2, #0x1
  40440c:	cmp	w3, #0x2f
  404410:	b.eq	404400 <ferror@plt+0x2a40>  // b.none
  404414:	mov	x3, #0x1                   	// #1
  404418:	str	x3, [x1]
  40441c:	ldrsb	w3, [x0, #1]
  404420:	cmp	w3, #0x2f
  404424:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404428:	b.eq	404450 <ferror@plt+0x2a90>  // b.none
  40442c:	sub	x2, x2, #0x1
  404430:	mov	x3, #0x2                   	// #2
  404434:	nop
  404438:	str	x3, [x1]
  40443c:	ldrsb	w4, [x2, x3]
  404440:	add	x3, x3, #0x1
  404444:	cmp	w4, #0x2f
  404448:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40444c:	b.ne	404438 <ferror@plt+0x2a78>  // b.any
  404450:	ret
  404454:	mov	x0, #0x0                   	// #0
  404458:	cbz	w3, 404450 <ferror@plt+0x2a90>
  40445c:	mov	x0, x2
  404460:	add	x2, x2, #0x1
  404464:	b	404414 <ferror@plt+0x2a54>
  404468:	mov	x0, #0x0                   	// #0
  40446c:	ret
  404470:	stp	x29, x30, [sp, #-48]!
  404474:	mov	x29, sp
  404478:	stp	x19, x20, [sp, #16]
  40447c:	mov	x20, x0
  404480:	mov	w19, #0x0                   	// #0
  404484:	str	x21, [sp, #32]
  404488:	mov	x21, x1
  40448c:	ldrsb	w1, [x0]
  404490:	mov	x0, #0x0                   	// #0
  404494:	cbz	w1, 4044bc <ferror@plt+0x2afc>
  404498:	cmp	w1, #0x5c
  40449c:	b.eq	4044cc <ferror@plt+0x2b0c>  // b.none
  4044a0:	mov	x0, x21
  4044a4:	bl	4018e0 <strchr@plt>
  4044a8:	cbnz	x0, 4044f8 <ferror@plt+0x2b38>
  4044ac:	add	w19, w19, #0x1
  4044b0:	sxtw	x0, w19
  4044b4:	ldrsb	w1, [x20, w19, sxtw]
  4044b8:	cbnz	w1, 404498 <ferror@plt+0x2ad8>
  4044bc:	ldp	x19, x20, [sp, #16]
  4044c0:	ldr	x21, [sp, #32]
  4044c4:	ldp	x29, x30, [sp], #48
  4044c8:	ret
  4044cc:	add	w0, w19, #0x1
  4044d0:	ldrsb	w0, [x20, w0, sxtw]
  4044d4:	cbz	w0, 4044f8 <ferror@plt+0x2b38>
  4044d8:	add	w19, w19, #0x2
  4044dc:	sxtw	x0, w19
  4044e0:	ldrsb	w1, [x20, w19, sxtw]
  4044e4:	cbnz	w1, 404498 <ferror@plt+0x2ad8>
  4044e8:	ldp	x19, x20, [sp, #16]
  4044ec:	ldr	x21, [sp, #32]
  4044f0:	ldp	x29, x30, [sp], #48
  4044f4:	ret
  4044f8:	sxtw	x0, w19
  4044fc:	ldp	x19, x20, [sp, #16]
  404500:	ldr	x21, [sp, #32]
  404504:	ldp	x29, x30, [sp], #48
  404508:	ret
  40450c:	nop
  404510:	stp	x29, x30, [sp, #-80]!
  404514:	mov	x29, sp
  404518:	stp	x19, x20, [sp, #16]
  40451c:	mov	x19, x0
  404520:	stp	x21, x22, [sp, #32]
  404524:	mov	x22, x1
  404528:	mov	w21, w2
  40452c:	str	x23, [sp, #48]
  404530:	adrp	x23, 418000 <ferror@plt+0x16640>
  404534:	str	xzr, [sp, #72]
  404538:	bl	401970 <__errno_location@plt>
  40453c:	str	wzr, [x0]
  404540:	cbz	x19, 404554 <ferror@plt+0x2b94>
  404544:	mov	x20, x0
  404548:	ldrsb	w0, [x19]
  40454c:	adrp	x23, 418000 <ferror@plt+0x16640>
  404550:	cbnz	w0, 40456c <ferror@plt+0x2bac>
  404554:	ldr	w0, [x23, #536]
  404558:	adrp	x1, 406000 <ferror@plt+0x4640>
  40455c:	mov	x3, x19
  404560:	mov	x2, x22
  404564:	add	x1, x1, #0x8c0
  404568:	bl	401940 <errx@plt>
  40456c:	add	x1, sp, #0x48
  404570:	mov	w2, w21
  404574:	mov	x0, x19
  404578:	mov	w3, #0x0                   	// #0
  40457c:	bl	401780 <__strtoul_internal@plt>
  404580:	ldr	w1, [x20]
  404584:	cbnz	w1, 4045b4 <ferror@plt+0x2bf4>
  404588:	ldr	x1, [sp, #72]
  40458c:	cmp	x1, x19
  404590:	b.eq	404554 <ferror@plt+0x2b94>  // b.none
  404594:	cbz	x1, 4045a0 <ferror@plt+0x2be0>
  404598:	ldrsb	w1, [x1]
  40459c:	cbnz	w1, 404554 <ferror@plt+0x2b94>
  4045a0:	ldp	x19, x20, [sp, #16]
  4045a4:	ldp	x21, x22, [sp, #32]
  4045a8:	ldr	x23, [sp, #48]
  4045ac:	ldp	x29, x30, [sp], #80
  4045b0:	ret
  4045b4:	ldr	w0, [x23, #536]
  4045b8:	cmp	w1, #0x22
  4045bc:	b.ne	404554 <ferror@plt+0x2b94>  // b.any
  4045c0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4045c4:	mov	x3, x19
  4045c8:	mov	x2, x22
  4045cc:	add	x1, x1, #0x8c0
  4045d0:	bl	4019a0 <err@plt>
  4045d4:	nop
  4045d8:	stp	x29, x30, [sp, #-32]!
  4045dc:	mov	x29, sp
  4045e0:	stp	x19, x20, [sp, #16]
  4045e4:	mov	x19, x1
  4045e8:	mov	x20, x0
  4045ec:	bl	401970 <__errno_location@plt>
  4045f0:	mov	x4, x0
  4045f4:	adrp	x0, 418000 <ferror@plt+0x16640>
  4045f8:	mov	w5, #0x22                  	// #34
  4045fc:	adrp	x1, 406000 <ferror@plt+0x4640>
  404600:	mov	x3, x20
  404604:	ldr	w0, [x0, #536]
  404608:	mov	x2, x19
  40460c:	str	w5, [x4]
  404610:	add	x1, x1, #0x8c0
  404614:	bl	4019a0 <err@plt>
  404618:	stp	x29, x30, [sp, #-32]!
  40461c:	mov	x29, sp
  404620:	stp	x19, x20, [sp, #16]
  404624:	mov	x20, x1
  404628:	mov	x19, x0
  40462c:	bl	404510 <ferror@plt+0x2b50>
  404630:	mov	x1, #0xffffffff            	// #4294967295
  404634:	cmp	x0, x1
  404638:	b.hi	404648 <ferror@plt+0x2c88>  // b.pmore
  40463c:	ldp	x19, x20, [sp, #16]
  404640:	ldp	x29, x30, [sp], #32
  404644:	ret
  404648:	mov	x1, x20
  40464c:	mov	x0, x19
  404650:	bl	4045d8 <ferror@plt+0x2c18>
  404654:	nop
  404658:	adrp	x1, 418000 <ferror@plt+0x16640>
  40465c:	str	w0, [x1, #536]
  404660:	ret
  404664:	nop
  404668:	stp	x29, x30, [sp, #-128]!
  40466c:	mov	x29, sp
  404670:	stp	x19, x20, [sp, #16]
  404674:	mov	x20, x0
  404678:	stp	x21, x22, [sp, #32]
  40467c:	mov	x22, x1
  404680:	stp	x23, x24, [sp, #48]
  404684:	mov	x23, x2
  404688:	str	xzr, [x1]
  40468c:	bl	401970 <__errno_location@plt>
  404690:	mov	x21, x0
  404694:	cbz	x20, 404928 <ferror@plt+0x2f68>
  404698:	ldrsb	w19, [x20]
  40469c:	cbz	w19, 404928 <ferror@plt+0x2f68>
  4046a0:	bl	401860 <__ctype_b_loc@plt>
  4046a4:	mov	x24, x0
  4046a8:	mov	x2, x20
  4046ac:	ldr	x0, [x0]
  4046b0:	b	4046b8 <ferror@plt+0x2cf8>
  4046b4:	ldrsb	w19, [x2, #1]!
  4046b8:	ubfiz	x1, x19, #1, #8
  4046bc:	ldrh	w1, [x0, x1]
  4046c0:	tbnz	w1, #13, 4046b4 <ferror@plt+0x2cf4>
  4046c4:	cmp	w19, #0x2d
  4046c8:	b.eq	404928 <ferror@plt+0x2f68>  // b.none
  4046cc:	stp	x25, x26, [sp, #64]
  4046d0:	mov	x0, x20
  4046d4:	mov	w3, #0x0                   	// #0
  4046d8:	stp	x27, x28, [sp, #80]
  4046dc:	add	x27, sp, #0x78
  4046e0:	mov	x1, x27
  4046e4:	str	wzr, [x21]
  4046e8:	mov	w2, #0x0                   	// #0
  4046ec:	str	xzr, [sp, #120]
  4046f0:	bl	401780 <__strtoul_internal@plt>
  4046f4:	mov	x25, x0
  4046f8:	ldr	x28, [sp, #120]
  4046fc:	ldr	w0, [x21]
  404700:	cmp	x28, x20
  404704:	b.eq	404918 <ferror@plt+0x2f58>  // b.none
  404708:	cbnz	w0, 404948 <ferror@plt+0x2f88>
  40470c:	cbz	x28, 4049bc <ferror@plt+0x2ffc>
  404710:	ldrsb	w0, [x28]
  404714:	mov	w20, #0x0                   	// #0
  404718:	mov	x26, #0x0                   	// #0
  40471c:	cbz	w0, 4049bc <ferror@plt+0x2ffc>
  404720:	ldrsb	w0, [x28, #1]
  404724:	cmp	w0, #0x69
  404728:	b.eq	4047d4 <ferror@plt+0x2e14>  // b.none
  40472c:	and	w1, w0, #0xffffffdf
  404730:	cmp	w1, #0x42
  404734:	b.ne	4049ac <ferror@plt+0x2fec>  // b.any
  404738:	ldrsb	w0, [x28, #2]
  40473c:	cbz	w0, 4049f4 <ferror@plt+0x3034>
  404740:	bl	4016c0 <localeconv@plt>
  404744:	cbz	x0, 404920 <ferror@plt+0x2f60>
  404748:	ldr	x1, [x0]
  40474c:	cbz	x1, 404920 <ferror@plt+0x2f60>
  404750:	mov	x0, x1
  404754:	str	x1, [sp, #104]
  404758:	bl	401610 <strlen@plt>
  40475c:	mov	x19, x0
  404760:	cbnz	x26, 404920 <ferror@plt+0x2f60>
  404764:	ldrsb	w0, [x28]
  404768:	cbz	w0, 404920 <ferror@plt+0x2f60>
  40476c:	ldr	x1, [sp, #104]
  404770:	mov	x2, x19
  404774:	mov	x0, x1
  404778:	mov	x1, x28
  40477c:	bl	401720 <strncmp@plt>
  404780:	cbnz	w0, 404920 <ferror@plt+0x2f60>
  404784:	ldrsb	w4, [x28, x19]
  404788:	add	x1, x28, x19
  40478c:	cmp	w4, #0x30
  404790:	b.ne	4049d0 <ferror@plt+0x3010>  // b.any
  404794:	add	w0, w20, #0x1
  404798:	mov	x19, x1
  40479c:	nop
  4047a0:	sub	w3, w19, w1
  4047a4:	ldrsb	w4, [x19, #1]!
  4047a8:	add	w20, w3, w0
  4047ac:	cmp	w4, #0x30
  4047b0:	b.eq	4047a0 <ferror@plt+0x2de0>  // b.none
  4047b4:	ldr	x0, [x24]
  4047b8:	ldrh	w0, [x0, w4, sxtw #1]
  4047bc:	tbnz	w0, #11, 40495c <ferror@plt+0x2f9c>
  4047c0:	mov	x28, x19
  4047c4:	str	x19, [sp, #120]
  4047c8:	ldrsb	w0, [x28, #1]
  4047cc:	cmp	w0, #0x69
  4047d0:	b.ne	40472c <ferror@plt+0x2d6c>  // b.any
  4047d4:	ldrsb	w0, [x28, #2]
  4047d8:	and	w0, w0, #0xffffffdf
  4047dc:	cmp	w0, #0x42
  4047e0:	b.ne	404740 <ferror@plt+0x2d80>  // b.any
  4047e4:	ldrsb	w0, [x28, #3]
  4047e8:	cbnz	w0, 404740 <ferror@plt+0x2d80>
  4047ec:	mov	x19, #0x400                 	// #1024
  4047f0:	ldrsb	w27, [x28]
  4047f4:	adrp	x24, 406000 <ferror@plt+0x4640>
  4047f8:	add	x24, x24, #0x8d0
  4047fc:	mov	x0, x24
  404800:	mov	w1, w27
  404804:	bl	4018e0 <strchr@plt>
  404808:	cbz	x0, 4049fc <ferror@plt+0x303c>
  40480c:	sub	x1, x0, x24
  404810:	add	w1, w1, #0x1
  404814:	cbz	w1, 404a18 <ferror@plt+0x3058>
  404818:	sxtw	x2, w19
  40481c:	umulh	x0, x25, x2
  404820:	cbnz	x0, 4049e8 <ferror@plt+0x3028>
  404824:	sub	w0, w1, #0x2
  404828:	b	404838 <ferror@plt+0x2e78>
  40482c:	umulh	x3, x25, x2
  404830:	sub	w0, w0, #0x1
  404834:	cbnz	x3, 4049e8 <ferror@plt+0x3028>
  404838:	mul	x25, x25, x2
  40483c:	cmn	w0, #0x1
  404840:	b.ne	40482c <ferror@plt+0x2e6c>  // b.any
  404844:	mov	w0, #0x0                   	// #0
  404848:	cbz	x23, 404850 <ferror@plt+0x2e90>
  40484c:	str	w1, [x23]
  404850:	cmp	x26, #0x0
  404854:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404858:	b.eq	404904 <ferror@plt+0x2f44>  // b.none
  40485c:	sub	w1, w1, #0x2
  404860:	mov	x5, #0x1                   	// #1
  404864:	b	404874 <ferror@plt+0x2eb4>
  404868:	umulh	x2, x5, x19
  40486c:	sub	w1, w1, #0x1
  404870:	cbnz	x2, 404880 <ferror@plt+0x2ec0>
  404874:	mul	x5, x5, x19
  404878:	cmn	w1, #0x1
  40487c:	b.ne	404868 <ferror@plt+0x2ea8>  // b.any
  404880:	cmp	x26, #0xa
  404884:	mov	x1, #0xa                   	// #10
  404888:	b.ls	4048a0 <ferror@plt+0x2ee0>  // b.plast
  40488c:	nop
  404890:	add	x1, x1, x1, lsl #2
  404894:	cmp	x26, x1, lsl #1
  404898:	lsl	x1, x1, #1
  40489c:	b.hi	404890 <ferror@plt+0x2ed0>  // b.pmore
  4048a0:	cbz	w20, 4048bc <ferror@plt+0x2efc>
  4048a4:	mov	w2, #0x0                   	// #0
  4048a8:	add	x1, x1, x1, lsl #2
  4048ac:	add	w2, w2, #0x1
  4048b0:	cmp	w20, w2
  4048b4:	lsl	x1, x1, #1
  4048b8:	b.ne	4048a8 <ferror@plt+0x2ee8>  // b.any
  4048bc:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4048c0:	mov	x4, #0x1                   	// #1
  4048c4:	movk	x8, #0xcccd
  4048c8:	umulh	x6, x26, x8
  4048cc:	add	x7, x4, x4, lsl #2
  4048d0:	mov	x3, x4
  4048d4:	cmp	x26, #0x9
  4048d8:	lsl	x4, x7, #1
  4048dc:	lsr	x2, x6, #3
  4048e0:	add	x2, x2, x2, lsl #2
  4048e4:	sub	x2, x26, x2, lsl #1
  4048e8:	lsr	x26, x6, #3
  4048ec:	cbz	x2, 404900 <ferror@plt+0x2f40>
  4048f0:	udiv	x3, x1, x3
  4048f4:	udiv	x2, x3, x2
  4048f8:	udiv	x2, x5, x2
  4048fc:	add	x25, x25, x2
  404900:	b.hi	4048c8 <ferror@plt+0x2f08>  // b.pmore
  404904:	str	x25, [x22]
  404908:	tbnz	w0, #31, 4049d8 <ferror@plt+0x3018>
  40490c:	ldp	x25, x26, [sp, #64]
  404910:	ldp	x27, x28, [sp, #80]
  404914:	b	404934 <ferror@plt+0x2f74>
  404918:	cbnz	w0, 404954 <ferror@plt+0x2f94>
  40491c:	nop
  404920:	ldp	x25, x26, [sp, #64]
  404924:	ldp	x27, x28, [sp, #80]
  404928:	mov	w1, #0x16                  	// #22
  40492c:	mov	w0, #0xffffffea            	// #-22
  404930:	str	w1, [x21]
  404934:	ldp	x19, x20, [sp, #16]
  404938:	ldp	x21, x22, [sp, #32]
  40493c:	ldp	x23, x24, [sp, #48]
  404940:	ldp	x29, x30, [sp], #128
  404944:	ret
  404948:	sub	x1, x25, #0x1
  40494c:	cmn	x1, #0x3
  404950:	b.ls	40470c <ferror@plt+0x2d4c>  // b.plast
  404954:	neg	w0, w0
  404958:	b	404908 <ferror@plt+0x2f48>
  40495c:	str	wzr, [x21]
  404960:	mov	x1, x27
  404964:	mov	x0, x19
  404968:	mov	w3, #0x0                   	// #0
  40496c:	mov	w2, #0x0                   	// #0
  404970:	str	xzr, [sp, #120]
  404974:	bl	401780 <__strtoul_internal@plt>
  404978:	mov	x26, x0
  40497c:	ldr	x28, [sp, #120]
  404980:	ldr	w0, [x21]
  404984:	cmp	x28, x19
  404988:	b.eq	404918 <ferror@plt+0x2f58>  // b.none
  40498c:	cbz	w0, 4049b4 <ferror@plt+0x2ff4>
  404990:	sub	x1, x26, #0x1
  404994:	cmn	x1, #0x3
  404998:	b.hi	404954 <ferror@plt+0x2f94>  // b.pmore
  40499c:	cbz	x28, 404920 <ferror@plt+0x2f60>
  4049a0:	ldrsb	w0, [x28]
  4049a4:	cbnz	w0, 404720 <ferror@plt+0x2d60>
  4049a8:	b	404920 <ferror@plt+0x2f60>
  4049ac:	cbnz	w0, 404740 <ferror@plt+0x2d80>
  4049b0:	b	4047ec <ferror@plt+0x2e2c>
  4049b4:	cbnz	x26, 40499c <ferror@plt+0x2fdc>
  4049b8:	b	404720 <ferror@plt+0x2d60>
  4049bc:	mov	w0, #0x0                   	// #0
  4049c0:	ldp	x27, x28, [sp, #80]
  4049c4:	str	x25, [x22]
  4049c8:	ldp	x25, x26, [sp, #64]
  4049cc:	b	404934 <ferror@plt+0x2f74>
  4049d0:	mov	x19, x1
  4049d4:	b	4047b4 <ferror@plt+0x2df4>
  4049d8:	neg	w1, w0
  4049dc:	ldp	x25, x26, [sp, #64]
  4049e0:	ldp	x27, x28, [sp, #80]
  4049e4:	b	404930 <ferror@plt+0x2f70>
  4049e8:	mov	w0, #0xffffffde            	// #-34
  4049ec:	cbnz	x23, 40484c <ferror@plt+0x2e8c>
  4049f0:	b	404850 <ferror@plt+0x2e90>
  4049f4:	mov	x19, #0x3e8                 	// #1000
  4049f8:	b	4047f0 <ferror@plt+0x2e30>
  4049fc:	adrp	x1, 406000 <ferror@plt+0x4640>
  404a00:	add	x24, x1, #0x8e0
  404a04:	mov	x0, x24
  404a08:	mov	w1, w27
  404a0c:	bl	4018e0 <strchr@plt>
  404a10:	cbnz	x0, 40480c <ferror@plt+0x2e4c>
  404a14:	b	404920 <ferror@plt+0x2f60>
  404a18:	mov	w0, #0x0                   	// #0
  404a1c:	cbnz	x23, 40484c <ferror@plt+0x2e8c>
  404a20:	ldp	x27, x28, [sp, #80]
  404a24:	str	x25, [x22]
  404a28:	ldp	x25, x26, [sp, #64]
  404a2c:	b	404934 <ferror@plt+0x2f74>
  404a30:	mov	x2, #0x0                   	// #0
  404a34:	b	404668 <ferror@plt+0x2ca8>
  404a38:	stp	x29, x30, [sp, #-48]!
  404a3c:	mov	x29, sp
  404a40:	stp	x21, x22, [sp, #32]
  404a44:	mov	x22, x1
  404a48:	cbz	x0, 404aa8 <ferror@plt+0x30e8>
  404a4c:	mov	x21, x0
  404a50:	stp	x19, x20, [sp, #16]
  404a54:	mov	x20, x0
  404a58:	b	404a74 <ferror@plt+0x30b4>
  404a5c:	bl	401860 <__ctype_b_loc@plt>
  404a60:	ubfiz	x19, x19, #1, #8
  404a64:	ldr	x2, [x0]
  404a68:	ldrh	w2, [x2, x19]
  404a6c:	tbz	w2, #11, 404a7c <ferror@plt+0x30bc>
  404a70:	add	x20, x20, #0x1
  404a74:	ldrsb	w19, [x20]
  404a78:	cbnz	w19, 404a5c <ferror@plt+0x309c>
  404a7c:	cbz	x22, 404a84 <ferror@plt+0x30c4>
  404a80:	str	x20, [x22]
  404a84:	cmp	x20, x21
  404a88:	b.ls	404ac0 <ferror@plt+0x3100>  // b.plast
  404a8c:	ldrsb	w1, [x20]
  404a90:	mov	w0, #0x1                   	// #1
  404a94:	ldp	x19, x20, [sp, #16]
  404a98:	cbnz	w1, 404ab0 <ferror@plt+0x30f0>
  404a9c:	ldp	x21, x22, [sp, #32]
  404aa0:	ldp	x29, x30, [sp], #48
  404aa4:	ret
  404aa8:	cbz	x1, 404ab0 <ferror@plt+0x30f0>
  404aac:	str	xzr, [x1]
  404ab0:	mov	w0, #0x0                   	// #0
  404ab4:	ldp	x21, x22, [sp, #32]
  404ab8:	ldp	x29, x30, [sp], #48
  404abc:	ret
  404ac0:	mov	w0, #0x0                   	// #0
  404ac4:	ldp	x19, x20, [sp, #16]
  404ac8:	b	404ab4 <ferror@plt+0x30f4>
  404acc:	nop
  404ad0:	stp	x29, x30, [sp, #-48]!
  404ad4:	mov	x29, sp
  404ad8:	stp	x21, x22, [sp, #32]
  404adc:	mov	x22, x1
  404ae0:	cbz	x0, 404b40 <ferror@plt+0x3180>
  404ae4:	mov	x21, x0
  404ae8:	stp	x19, x20, [sp, #16]
  404aec:	mov	x20, x0
  404af0:	b	404b0c <ferror@plt+0x314c>
  404af4:	bl	401860 <__ctype_b_loc@plt>
  404af8:	ubfiz	x19, x19, #1, #8
  404afc:	ldr	x2, [x0]
  404b00:	ldrh	w2, [x2, x19]
  404b04:	tbz	w2, #12, 404b14 <ferror@plt+0x3154>
  404b08:	add	x20, x20, #0x1
  404b0c:	ldrsb	w19, [x20]
  404b10:	cbnz	w19, 404af4 <ferror@plt+0x3134>
  404b14:	cbz	x22, 404b1c <ferror@plt+0x315c>
  404b18:	str	x20, [x22]
  404b1c:	cmp	x20, x21
  404b20:	b.ls	404b58 <ferror@plt+0x3198>  // b.plast
  404b24:	ldrsb	w1, [x20]
  404b28:	mov	w0, #0x1                   	// #1
  404b2c:	ldp	x19, x20, [sp, #16]
  404b30:	cbnz	w1, 404b48 <ferror@plt+0x3188>
  404b34:	ldp	x21, x22, [sp, #32]
  404b38:	ldp	x29, x30, [sp], #48
  404b3c:	ret
  404b40:	cbz	x1, 404b48 <ferror@plt+0x3188>
  404b44:	str	xzr, [x1]
  404b48:	mov	w0, #0x0                   	// #0
  404b4c:	ldp	x21, x22, [sp, #32]
  404b50:	ldp	x29, x30, [sp], #48
  404b54:	ret
  404b58:	mov	w0, #0x0                   	// #0
  404b5c:	ldp	x19, x20, [sp, #16]
  404b60:	b	404b4c <ferror@plt+0x318c>
  404b64:	nop
  404b68:	stp	x29, x30, [sp, #-128]!
  404b6c:	mov	x29, sp
  404b70:	stp	x19, x20, [sp, #16]
  404b74:	mov	x20, x0
  404b78:	mov	w0, #0xffffffd0            	// #-48
  404b7c:	stp	x21, x22, [sp, #32]
  404b80:	mov	x21, x1
  404b84:	add	x22, sp, #0x80
  404b88:	add	x1, sp, #0x50
  404b8c:	stp	x22, x22, [sp, #48]
  404b90:	str	x1, [sp, #64]
  404b94:	stp	w0, wzr, [sp, #72]
  404b98:	stp	x2, x3, [sp, #80]
  404b9c:	stp	x4, x5, [sp, #96]
  404ba0:	stp	x6, x7, [sp, #112]
  404ba4:	b	404bf0 <ferror@plt+0x3230>
  404ba8:	ldr	x1, [x2]
  404bac:	add	x0, x2, #0xf
  404bb0:	and	x0, x0, #0xfffffffffffffff8
  404bb4:	str	x0, [sp, #48]
  404bb8:	cbz	x1, 404c30 <ferror@plt+0x3270>
  404bbc:	ldr	x2, [sp, #48]
  404bc0:	add	x0, x2, #0xf
  404bc4:	and	x0, x0, #0xfffffffffffffff8
  404bc8:	str	x0, [sp, #48]
  404bcc:	ldr	x19, [x2]
  404bd0:	cbz	x19, 404c30 <ferror@plt+0x3270>
  404bd4:	mov	x0, x20
  404bd8:	bl	401840 <strcmp@plt>
  404bdc:	cbz	w0, 404c4c <ferror@plt+0x328c>
  404be0:	mov	x1, x19
  404be4:	mov	x0, x20
  404be8:	bl	401840 <strcmp@plt>
  404bec:	cbz	w0, 404c50 <ferror@plt+0x3290>
  404bf0:	ldr	w3, [sp, #72]
  404bf4:	ldr	x2, [sp, #48]
  404bf8:	tbz	w3, #31, 404ba8 <ferror@plt+0x31e8>
  404bfc:	add	w0, w3, #0x8
  404c00:	str	w0, [sp, #72]
  404c04:	cmp	w0, #0x0
  404c08:	b.gt	404ba8 <ferror@plt+0x31e8>
  404c0c:	ldr	x1, [x22, w3, sxtw]
  404c10:	cbz	x1, 404c30 <ferror@plt+0x3270>
  404c14:	cbz	w0, 404bc0 <ferror@plt+0x3200>
  404c18:	add	w3, w3, #0x10
  404c1c:	str	w3, [sp, #72]
  404c20:	cmp	w3, #0x0
  404c24:	b.gt	404bc0 <ferror@plt+0x3200>
  404c28:	add	x2, x22, w0, sxtw
  404c2c:	b	404bcc <ferror@plt+0x320c>
  404c30:	adrp	x0, 418000 <ferror@plt+0x16640>
  404c34:	adrp	x1, 406000 <ferror@plt+0x4640>
  404c38:	mov	x3, x20
  404c3c:	mov	x2, x21
  404c40:	ldr	w0, [x0, #536]
  404c44:	add	x1, x1, #0x8c0
  404c48:	bl	401940 <errx@plt>
  404c4c:	mov	w0, #0x1                   	// #1
  404c50:	ldp	x19, x20, [sp, #16]
  404c54:	ldp	x21, x22, [sp, #32]
  404c58:	ldp	x29, x30, [sp], #128
  404c5c:	ret
  404c60:	cbz	x1, 404c8c <ferror@plt+0x32cc>
  404c64:	add	x3, x0, x1
  404c68:	sxtb	w2, w2
  404c6c:	b	404c80 <ferror@plt+0x32c0>
  404c70:	b.eq	404c90 <ferror@plt+0x32d0>  // b.none
  404c74:	add	x0, x0, #0x1
  404c78:	cmp	x3, x0
  404c7c:	b.eq	404c8c <ferror@plt+0x32cc>  // b.none
  404c80:	ldrsb	w1, [x0]
  404c84:	cmp	w2, w1
  404c88:	cbnz	w1, 404c70 <ferror@plt+0x32b0>
  404c8c:	mov	x0, #0x0                   	// #0
  404c90:	ret
  404c94:	nop
  404c98:	stp	x29, x30, [sp, #-32]!
  404c9c:	mov	w2, #0xa                   	// #10
  404ca0:	mov	x29, sp
  404ca4:	stp	x19, x20, [sp, #16]
  404ca8:	mov	x20, x1
  404cac:	mov	x19, x0
  404cb0:	bl	404618 <ferror@plt+0x2c58>
  404cb4:	mov	w1, #0xffff                	// #65535
  404cb8:	cmp	w0, w1
  404cbc:	b.hi	404ccc <ferror@plt+0x330c>  // b.pmore
  404cc0:	ldp	x19, x20, [sp, #16]
  404cc4:	ldp	x29, x30, [sp], #32
  404cc8:	ret
  404ccc:	mov	x1, x20
  404cd0:	mov	x0, x19
  404cd4:	bl	4045d8 <ferror@plt+0x2c18>
  404cd8:	stp	x29, x30, [sp, #-32]!
  404cdc:	mov	w2, #0x10                  	// #16
  404ce0:	mov	x29, sp
  404ce4:	stp	x19, x20, [sp, #16]
  404ce8:	mov	x20, x1
  404cec:	mov	x19, x0
  404cf0:	bl	404618 <ferror@plt+0x2c58>
  404cf4:	mov	w1, #0xffff                	// #65535
  404cf8:	cmp	w0, w1
  404cfc:	b.hi	404d0c <ferror@plt+0x334c>  // b.pmore
  404d00:	ldp	x19, x20, [sp, #16]
  404d04:	ldp	x29, x30, [sp], #32
  404d08:	ret
  404d0c:	mov	x1, x20
  404d10:	mov	x0, x19
  404d14:	bl	4045d8 <ferror@plt+0x2c18>
  404d18:	mov	w2, #0xa                   	// #10
  404d1c:	b	404618 <ferror@plt+0x2c58>
  404d20:	mov	w2, #0x10                  	// #16
  404d24:	b	404618 <ferror@plt+0x2c58>
  404d28:	stp	x29, x30, [sp, #-64]!
  404d2c:	mov	x29, sp
  404d30:	stp	x19, x20, [sp, #16]
  404d34:	mov	x19, x0
  404d38:	stp	x21, x22, [sp, #32]
  404d3c:	mov	x21, x1
  404d40:	adrp	x22, 418000 <ferror@plt+0x16640>
  404d44:	str	xzr, [sp, #56]
  404d48:	bl	401970 <__errno_location@plt>
  404d4c:	str	wzr, [x0]
  404d50:	cbz	x19, 404d64 <ferror@plt+0x33a4>
  404d54:	mov	x20, x0
  404d58:	ldrsb	w0, [x19]
  404d5c:	adrp	x22, 418000 <ferror@plt+0x16640>
  404d60:	cbnz	w0, 404d7c <ferror@plt+0x33bc>
  404d64:	ldr	w0, [x22, #536]
  404d68:	adrp	x1, 406000 <ferror@plt+0x4640>
  404d6c:	mov	x3, x19
  404d70:	mov	x2, x21
  404d74:	add	x1, x1, #0x8c0
  404d78:	bl	401940 <errx@plt>
  404d7c:	add	x1, sp, #0x38
  404d80:	mov	x0, x19
  404d84:	mov	w3, #0x0                   	// #0
  404d88:	mov	w2, #0xa                   	// #10
  404d8c:	bl	401710 <__strtol_internal@plt>
  404d90:	ldr	w1, [x20]
  404d94:	cbnz	w1, 404dc0 <ferror@plt+0x3400>
  404d98:	ldr	x1, [sp, #56]
  404d9c:	cmp	x1, x19
  404da0:	b.eq	404d64 <ferror@plt+0x33a4>  // b.none
  404da4:	cbz	x1, 404db0 <ferror@plt+0x33f0>
  404da8:	ldrsb	w1, [x1]
  404dac:	cbnz	w1, 404d64 <ferror@plt+0x33a4>
  404db0:	ldp	x19, x20, [sp, #16]
  404db4:	ldp	x21, x22, [sp, #32]
  404db8:	ldp	x29, x30, [sp], #64
  404dbc:	ret
  404dc0:	ldr	w0, [x22, #536]
  404dc4:	cmp	w1, #0x22
  404dc8:	b.ne	404d64 <ferror@plt+0x33a4>  // b.any
  404dcc:	adrp	x1, 406000 <ferror@plt+0x4640>
  404dd0:	mov	x3, x19
  404dd4:	mov	x2, x21
  404dd8:	add	x1, x1, #0x8c0
  404ddc:	bl	4019a0 <err@plt>
  404de0:	stp	x29, x30, [sp, #-32]!
  404de4:	mov	x29, sp
  404de8:	stp	x19, x20, [sp, #16]
  404dec:	mov	x19, x1
  404df0:	mov	x20, x0
  404df4:	bl	404d28 <ferror@plt+0x3368>
  404df8:	mov	x2, #0x80000000            	// #2147483648
  404dfc:	add	x2, x0, x2
  404e00:	mov	x1, #0xffffffff            	// #4294967295
  404e04:	cmp	x2, x1
  404e08:	b.hi	404e18 <ferror@plt+0x3458>  // b.pmore
  404e0c:	ldp	x19, x20, [sp, #16]
  404e10:	ldp	x29, x30, [sp], #32
  404e14:	ret
  404e18:	bl	401970 <__errno_location@plt>
  404e1c:	mov	x4, x0
  404e20:	adrp	x0, 418000 <ferror@plt+0x16640>
  404e24:	mov	w5, #0x22                  	// #34
  404e28:	adrp	x1, 406000 <ferror@plt+0x4640>
  404e2c:	mov	x3, x20
  404e30:	ldr	w0, [x0, #536]
  404e34:	mov	x2, x19
  404e38:	str	w5, [x4]
  404e3c:	add	x1, x1, #0x8c0
  404e40:	bl	4019a0 <err@plt>
  404e44:	nop
  404e48:	stp	x29, x30, [sp, #-32]!
  404e4c:	mov	x29, sp
  404e50:	stp	x19, x20, [sp, #16]
  404e54:	mov	x19, x1
  404e58:	mov	x20, x0
  404e5c:	bl	404de0 <ferror@plt+0x3420>
  404e60:	add	w2, w0, #0x8, lsl #12
  404e64:	mov	w1, #0xffff                	// #65535
  404e68:	cmp	w2, w1
  404e6c:	b.hi	404e7c <ferror@plt+0x34bc>  // b.pmore
  404e70:	ldp	x19, x20, [sp, #16]
  404e74:	ldp	x29, x30, [sp], #32
  404e78:	ret
  404e7c:	bl	401970 <__errno_location@plt>
  404e80:	mov	x4, x0
  404e84:	adrp	x0, 418000 <ferror@plt+0x16640>
  404e88:	mov	w5, #0x22                  	// #34
  404e8c:	adrp	x1, 406000 <ferror@plt+0x4640>
  404e90:	mov	x3, x20
  404e94:	ldr	w0, [x0, #536]
  404e98:	mov	x2, x19
  404e9c:	str	w5, [x4]
  404ea0:	add	x1, x1, #0x8c0
  404ea4:	bl	4019a0 <err@plt>
  404ea8:	mov	w2, #0xa                   	// #10
  404eac:	b	404510 <ferror@plt+0x2b50>
  404eb0:	mov	w2, #0x10                  	// #16
  404eb4:	b	404510 <ferror@plt+0x2b50>
  404eb8:	stp	x29, x30, [sp, #-64]!
  404ebc:	mov	x29, sp
  404ec0:	stp	x19, x20, [sp, #16]
  404ec4:	mov	x19, x0
  404ec8:	stp	x21, x22, [sp, #32]
  404ecc:	mov	x21, x1
  404ed0:	adrp	x22, 418000 <ferror@plt+0x16640>
  404ed4:	str	xzr, [sp, #56]
  404ed8:	bl	401970 <__errno_location@plt>
  404edc:	str	wzr, [x0]
  404ee0:	cbz	x19, 404ef4 <ferror@plt+0x3534>
  404ee4:	mov	x20, x0
  404ee8:	ldrsb	w0, [x19]
  404eec:	adrp	x22, 418000 <ferror@plt+0x16640>
  404ef0:	cbnz	w0, 404f0c <ferror@plt+0x354c>
  404ef4:	ldr	w0, [x22, #536]
  404ef8:	adrp	x1, 406000 <ferror@plt+0x4640>
  404efc:	mov	x3, x19
  404f00:	mov	x2, x21
  404f04:	add	x1, x1, #0x8c0
  404f08:	bl	401940 <errx@plt>
  404f0c:	mov	x0, x19
  404f10:	add	x1, sp, #0x38
  404f14:	bl	401660 <strtod@plt>
  404f18:	ldr	w0, [x20]
  404f1c:	cbnz	w0, 404f48 <ferror@plt+0x3588>
  404f20:	ldr	x0, [sp, #56]
  404f24:	cmp	x0, x19
  404f28:	b.eq	404ef4 <ferror@plt+0x3534>  // b.none
  404f2c:	cbz	x0, 404f38 <ferror@plt+0x3578>
  404f30:	ldrsb	w0, [x0]
  404f34:	cbnz	w0, 404ef4 <ferror@plt+0x3534>
  404f38:	ldp	x19, x20, [sp, #16]
  404f3c:	ldp	x21, x22, [sp, #32]
  404f40:	ldp	x29, x30, [sp], #64
  404f44:	ret
  404f48:	cmp	w0, #0x22
  404f4c:	ldr	w0, [x22, #536]
  404f50:	b.ne	404ef4 <ferror@plt+0x3534>  // b.any
  404f54:	adrp	x1, 406000 <ferror@plt+0x4640>
  404f58:	mov	x3, x19
  404f5c:	mov	x2, x21
  404f60:	add	x1, x1, #0x8c0
  404f64:	bl	4019a0 <err@plt>
  404f68:	stp	x29, x30, [sp, #-64]!
  404f6c:	mov	x29, sp
  404f70:	stp	x19, x20, [sp, #16]
  404f74:	mov	x19, x0
  404f78:	stp	x21, x22, [sp, #32]
  404f7c:	mov	x21, x1
  404f80:	adrp	x22, 418000 <ferror@plt+0x16640>
  404f84:	str	xzr, [sp, #56]
  404f88:	bl	401970 <__errno_location@plt>
  404f8c:	str	wzr, [x0]
  404f90:	cbz	x19, 404fa4 <ferror@plt+0x35e4>
  404f94:	mov	x20, x0
  404f98:	ldrsb	w0, [x19]
  404f9c:	adrp	x22, 418000 <ferror@plt+0x16640>
  404fa0:	cbnz	w0, 404fbc <ferror@plt+0x35fc>
  404fa4:	ldr	w0, [x22, #536]
  404fa8:	adrp	x1, 406000 <ferror@plt+0x4640>
  404fac:	mov	x3, x19
  404fb0:	mov	x2, x21
  404fb4:	add	x1, x1, #0x8c0
  404fb8:	bl	401940 <errx@plt>
  404fbc:	add	x1, sp, #0x38
  404fc0:	mov	x0, x19
  404fc4:	mov	w2, #0xa                   	// #10
  404fc8:	bl	401880 <strtol@plt>
  404fcc:	ldr	w1, [x20]
  404fd0:	cbnz	w1, 404ffc <ferror@plt+0x363c>
  404fd4:	ldr	x1, [sp, #56]
  404fd8:	cmp	x1, x19
  404fdc:	b.eq	404fa4 <ferror@plt+0x35e4>  // b.none
  404fe0:	cbz	x1, 404fec <ferror@plt+0x362c>
  404fe4:	ldrsb	w1, [x1]
  404fe8:	cbnz	w1, 404fa4 <ferror@plt+0x35e4>
  404fec:	ldp	x19, x20, [sp, #16]
  404ff0:	ldp	x21, x22, [sp, #32]
  404ff4:	ldp	x29, x30, [sp], #64
  404ff8:	ret
  404ffc:	ldr	w0, [x22, #536]
  405000:	cmp	w1, #0x22
  405004:	b.ne	404fa4 <ferror@plt+0x35e4>  // b.any
  405008:	adrp	x1, 406000 <ferror@plt+0x4640>
  40500c:	mov	x3, x19
  405010:	mov	x2, x21
  405014:	add	x1, x1, #0x8c0
  405018:	bl	4019a0 <err@plt>
  40501c:	nop
  405020:	stp	x29, x30, [sp, #-64]!
  405024:	mov	x29, sp
  405028:	stp	x19, x20, [sp, #16]
  40502c:	mov	x19, x0
  405030:	stp	x21, x22, [sp, #32]
  405034:	mov	x21, x1
  405038:	adrp	x22, 418000 <ferror@plt+0x16640>
  40503c:	str	xzr, [sp, #56]
  405040:	bl	401970 <__errno_location@plt>
  405044:	str	wzr, [x0]
  405048:	cbz	x19, 40505c <ferror@plt+0x369c>
  40504c:	mov	x20, x0
  405050:	ldrsb	w0, [x19]
  405054:	adrp	x22, 418000 <ferror@plt+0x16640>
  405058:	cbnz	w0, 405074 <ferror@plt+0x36b4>
  40505c:	ldr	w0, [x22, #536]
  405060:	adrp	x1, 406000 <ferror@plt+0x4640>
  405064:	mov	x3, x19
  405068:	mov	x2, x21
  40506c:	add	x1, x1, #0x8c0
  405070:	bl	401940 <errx@plt>
  405074:	add	x1, sp, #0x38
  405078:	mov	x0, x19
  40507c:	mov	w2, #0xa                   	// #10
  405080:	bl	401600 <strtoul@plt>
  405084:	ldr	w1, [x20]
  405088:	cbnz	w1, 4050b4 <ferror@plt+0x36f4>
  40508c:	ldr	x1, [sp, #56]
  405090:	cmp	x1, x19
  405094:	b.eq	40505c <ferror@plt+0x369c>  // b.none
  405098:	cbz	x1, 4050a4 <ferror@plt+0x36e4>
  40509c:	ldrsb	w1, [x1]
  4050a0:	cbnz	w1, 40505c <ferror@plt+0x369c>
  4050a4:	ldp	x19, x20, [sp, #16]
  4050a8:	ldp	x21, x22, [sp, #32]
  4050ac:	ldp	x29, x30, [sp], #64
  4050b0:	ret
  4050b4:	ldr	w0, [x22, #536]
  4050b8:	cmp	w1, #0x22
  4050bc:	b.ne	40505c <ferror@plt+0x369c>  // b.any
  4050c0:	adrp	x1, 406000 <ferror@plt+0x4640>
  4050c4:	mov	x3, x19
  4050c8:	mov	x2, x21
  4050cc:	add	x1, x1, #0x8c0
  4050d0:	bl	4019a0 <err@plt>
  4050d4:	nop
  4050d8:	stp	x29, x30, [sp, #-48]!
  4050dc:	mov	x29, sp
  4050e0:	stp	x19, x20, [sp, #16]
  4050e4:	mov	x19, x1
  4050e8:	mov	x20, x0
  4050ec:	add	x1, sp, #0x28
  4050f0:	bl	404a30 <ferror@plt+0x3070>
  4050f4:	cbz	w0, 40512c <ferror@plt+0x376c>
  4050f8:	bl	401970 <__errno_location@plt>
  4050fc:	ldr	w1, [x0]
  405100:	adrp	x2, 418000 <ferror@plt+0x16640>
  405104:	mov	x3, x20
  405108:	ldr	w0, [x2, #536]
  40510c:	mov	x2, x19
  405110:	cbz	w1, 405120 <ferror@plt+0x3760>
  405114:	adrp	x1, 406000 <ferror@plt+0x4640>
  405118:	add	x1, x1, #0x8c0
  40511c:	bl	4019a0 <err@plt>
  405120:	adrp	x1, 406000 <ferror@plt+0x4640>
  405124:	add	x1, x1, #0x8c0
  405128:	bl	401940 <errx@plt>
  40512c:	ldp	x19, x20, [sp, #16]
  405130:	ldr	x0, [sp, #40]
  405134:	ldp	x29, x30, [sp], #48
  405138:	ret
  40513c:	nop
  405140:	stp	x29, x30, [sp, #-32]!
  405144:	mov	x29, sp
  405148:	str	x19, [sp, #16]
  40514c:	mov	x19, x1
  405150:	mov	x1, x2
  405154:	bl	404eb8 <ferror@plt+0x34f8>
  405158:	fcvtzs	d2, d0
  40515c:	mov	x0, #0x848000000000        	// #145685290680320
  405160:	movk	x0, #0x412e, lsl #48
  405164:	fmov	d1, x0
  405168:	scvtf	d3, d2
  40516c:	fsub	d0, d0, d3
  405170:	fmul	d0, d0, d1
  405174:	fcvtzs	d0, d0
  405178:	stp	d2, d0, [x19]
  40517c:	ldr	x19, [sp, #16]
  405180:	ldp	x29, x30, [sp], #32
  405184:	ret
  405188:	mov	w2, w0
  40518c:	mov	x0, x1
  405190:	and	w1, w2, #0xf000
  405194:	add	x14, x0, #0x1
  405198:	cmp	w1, #0x4, lsl #12
  40519c:	add	x13, x0, #0x2
  4051a0:	add	x12, x0, #0x3
  4051a4:	add	x11, x0, #0x4
  4051a8:	add	x10, x0, #0x5
  4051ac:	add	x9, x0, #0x6
  4051b0:	add	x8, x0, #0x7
  4051b4:	add	x7, x0, #0x8
  4051b8:	add	x6, x0, #0x9
  4051bc:	b.eq	405328 <ferror@plt+0x3968>  // b.none
  4051c0:	cmp	w1, #0xa, lsl #12
  4051c4:	b.eq	40521c <ferror@plt+0x385c>  // b.none
  4051c8:	cmp	w1, #0x2, lsl #12
  4051cc:	b.eq	405348 <ferror@plt+0x3988>  // b.none
  4051d0:	cmp	w1, #0x6, lsl #12
  4051d4:	b.eq	405338 <ferror@plt+0x3978>  // b.none
  4051d8:	cmp	w1, #0xc, lsl #12
  4051dc:	b.eq	405358 <ferror@plt+0x3998>  // b.none
  4051e0:	cmp	w1, #0x1, lsl #12
  4051e4:	b.eq	405368 <ferror@plt+0x39a8>  // b.none
  4051e8:	cmp	w1, #0x8, lsl #12
  4051ec:	b.eq	405378 <ferror@plt+0x39b8>  // b.none
  4051f0:	mov	x4, x6
  4051f4:	mov	x6, x7
  4051f8:	mov	x7, x8
  4051fc:	mov	x8, x9
  405200:	mov	x9, x10
  405204:	mov	x10, x11
  405208:	mov	x11, x12
  40520c:	mov	x12, x13
  405210:	mov	x13, x14
  405214:	mov	x14, x0
  405218:	b	405228 <ferror@plt+0x3868>
  40521c:	mov	x4, x0
  405220:	mov	w1, #0x6c                  	// #108
  405224:	strb	w1, [x4], #10
  405228:	tst	x2, #0x100
  40522c:	mov	w5, #0x2d                  	// #45
  405230:	mov	w3, #0x72                  	// #114
  405234:	csel	w3, w3, w5, ne  // ne = any
  405238:	tst	x2, #0x80
  40523c:	strb	w3, [x14]
  405240:	mov	w3, #0x77                  	// #119
  405244:	csel	w3, w3, w5, ne  // ne = any
  405248:	strb	w3, [x13]
  40524c:	and	w1, w2, #0x40
  405250:	tbz	w2, #11, 4052f0 <ferror@plt+0x3930>
  405254:	cmp	w1, #0x0
  405258:	mov	w3, #0x53                  	// #83
  40525c:	mov	w1, #0x73                  	// #115
  405260:	csel	w1, w1, w3, ne  // ne = any
  405264:	tst	x2, #0x20
  405268:	strb	w1, [x12]
  40526c:	mov	w5, #0x2d                  	// #45
  405270:	mov	w3, #0x72                  	// #114
  405274:	csel	w3, w3, w5, ne  // ne = any
  405278:	tst	x2, #0x10
  40527c:	strb	w3, [x11]
  405280:	mov	w3, #0x77                  	// #119
  405284:	csel	w3, w3, w5, ne  // ne = any
  405288:	strb	w3, [x10]
  40528c:	and	w1, w2, #0x8
  405290:	tbz	w2, #10, 405318 <ferror@plt+0x3958>
  405294:	cmp	w1, #0x0
  405298:	mov	w3, #0x53                  	// #83
  40529c:	mov	w1, #0x73                  	// #115
  4052a0:	csel	w1, w1, w3, ne  // ne = any
  4052a4:	tst	x2, #0x4
  4052a8:	strb	w1, [x9]
  4052ac:	mov	w5, #0x2d                  	// #45
  4052b0:	mov	w3, #0x72                  	// #114
  4052b4:	csel	w3, w3, w5, ne  // ne = any
  4052b8:	tst	x2, #0x2
  4052bc:	strb	w3, [x8]
  4052c0:	mov	w3, #0x77                  	// #119
  4052c4:	csel	w3, w3, w5, ne  // ne = any
  4052c8:	strb	w3, [x7]
  4052cc:	and	w1, w2, #0x1
  4052d0:	tbz	w2, #9, 405300 <ferror@plt+0x3940>
  4052d4:	cmp	w1, #0x0
  4052d8:	mov	w2, #0x54                  	// #84
  4052dc:	mov	w1, #0x74                  	// #116
  4052e0:	csel	w1, w1, w2, ne  // ne = any
  4052e4:	strb	w1, [x6]
  4052e8:	strb	wzr, [x4]
  4052ec:	ret
  4052f0:	cmp	w1, #0x0
  4052f4:	mov	w1, #0x78                  	// #120
  4052f8:	csel	w1, w1, w5, ne  // ne = any
  4052fc:	b	405264 <ferror@plt+0x38a4>
  405300:	cmp	w1, #0x0
  405304:	mov	w1, #0x78                  	// #120
  405308:	csel	w1, w1, w5, ne  // ne = any
  40530c:	strb	w1, [x6]
  405310:	strb	wzr, [x4]
  405314:	ret
  405318:	cmp	w1, #0x0
  40531c:	mov	w1, #0x78                  	// #120
  405320:	csel	w1, w1, w5, ne  // ne = any
  405324:	b	4052a4 <ferror@plt+0x38e4>
  405328:	mov	x4, x0
  40532c:	mov	w1, #0x64                  	// #100
  405330:	strb	w1, [x4], #10
  405334:	b	405228 <ferror@plt+0x3868>
  405338:	mov	x4, x0
  40533c:	mov	w1, #0x62                  	// #98
  405340:	strb	w1, [x4], #10
  405344:	b	405228 <ferror@plt+0x3868>
  405348:	mov	x4, x0
  40534c:	mov	w1, #0x63                  	// #99
  405350:	strb	w1, [x4], #10
  405354:	b	405228 <ferror@plt+0x3868>
  405358:	mov	x4, x0
  40535c:	mov	w1, #0x73                  	// #115
  405360:	strb	w1, [x4], #10
  405364:	b	405228 <ferror@plt+0x3868>
  405368:	mov	x4, x0
  40536c:	mov	w1, #0x70                  	// #112
  405370:	strb	w1, [x4], #10
  405374:	b	405228 <ferror@plt+0x3868>
  405378:	mov	x4, x0
  40537c:	mov	w1, #0x2d                  	// #45
  405380:	strb	w1, [x4], #10
  405384:	b	405228 <ferror@plt+0x3868>
  405388:	stp	x29, x30, [sp, #-96]!
  40538c:	mov	x29, sp
  405390:	stp	x19, x20, [sp, #16]
  405394:	stp	x21, x22, [sp, #32]
  405398:	add	x21, sp, #0x38
  40539c:	mov	x4, x21
  4053a0:	tbz	w0, #1, 4053b0 <ferror@plt+0x39f0>
  4053a4:	add	x4, x21, #0x1
  4053a8:	mov	w2, #0x20                  	// #32
  4053ac:	strb	w2, [sp, #56]
  4053b0:	mov	w2, #0xa                   	// #10
  4053b4:	mov	x5, #0x1                   	// #1
  4053b8:	lsl	x3, x5, x2
  4053bc:	cmp	x1, x3
  4053c0:	b.cc	4054d4 <ferror@plt+0x3b14>  // b.lo, b.ul, b.last
  4053c4:	add	w2, w2, #0xa
  4053c8:	cmp	w2, #0x46
  4053cc:	b.ne	4053b8 <ferror@plt+0x39f8>  // b.any
  4053d0:	mov	w19, #0x3c                  	// #60
  4053d4:	mov	w8, #0xcccd                	// #52429
  4053d8:	adrp	x6, 406000 <ferror@plt+0x4640>
  4053dc:	movk	w8, #0xcccc, lsl #16
  4053e0:	add	x6, x6, #0x8f0
  4053e4:	mov	x5, #0xffffffffffffffff    	// #-1
  4053e8:	and	w7, w0, #0x1
  4053ec:	umull	x8, w19, w8
  4053f0:	lsl	x5, x5, x19
  4053f4:	lsr	x19, x1, x19
  4053f8:	bic	x5, x1, x5
  4053fc:	mov	w3, w19
  405400:	lsr	x8, x8, #35
  405404:	ldrsb	w1, [x6, w8, sxtw]
  405408:	strb	w1, [x4]
  40540c:	cmp	w1, #0x42
  405410:	add	x1, x4, #0x1
  405414:	csel	w7, w7, wzr, ne  // ne = any
  405418:	cbz	w7, 405428 <ferror@plt+0x3a68>
  40541c:	add	x1, x4, #0x3
  405420:	mov	w6, #0x4269                	// #17001
  405424:	sturh	w6, [x4, #1]
  405428:	strb	wzr, [x1]
  40542c:	cbz	x5, 4054e8 <ferror@plt+0x3b28>
  405430:	sub	w2, w2, #0x14
  405434:	lsr	x2, x5, x2
  405438:	tbz	w0, #2, 40551c <ferror@plt+0x3b5c>
  40543c:	add	x2, x2, #0x5
  405440:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405444:	movk	x0, #0xcccd
  405448:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40544c:	movk	x4, #0x1999, lsl #48
  405450:	umulh	x20, x2, x0
  405454:	lsr	x20, x20, #3
  405458:	mul	x1, x20, x0
  40545c:	umulh	x0, x20, x0
  405460:	ror	x1, x1, #1
  405464:	lsr	x0, x0, #3
  405468:	cmp	x1, x4
  40546c:	csel	x20, x20, x0, hi  // hi = pmore
  405470:	cbz	x20, 4054e8 <ferror@plt+0x3b28>
  405474:	bl	4016c0 <localeconv@plt>
  405478:	cbz	x0, 40554c <ferror@plt+0x3b8c>
  40547c:	ldr	x4, [x0]
  405480:	cbz	x4, 40554c <ferror@plt+0x3b8c>
  405484:	ldrsb	w1, [x4]
  405488:	adrp	x0, 406000 <ferror@plt+0x4640>
  40548c:	add	x0, x0, #0x748
  405490:	cmp	w1, #0x0
  405494:	csel	x4, x0, x4, eq  // eq = none
  405498:	mov	x6, x21
  40549c:	mov	x5, x20
  4054a0:	mov	w3, w19
  4054a4:	adrp	x2, 406000 <ferror@plt+0x4640>
  4054a8:	add	x2, x2, #0x8f8
  4054ac:	add	x22, sp, #0x40
  4054b0:	mov	x1, #0x20                  	// #32
  4054b4:	mov	x0, x22
  4054b8:	bl	4016b0 <snprintf@plt>
  4054bc:	mov	x0, x22
  4054c0:	bl	4017c0 <strdup@plt>
  4054c4:	ldp	x19, x20, [sp, #16]
  4054c8:	ldp	x21, x22, [sp, #32]
  4054cc:	ldp	x29, x30, [sp], #96
  4054d0:	ret
  4054d4:	subs	w19, w2, #0xa
  4054d8:	b.ne	4053d4 <ferror@plt+0x3a14>  // b.any
  4054dc:	mov	w3, w1
  4054e0:	mov	w0, #0x42                  	// #66
  4054e4:	strh	w0, [x4]
  4054e8:	mov	x4, x21
  4054ec:	adrp	x2, 406000 <ferror@plt+0x4640>
  4054f0:	add	x2, x2, #0x908
  4054f4:	add	x22, sp, #0x40
  4054f8:	mov	x1, #0x20                  	// #32
  4054fc:	mov	x0, x22
  405500:	bl	4016b0 <snprintf@plt>
  405504:	mov	x0, x22
  405508:	bl	4017c0 <strdup@plt>
  40550c:	ldp	x19, x20, [sp, #16]
  405510:	ldp	x21, x22, [sp, #32]
  405514:	ldp	x29, x30, [sp], #96
  405518:	ret
  40551c:	add	x2, x2, #0x32
  405520:	mov	x5, #0xf5c3                	// #62915
  405524:	movk	x5, #0x5c28, lsl #16
  405528:	lsr	x20, x2, #2
  40552c:	movk	x5, #0xc28f, lsl #32
  405530:	movk	x5, #0x28f5, lsl #48
  405534:	umulh	x20, x20, x5
  405538:	lsr	x20, x20, #2
  40553c:	cmp	x20, #0xa
  405540:	b.ne	405470 <ferror@plt+0x3ab0>  // b.any
  405544:	add	w3, w19, #0x1
  405548:	b	4054e8 <ferror@plt+0x3b28>
  40554c:	adrp	x4, 406000 <ferror@plt+0x4640>
  405550:	add	x4, x4, #0x748
  405554:	b	405498 <ferror@plt+0x3ad8>
  405558:	cbz	x0, 405654 <ferror@plt+0x3c94>
  40555c:	stp	x29, x30, [sp, #-64]!
  405560:	mov	x29, sp
  405564:	stp	x19, x20, [sp, #16]
  405568:	mov	x20, x0
  40556c:	ldrsb	w4, [x0]
  405570:	cbz	w4, 405644 <ferror@plt+0x3c84>
  405574:	cmp	x1, #0x0
  405578:	stp	x21, x22, [sp, #32]
  40557c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405580:	stp	x23, x24, [sp, #48]
  405584:	mov	x21, x2
  405588:	mov	x23, x1
  40558c:	mov	x22, x3
  405590:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405594:	b.eq	40563c <ferror@plt+0x3c7c>  // b.none
  405598:	mov	x19, #0x0                   	// #0
  40559c:	nop
  4055a0:	cmp	w4, #0x2c
  4055a4:	ldrsb	w4, [x20, #1]
  4055a8:	b.eq	4055d4 <ferror@plt+0x3c14>  // b.none
  4055ac:	cbz	w4, 4055dc <ferror@plt+0x3c1c>
  4055b0:	add	x20, x20, #0x1
  4055b4:	cmp	x21, x19
  4055b8:	b.hi	4055a0 <ferror@plt+0x3be0>  // b.pmore
  4055bc:	mov	w0, #0xfffffffe            	// #-2
  4055c0:	ldp	x19, x20, [sp, #16]
  4055c4:	ldp	x21, x22, [sp, #32]
  4055c8:	ldp	x23, x24, [sp, #48]
  4055cc:	ldp	x29, x30, [sp], #64
  4055d0:	ret
  4055d4:	mov	x24, x20
  4055d8:	cbnz	w4, 4055e0 <ferror@plt+0x3c20>
  4055dc:	add	x24, x20, #0x1
  4055e0:	cmp	x0, x24
  4055e4:	b.cs	40563c <ferror@plt+0x3c7c>  // b.hs, b.nlast
  4055e8:	sub	x1, x24, x0
  4055ec:	blr	x22
  4055f0:	cmn	w0, #0x1
  4055f4:	b.eq	40563c <ferror@plt+0x3c7c>  // b.none
  4055f8:	str	w0, [x23, x19, lsl #2]
  4055fc:	add	x19, x19, #0x1
  405600:	ldrsb	w0, [x24]
  405604:	cbz	w0, 405624 <ferror@plt+0x3c64>
  405608:	mov	x0, x20
  40560c:	ldrsb	w4, [x0, #1]!
  405610:	cbz	w4, 405624 <ferror@plt+0x3c64>
  405614:	cmp	x21, x19
  405618:	b.ls	4055bc <ferror@plt+0x3bfc>  // b.plast
  40561c:	mov	x20, x0
  405620:	b	4055a0 <ferror@plt+0x3be0>
  405624:	mov	w0, w19
  405628:	ldp	x19, x20, [sp, #16]
  40562c:	ldp	x21, x22, [sp, #32]
  405630:	ldp	x23, x24, [sp, #48]
  405634:	ldp	x29, x30, [sp], #64
  405638:	ret
  40563c:	ldp	x21, x22, [sp, #32]
  405640:	ldp	x23, x24, [sp, #48]
  405644:	mov	w0, #0xffffffff            	// #-1
  405648:	ldp	x19, x20, [sp, #16]
  40564c:	ldp	x29, x30, [sp], #64
  405650:	ret
  405654:	mov	w0, #0xffffffff            	// #-1
  405658:	ret
  40565c:	nop
  405660:	cbz	x0, 4056dc <ferror@plt+0x3d1c>
  405664:	stp	x29, x30, [sp, #-32]!
  405668:	mov	x29, sp
  40566c:	str	x19, [sp, #16]
  405670:	mov	x19, x3
  405674:	mov	x3, x4
  405678:	cmp	x19, #0x0
  40567c:	ldrsb	w4, [x0]
  405680:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  405684:	b.eq	4056d4 <ferror@plt+0x3d14>  // b.none
  405688:	ldr	x5, [x19]
  40568c:	cmp	x5, x2
  405690:	b.hi	4056d4 <ferror@plt+0x3d14>  // b.pmore
  405694:	cmp	w4, #0x2b
  405698:	b.eq	4056c4 <ferror@plt+0x3d04>  // b.none
  40569c:	str	xzr, [x19]
  4056a0:	bl	405558 <ferror@plt+0x3b98>
  4056a4:	cmp	w0, #0x0
  4056a8:	b.le	4056b8 <ferror@plt+0x3cf8>
  4056ac:	ldr	x1, [x19]
  4056b0:	add	x1, x1, w0, sxtw
  4056b4:	str	x1, [x19]
  4056b8:	ldr	x19, [sp, #16]
  4056bc:	ldp	x29, x30, [sp], #32
  4056c0:	ret
  4056c4:	add	x0, x0, #0x1
  4056c8:	add	x1, x1, x5, lsl #2
  4056cc:	sub	x2, x2, x5
  4056d0:	b	4056a0 <ferror@plt+0x3ce0>
  4056d4:	mov	w0, #0xffffffff            	// #-1
  4056d8:	b	4056b8 <ferror@plt+0x3cf8>
  4056dc:	mov	w0, #0xffffffff            	// #-1
  4056e0:	ret
  4056e4:	nop
  4056e8:	cmp	x2, #0x0
  4056ec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4056f0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4056f4:	b.eq	4057d0 <ferror@plt+0x3e10>  // b.none
  4056f8:	stp	x29, x30, [sp, #-64]!
  4056fc:	mov	x29, sp
  405700:	stp	x19, x20, [sp, #16]
  405704:	mov	x20, x2
  405708:	mov	x19, x0
  40570c:	stp	x21, x22, [sp, #32]
  405710:	mov	w21, #0x1                   	// #1
  405714:	str	x23, [sp, #48]
  405718:	mov	x23, x1
  40571c:	ldrsb	w3, [x0]
  405720:	cbz	w3, 4057b8 <ferror@plt+0x3df8>
  405724:	nop
  405728:	cmp	w3, #0x2c
  40572c:	ldrsb	w3, [x19, #1]
  405730:	b.eq	405748 <ferror@plt+0x3d88>  // b.none
  405734:	cbz	w3, 405794 <ferror@plt+0x3dd4>
  405738:	add	x19, x19, #0x1
  40573c:	cmp	w3, #0x2c
  405740:	ldrsb	w3, [x19, #1]
  405744:	b.ne	405734 <ferror@plt+0x3d74>  // b.any
  405748:	mov	x22, x19
  40574c:	cbz	w3, 405794 <ferror@plt+0x3dd4>
  405750:	cmp	x0, x22
  405754:	b.cs	4057a0 <ferror@plt+0x3de0>  // b.hs, b.nlast
  405758:	sub	x1, x22, x0
  40575c:	blr	x20
  405760:	tbnz	w0, #31, 4057a4 <ferror@plt+0x3de4>
  405764:	asr	w2, w0, #3
  405768:	and	w0, w0, #0x7
  40576c:	lsl	w0, w21, w0
  405770:	ldrb	w1, [x23, w2, sxtw]
  405774:	orr	w0, w0, w1
  405778:	strb	w0, [x23, w2, sxtw]
  40577c:	ldrsb	w0, [x22]
  405780:	cbz	w0, 4057b8 <ferror@plt+0x3df8>
  405784:	ldrsb	w3, [x19, #1]!
  405788:	cbz	w3, 4057b8 <ferror@plt+0x3df8>
  40578c:	mov	x0, x19
  405790:	b	405728 <ferror@plt+0x3d68>
  405794:	add	x22, x19, #0x1
  405798:	cmp	x0, x22
  40579c:	b.cc	405758 <ferror@plt+0x3d98>  // b.lo, b.ul, b.last
  4057a0:	mov	w0, #0xffffffff            	// #-1
  4057a4:	ldp	x19, x20, [sp, #16]
  4057a8:	ldp	x21, x22, [sp, #32]
  4057ac:	ldr	x23, [sp, #48]
  4057b0:	ldp	x29, x30, [sp], #64
  4057b4:	ret
  4057b8:	mov	w0, #0x0                   	// #0
  4057bc:	ldp	x19, x20, [sp, #16]
  4057c0:	ldp	x21, x22, [sp, #32]
  4057c4:	ldr	x23, [sp, #48]
  4057c8:	ldp	x29, x30, [sp], #64
  4057cc:	ret
  4057d0:	mov	w0, #0xffffffea            	// #-22
  4057d4:	ret
  4057d8:	cmp	x2, #0x0
  4057dc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4057e0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4057e4:	b.eq	4058a4 <ferror@plt+0x3ee4>  // b.none
  4057e8:	stp	x29, x30, [sp, #-48]!
  4057ec:	mov	x29, sp
  4057f0:	stp	x19, x20, [sp, #16]
  4057f4:	mov	x19, x0
  4057f8:	stp	x21, x22, [sp, #32]
  4057fc:	mov	x21, x2
  405800:	mov	x22, x1
  405804:	ldrsb	w3, [x0]
  405808:	cbz	w3, 405890 <ferror@plt+0x3ed0>
  40580c:	nop
  405810:	cmp	w3, #0x2c
  405814:	ldrsb	w3, [x19, #1]
  405818:	b.eq	405830 <ferror@plt+0x3e70>  // b.none
  40581c:	cbz	w3, 405870 <ferror@plt+0x3eb0>
  405820:	add	x19, x19, #0x1
  405824:	cmp	w3, #0x2c
  405828:	ldrsb	w3, [x19, #1]
  40582c:	b.ne	40581c <ferror@plt+0x3e5c>  // b.any
  405830:	mov	x20, x19
  405834:	cbz	w3, 405870 <ferror@plt+0x3eb0>
  405838:	cmp	x0, x20
  40583c:	b.cs	40587c <ferror@plt+0x3ebc>  // b.hs, b.nlast
  405840:	sub	x1, x20, x0
  405844:	blr	x21
  405848:	tbnz	x0, #63, 405880 <ferror@plt+0x3ec0>
  40584c:	ldr	x2, [x22]
  405850:	orr	x0, x2, x0
  405854:	str	x0, [x22]
  405858:	ldrsb	w0, [x20]
  40585c:	cbz	w0, 405890 <ferror@plt+0x3ed0>
  405860:	ldrsb	w3, [x19, #1]!
  405864:	cbz	w3, 405890 <ferror@plt+0x3ed0>
  405868:	mov	x0, x19
  40586c:	b	405810 <ferror@plt+0x3e50>
  405870:	add	x20, x19, #0x1
  405874:	cmp	x0, x20
  405878:	b.cc	405840 <ferror@plt+0x3e80>  // b.lo, b.ul, b.last
  40587c:	mov	w0, #0xffffffff            	// #-1
  405880:	ldp	x19, x20, [sp, #16]
  405884:	ldp	x21, x22, [sp, #32]
  405888:	ldp	x29, x30, [sp], #48
  40588c:	ret
  405890:	mov	w0, #0x0                   	// #0
  405894:	ldp	x19, x20, [sp, #16]
  405898:	ldp	x21, x22, [sp, #32]
  40589c:	ldp	x29, x30, [sp], #48
  4058a0:	ret
  4058a4:	mov	w0, #0xffffffea            	// #-22
  4058a8:	ret
  4058ac:	nop
  4058b0:	stp	x29, x30, [sp, #-80]!
  4058b4:	mov	x29, sp
  4058b8:	str	xzr, [sp, #72]
  4058bc:	cbz	x0, 405950 <ferror@plt+0x3f90>
  4058c0:	stp	x19, x20, [sp, #16]
  4058c4:	mov	x19, x0
  4058c8:	mov	x20, x2
  4058cc:	stp	x21, x22, [sp, #32]
  4058d0:	mov	w21, w3
  4058d4:	stp	x23, x24, [sp, #48]
  4058d8:	mov	x23, x1
  4058dc:	str	w3, [x1]
  4058e0:	str	w3, [x2]
  4058e4:	bl	401970 <__errno_location@plt>
  4058e8:	str	wzr, [x0]
  4058ec:	mov	x22, x0
  4058f0:	ldrsb	w0, [x19]
  4058f4:	cmp	w0, #0x3a
  4058f8:	b.eq	40595c <ferror@plt+0x3f9c>  // b.none
  4058fc:	add	x24, sp, #0x48
  405900:	mov	x0, x19
  405904:	mov	x1, x24
  405908:	mov	w2, #0xa                   	// #10
  40590c:	bl	401880 <strtol@plt>
  405910:	str	w0, [x23]
  405914:	str	w0, [x20]
  405918:	ldr	w0, [x22]
  40591c:	cbnz	w0, 405994 <ferror@plt+0x3fd4>
  405920:	ldr	x2, [sp, #72]
  405924:	cmp	x2, #0x0
  405928:	ccmp	x2, x19, #0x4, ne  // ne = any
  40592c:	b.eq	405994 <ferror@plt+0x3fd4>  // b.none
  405930:	ldrsb	w3, [x2]
  405934:	cmp	w3, #0x3a
  405938:	b.eq	4059a8 <ferror@plt+0x3fe8>  // b.none
  40593c:	cmp	w3, #0x2d
  405940:	b.eq	4059c4 <ferror@plt+0x4004>  // b.none
  405944:	ldp	x19, x20, [sp, #16]
  405948:	ldp	x21, x22, [sp, #32]
  40594c:	ldp	x23, x24, [sp, #48]
  405950:	mov	w0, #0x0                   	// #0
  405954:	ldp	x29, x30, [sp], #80
  405958:	ret
  40595c:	add	x19, x19, #0x1
  405960:	add	x1, sp, #0x48
  405964:	mov	x0, x19
  405968:	mov	w2, #0xa                   	// #10
  40596c:	bl	401880 <strtol@plt>
  405970:	str	w0, [x20]
  405974:	ldr	w0, [x22]
  405978:	cbnz	w0, 405994 <ferror@plt+0x3fd4>
  40597c:	ldr	x0, [sp, #72]
  405980:	cbz	x0, 405994 <ferror@plt+0x3fd4>
  405984:	ldrsb	w1, [x0]
  405988:	cmp	w1, #0x0
  40598c:	ccmp	x0, x19, #0x4, eq  // eq = none
  405990:	b.ne	405944 <ferror@plt+0x3f84>  // b.any
  405994:	mov	w0, #0xffffffff            	// #-1
  405998:	ldp	x19, x20, [sp, #16]
  40599c:	ldp	x21, x22, [sp, #32]
  4059a0:	ldp	x23, x24, [sp, #48]
  4059a4:	b	405954 <ferror@plt+0x3f94>
  4059a8:	ldrsb	w1, [x2, #1]
  4059ac:	cbnz	w1, 4059c4 <ferror@plt+0x4004>
  4059b0:	ldp	x23, x24, [sp, #48]
  4059b4:	str	w21, [x20]
  4059b8:	ldp	x19, x20, [sp, #16]
  4059bc:	ldp	x21, x22, [sp, #32]
  4059c0:	b	405954 <ferror@plt+0x3f94>
  4059c4:	str	wzr, [x22]
  4059c8:	add	x19, x2, #0x1
  4059cc:	mov	x1, x24
  4059d0:	mov	x0, x19
  4059d4:	mov	w2, #0xa                   	// #10
  4059d8:	str	xzr, [sp, #72]
  4059dc:	bl	401880 <strtol@plt>
  4059e0:	str	w0, [x20]
  4059e4:	ldr	w0, [x22]
  4059e8:	cbz	w0, 40597c <ferror@plt+0x3fbc>
  4059ec:	b	405994 <ferror@plt+0x3fd4>
  4059f0:	cmp	x1, #0x0
  4059f4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4059f8:	b.eq	405acc <ferror@plt+0x410c>  // b.none
  4059fc:	stp	x29, x30, [sp, #-80]!
  405a00:	mov	x29, sp
  405a04:	stp	x19, x20, [sp, #16]
  405a08:	mov	x19, x1
  405a0c:	stp	x21, x22, [sp, #32]
  405a10:	add	x22, sp, #0x48
  405a14:	str	x23, [sp, #48]
  405a18:	add	x23, sp, #0x40
  405a1c:	b	405a40 <ferror@plt+0x4080>
  405a20:	cmp	x20, #0x0
  405a24:	add	x19, x3, x4
  405a28:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405a2c:	ccmp	x21, x4, #0x0, ne  // ne = any
  405a30:	b.ne	405ab4 <ferror@plt+0x40f4>  // b.any
  405a34:	bl	401720 <strncmp@plt>
  405a38:	cbnz	w0, 405ab4 <ferror@plt+0x40f4>
  405a3c:	add	x0, x20, x21
  405a40:	mov	x1, x23
  405a44:	bl	4043e8 <ferror@plt+0x2a28>
  405a48:	mov	x1, x22
  405a4c:	mov	x20, x0
  405a50:	mov	x0, x19
  405a54:	bl	4043e8 <ferror@plt+0x2a28>
  405a58:	ldp	x21, x4, [sp, #64]
  405a5c:	mov	x3, x0
  405a60:	mov	x1, x3
  405a64:	mov	x0, x20
  405a68:	mov	x2, x21
  405a6c:	adds	x5, x21, x4
  405a70:	b.eq	405a9c <ferror@plt+0x40dc>  // b.none
  405a74:	cmp	x5, #0x1
  405a78:	b.ne	405a20 <ferror@plt+0x4060>  // b.any
  405a7c:	cbz	x20, 405a8c <ferror@plt+0x40cc>
  405a80:	ldrsb	w5, [x20]
  405a84:	cmp	w5, #0x2f
  405a88:	b.eq	405a9c <ferror@plt+0x40dc>  // b.none
  405a8c:	cbz	x3, 405ab4 <ferror@plt+0x40f4>
  405a90:	ldrsb	w5, [x3]
  405a94:	cmp	w5, #0x2f
  405a98:	b.ne	405a20 <ferror@plt+0x4060>  // b.any
  405a9c:	mov	w0, #0x1                   	// #1
  405aa0:	ldp	x19, x20, [sp, #16]
  405aa4:	ldp	x21, x22, [sp, #32]
  405aa8:	ldr	x23, [sp, #48]
  405aac:	ldp	x29, x30, [sp], #80
  405ab0:	ret
  405ab4:	mov	w0, #0x0                   	// #0
  405ab8:	ldp	x19, x20, [sp, #16]
  405abc:	ldp	x21, x22, [sp, #32]
  405ac0:	ldr	x23, [sp, #48]
  405ac4:	ldp	x29, x30, [sp], #80
  405ac8:	ret
  405acc:	mov	w0, #0x0                   	// #0
  405ad0:	ret
  405ad4:	nop
  405ad8:	stp	x29, x30, [sp, #-64]!
  405adc:	mov	x29, sp
  405ae0:	stp	x19, x20, [sp, #16]
  405ae4:	mov	x19, x1
  405ae8:	orr	x1, x0, x1
  405aec:	cbz	x1, 405b6c <ferror@plt+0x41ac>
  405af0:	stp	x21, x22, [sp, #32]
  405af4:	mov	x20, x0
  405af8:	mov	x21, x2
  405afc:	cbz	x0, 405b80 <ferror@plt+0x41c0>
  405b00:	cbz	x19, 405b98 <ferror@plt+0x41d8>
  405b04:	stp	x23, x24, [sp, #48]
  405b08:	bl	401610 <strlen@plt>
  405b0c:	mov	x23, x0
  405b10:	mvn	x0, x0
  405b14:	mov	x22, #0x0                   	// #0
  405b18:	cmp	x21, x0
  405b1c:	b.hi	405b54 <ferror@plt+0x4194>  // b.pmore
  405b20:	add	x24, x21, x23
  405b24:	add	x0, x24, #0x1
  405b28:	bl	4016f0 <malloc@plt>
  405b2c:	mov	x22, x0
  405b30:	cbz	x0, 405b54 <ferror@plt+0x4194>
  405b34:	mov	x1, x20
  405b38:	mov	x2, x23
  405b3c:	bl	4015d0 <memcpy@plt>
  405b40:	mov	x2, x21
  405b44:	mov	x1, x19
  405b48:	add	x0, x22, x23
  405b4c:	bl	4015d0 <memcpy@plt>
  405b50:	strb	wzr, [x22, x24]
  405b54:	mov	x0, x22
  405b58:	ldp	x19, x20, [sp, #16]
  405b5c:	ldp	x21, x22, [sp, #32]
  405b60:	ldp	x23, x24, [sp, #48]
  405b64:	ldp	x29, x30, [sp], #64
  405b68:	ret
  405b6c:	ldp	x19, x20, [sp, #16]
  405b70:	adrp	x0, 405000 <ferror@plt+0x3640>
  405b74:	ldp	x29, x30, [sp], #64
  405b78:	add	x0, x0, #0xf30
  405b7c:	b	4017c0 <strdup@plt>
  405b80:	mov	x0, x19
  405b84:	mov	x1, x2
  405b88:	ldp	x19, x20, [sp, #16]
  405b8c:	ldp	x21, x22, [sp, #32]
  405b90:	ldp	x29, x30, [sp], #64
  405b94:	b	4018c0 <strndup@plt>
  405b98:	ldp	x19, x20, [sp, #16]
  405b9c:	ldp	x21, x22, [sp, #32]
  405ba0:	ldp	x29, x30, [sp], #64
  405ba4:	b	4017c0 <strdup@plt>
  405ba8:	stp	x29, x30, [sp, #-32]!
  405bac:	mov	x2, #0x0                   	// #0
  405bb0:	mov	x29, sp
  405bb4:	stp	x19, x20, [sp, #16]
  405bb8:	mov	x20, x0
  405bbc:	mov	x19, x1
  405bc0:	cbz	x1, 405bd0 <ferror@plt+0x4210>
  405bc4:	mov	x0, x1
  405bc8:	bl	401610 <strlen@plt>
  405bcc:	mov	x2, x0
  405bd0:	mov	x1, x19
  405bd4:	mov	x0, x20
  405bd8:	ldp	x19, x20, [sp, #16]
  405bdc:	ldp	x29, x30, [sp], #32
  405be0:	b	405ad8 <ferror@plt+0x4118>
  405be4:	nop
  405be8:	stp	x29, x30, [sp, #-288]!
  405bec:	mov	w9, #0xffffffd0            	// #-48
  405bf0:	mov	w8, #0xffffff80            	// #-128
  405bf4:	mov	x29, sp
  405bf8:	add	x10, sp, #0xf0
  405bfc:	add	x11, sp, #0x120
  405c00:	stp	x11, x11, [sp, #80]
  405c04:	str	x10, [sp, #96]
  405c08:	stp	w9, w8, [sp, #104]
  405c0c:	ldp	x10, x11, [sp, #80]
  405c10:	str	x19, [sp, #16]
  405c14:	ldp	x8, x9, [sp, #96]
  405c18:	mov	x19, x0
  405c1c:	add	x0, sp, #0x48
  405c20:	stp	x10, x11, [sp, #32]
  405c24:	stp	x8, x9, [sp, #48]
  405c28:	str	q0, [sp, #112]
  405c2c:	str	q1, [sp, #128]
  405c30:	str	q2, [sp, #144]
  405c34:	str	q3, [sp, #160]
  405c38:	str	q4, [sp, #176]
  405c3c:	str	q5, [sp, #192]
  405c40:	str	q6, [sp, #208]
  405c44:	str	q7, [sp, #224]
  405c48:	stp	x2, x3, [sp, #240]
  405c4c:	add	x2, sp, #0x20
  405c50:	stp	x4, x5, [sp, #256]
  405c54:	stp	x6, x7, [sp, #272]
  405c58:	bl	4018b0 <vasprintf@plt>
  405c5c:	tbnz	w0, #31, 405c8c <ferror@plt+0x42cc>
  405c60:	ldr	x1, [sp, #72]
  405c64:	sxtw	x2, w0
  405c68:	mov	x0, x19
  405c6c:	bl	405ad8 <ferror@plt+0x4118>
  405c70:	mov	x19, x0
  405c74:	ldr	x0, [sp, #72]
  405c78:	bl	401890 <free@plt>
  405c7c:	mov	x0, x19
  405c80:	ldr	x19, [sp, #16]
  405c84:	ldp	x29, x30, [sp], #288
  405c88:	ret
  405c8c:	mov	x19, #0x0                   	// #0
  405c90:	mov	x0, x19
  405c94:	ldr	x19, [sp, #16]
  405c98:	ldp	x29, x30, [sp], #288
  405c9c:	ret
  405ca0:	stp	x29, x30, [sp, #-80]!
  405ca4:	mov	x29, sp
  405ca8:	stp	x21, x22, [sp, #32]
  405cac:	ldr	x21, [x0]
  405cb0:	stp	x19, x20, [sp, #16]
  405cb4:	mov	x19, x0
  405cb8:	ldrsb	w0, [x21]
  405cbc:	cbz	w0, 405e00 <ferror@plt+0x4440>
  405cc0:	mov	x0, x21
  405cc4:	mov	x22, x2
  405cc8:	stp	x23, x24, [sp, #48]
  405ccc:	mov	x24, x1
  405cd0:	mov	w23, w3
  405cd4:	mov	x1, x2
  405cd8:	bl	4018d0 <strspn@plt>
  405cdc:	add	x20, x21, x0
  405ce0:	ldrsb	w21, [x21, x0]
  405ce4:	cbz	w21, 405dc4 <ferror@plt+0x4404>
  405ce8:	cbz	w23, 405d6c <ferror@plt+0x43ac>
  405cec:	adrp	x0, 406000 <ferror@plt+0x4640>
  405cf0:	mov	w1, w21
  405cf4:	add	x0, x0, #0x910
  405cf8:	bl	4018e0 <strchr@plt>
  405cfc:	cbz	x0, 405d9c <ferror@plt+0x43dc>
  405d00:	add	x1, sp, #0x48
  405d04:	add	x23, x20, #0x1
  405d08:	mov	x0, x23
  405d0c:	strb	w21, [sp, #72]
  405d10:	strb	wzr, [sp, #73]
  405d14:	bl	404470 <ferror@plt+0x2ab0>
  405d18:	add	x1, x20, x0
  405d1c:	str	x0, [x24]
  405d20:	ldrsb	w1, [x1, #1]
  405d24:	cmp	w1, #0x0
  405d28:	ccmp	w21, w1, #0x0, ne  // ne = any
  405d2c:	b.ne	405dc4 <ferror@plt+0x4404>  // b.any
  405d30:	add	x0, x0, #0x2
  405d34:	add	x21, x20, x0
  405d38:	ldrsb	w1, [x20, x0]
  405d3c:	cbz	w1, 405d4c <ferror@plt+0x438c>
  405d40:	mov	x0, x22
  405d44:	bl	4018e0 <strchr@plt>
  405d48:	cbz	x0, 405dc4 <ferror@plt+0x4404>
  405d4c:	mov	x20, x23
  405d50:	ldp	x23, x24, [sp, #48]
  405d54:	str	x21, [x19]
  405d58:	mov	x0, x20
  405d5c:	ldp	x19, x20, [sp, #16]
  405d60:	ldp	x21, x22, [sp, #32]
  405d64:	ldp	x29, x30, [sp], #80
  405d68:	ret
  405d6c:	mov	x1, x22
  405d70:	mov	x0, x20
  405d74:	bl	401950 <strcspn@plt>
  405d78:	str	x0, [x24]
  405d7c:	add	x0, x20, x0
  405d80:	ldp	x23, x24, [sp, #48]
  405d84:	str	x0, [x19]
  405d88:	mov	x0, x20
  405d8c:	ldp	x19, x20, [sp, #16]
  405d90:	ldp	x21, x22, [sp, #32]
  405d94:	ldp	x29, x30, [sp], #80
  405d98:	ret
  405d9c:	mov	x1, x22
  405da0:	mov	x0, x20
  405da4:	bl	404470 <ferror@plt+0x2ab0>
  405da8:	str	x0, [x24]
  405dac:	add	x21, x20, x0
  405db0:	ldrsb	w1, [x20, x0]
  405db4:	cbz	w1, 405de4 <ferror@plt+0x4424>
  405db8:	mov	x0, x22
  405dbc:	bl	4018e0 <strchr@plt>
  405dc0:	cbnz	x0, 405de4 <ferror@plt+0x4424>
  405dc4:	ldp	x23, x24, [sp, #48]
  405dc8:	str	x20, [x19]
  405dcc:	mov	x20, #0x0                   	// #0
  405dd0:	mov	x0, x20
  405dd4:	ldp	x19, x20, [sp, #16]
  405dd8:	ldp	x21, x22, [sp, #32]
  405ddc:	ldp	x29, x30, [sp], #80
  405de0:	ret
  405de4:	ldp	x23, x24, [sp, #48]
  405de8:	str	x21, [x19]
  405dec:	mov	x0, x20
  405df0:	ldp	x19, x20, [sp, #16]
  405df4:	ldp	x21, x22, [sp, #32]
  405df8:	ldp	x29, x30, [sp], #80
  405dfc:	ret
  405e00:	mov	x20, #0x0                   	// #0
  405e04:	mov	x0, x20
  405e08:	ldp	x19, x20, [sp, #16]
  405e0c:	ldp	x21, x22, [sp, #32]
  405e10:	ldp	x29, x30, [sp], #80
  405e14:	ret
  405e18:	stp	x29, x30, [sp, #-32]!
  405e1c:	mov	x29, sp
  405e20:	str	x19, [sp, #16]
  405e24:	mov	x19, x0
  405e28:	b	405e34 <ferror@plt+0x4474>
  405e2c:	cmp	w0, #0xa
  405e30:	b.eq	405e54 <ferror@plt+0x4494>  // b.none
  405e34:	mov	x0, x19
  405e38:	bl	401750 <fgetc@plt>
  405e3c:	cmn	w0, #0x1
  405e40:	b.ne	405e2c <ferror@plt+0x446c>  // b.any
  405e44:	mov	w0, #0x1                   	// #1
  405e48:	ldr	x19, [sp, #16]
  405e4c:	ldp	x29, x30, [sp], #32
  405e50:	ret
  405e54:	mov	w0, #0x0                   	// #0
  405e58:	ldr	x19, [sp, #16]
  405e5c:	ldp	x29, x30, [sp], #32
  405e60:	ret
  405e64:	nop
  405e68:	stp	x29, x30, [sp, #-64]!
  405e6c:	mov	x29, sp
  405e70:	stp	x19, x20, [sp, #16]
  405e74:	adrp	x20, 417000 <ferror@plt+0x15640>
  405e78:	add	x20, x20, #0xde0
  405e7c:	stp	x21, x22, [sp, #32]
  405e80:	adrp	x21, 417000 <ferror@plt+0x15640>
  405e84:	add	x21, x21, #0xdd8
  405e88:	sub	x20, x20, x21
  405e8c:	mov	w22, w0
  405e90:	stp	x23, x24, [sp, #48]
  405e94:	mov	x23, x1
  405e98:	mov	x24, x2
  405e9c:	bl	401598 <memcpy@plt-0x38>
  405ea0:	cmp	xzr, x20, asr #3
  405ea4:	b.eq	405ed0 <ferror@plt+0x4510>  // b.none
  405ea8:	asr	x20, x20, #3
  405eac:	mov	x19, #0x0                   	// #0
  405eb0:	ldr	x3, [x21, x19, lsl #3]
  405eb4:	mov	x2, x24
  405eb8:	add	x19, x19, #0x1
  405ebc:	mov	x1, x23
  405ec0:	mov	w0, w22
  405ec4:	blr	x3
  405ec8:	cmp	x20, x19
  405ecc:	b.ne	405eb0 <ferror@plt+0x44f0>  // b.any
  405ed0:	ldp	x19, x20, [sp, #16]
  405ed4:	ldp	x21, x22, [sp, #32]
  405ed8:	ldp	x23, x24, [sp, #48]
  405edc:	ldp	x29, x30, [sp], #64
  405ee0:	ret
  405ee4:	nop
  405ee8:	ret
  405eec:	nop
  405ef0:	adrp	x2, 418000 <ferror@plt+0x16640>
  405ef4:	mov	x1, #0x0                   	// #0
  405ef8:	ldr	x2, [x2, #520]
  405efc:	b	401680 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405f00 <.fini>:
  405f00:	stp	x29, x30, [sp, #-16]!
  405f04:	mov	x29, sp
  405f08:	ldp	x29, x30, [sp], #16
  405f0c:	ret
