
BatterController.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000e78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e04  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002a  00800100  00800100  00000e78  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000e78  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000ea8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a8  00000000  00000000  00000ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000016a3  00000000  00000000  00001090  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e05  00000000  00000000  00002733  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000fa5  00000000  00000000  00003538  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000398  00000000  00000000  000044e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c3d  00000000  00000000  00004878  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000061f  00000000  00000000  000054b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000148  00000000  00000000  00005ad4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 33 02 	jmp	0x466	; 0x466 <__vector_1>
   8:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
   c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  10:	0c 94 e6 04 	jmp	0x9cc	; 0x9cc <__vector_4>
  14:	0c 94 af 03 	jmp	0x75e	; 0x75e <__vector_5>
  18:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  1c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  20:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  24:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  28:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  2c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  30:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  34:	0c 94 20 01 	jmp	0x240	; 0x240 <__vector_13>
  38:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  3c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  40:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  44:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  48:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  4c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  50:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  54:	0c 94 88 00 	jmp	0x110	; 0x110 <__vector_21>
  58:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  5c:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>
  60:	0c 94 ae 04 	jmp	0x95c	; 0x95c <__vector_24>
  64:	0c 94 46 00 	jmp	0x8c	; 0x8c <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_clear_bss>:
  74:	21 e0       	ldi	r18, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	01 c0       	rjmp	.+2      	; 0x7e <.do_clear_bss_start>

0000007c <.do_clear_bss_loop>:
  7c:	1d 92       	st	X+, r1

0000007e <.do_clear_bss_start>:
  7e:	aa 32       	cpi	r26, 0x2A	; 42
  80:	b2 07       	cpc	r27, r18
  82:	e1 f7       	brne	.-8      	; 0x7c <.do_clear_bss_loop>
  84:	0e 94 fc 03 	call	0x7f8	; 0x7f8 <main>
  88:	0c 94 00 07 	jmp	0xe00	; 0xe00 <_exit>

0000008c <__bad_interrupt>:
  8c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000090 <_Z22beginCoolingRegulationv>:
	while (!isReady) {
		_delay_ms(10);
	}
	isReady = false;
	return temp;
}
  90:	21 9a       	sbi	0x04, 1	; 4
  92:	3b 98       	cbi	0x07, 3	; 7
  94:	e0 e8       	ldi	r30, 0x80	; 128
  96:	f0 e0       	ldi	r31, 0x00	; 0
  98:	80 81       	ld	r24, Z
  9a:	82 68       	ori	r24, 0x82	; 130
  9c:	80 83       	st	Z, r24
  9e:	e1 e8       	ldi	r30, 0x81	; 129
  a0:	f0 e0       	ldi	r31, 0x00	; 0
  a2:	80 81       	ld	r24, Z
  a4:	8a 61       	ori	r24, 0x1A	; 26
  a6:	80 83       	st	Z, r24
  a8:	8f e3       	ldi	r24, 0x3F	; 63
  aa:	9c e9       	ldi	r25, 0x9C	; 156
  ac:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__DATA_REGION_ORIGIN__+0x27>
  b0:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__DATA_REGION_ORIGIN__+0x26>
  b4:	80 e2       	ldi	r24, 0x20	; 32
  b6:	9e e4       	ldi	r25, 0x4E	; 78
  b8:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
  bc:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
  c0:	16 bc       	out	0x26, r1	; 38
  c2:	84 b5       	in	r24, 0x24	; 36
  c4:	82 60       	ori	r24, 0x02	; 2
  c6:	84 bd       	out	0x24, r24	; 36
  c8:	85 b5       	in	r24, 0x25	; 37
  ca:	85 60       	ori	r24, 0x05	; 5
  cc:	85 bd       	out	0x25, r24	; 37
  ce:	83 e4       	ldi	r24, 0x43	; 67
  d0:	87 bd       	out	0x27, r24	; 39
  d2:	ea e7       	ldi	r30, 0x7A	; 122
  d4:	f0 e0       	ldi	r31, 0x00	; 0
  d6:	80 81       	ld	r24, Z
  d8:	82 60       	ori	r24, 0x02	; 2
  da:	80 83       	st	Z, r24
  dc:	ac e7       	ldi	r26, 0x7C	; 124
  de:	b0 e0       	ldi	r27, 0x00	; 0
  e0:	8c 91       	ld	r24, X
  e2:	83 62       	ori	r24, 0x23	; 35
  e4:	8c 93       	st	X, r24
  e6:	80 81       	ld	r24, Z
  e8:	88 6a       	ori	r24, 0xA8	; 168
  ea:	80 83       	st	Z, r24
  ec:	eb e7       	ldi	r30, 0x7B	; 123
  ee:	f0 e0       	ldi	r31, 0x00	; 0
  f0:	80 81       	ld	r24, Z
  f2:	83 60       	ori	r24, 0x03	; 3
  f4:	80 83       	st	Z, r24
  f6:	08 95       	ret

000000f8 <_Z20endCoolingRegulationv>:
  f8:	15 bc       	out	0x25, r1	; 37
  fa:	e0 e8       	ldi	r30, 0x80	; 128
  fc:	f0 e0       	ldi	r31, 0x00	; 0
  fe:	80 81       	ld	r24, Z
 100:	8f 77       	andi	r24, 0x7F	; 127
 102:	80 83       	st	Z, r24
 104:	ea e7       	ldi	r30, 0x7A	; 122
 106:	f0 e0       	ldi	r31, 0x00	; 0
 108:	80 81       	ld	r24, Z
 10a:	8f 77       	andi	r24, 0x7F	; 127
 10c:	80 83       	st	Z, r24
 10e:	08 95       	ret

00000110 <__vector_21>:

ISR(ADC_vect) {
 110:	1f 92       	push	r1
 112:	0f 92       	push	r0
 114:	0f b6       	in	r0, 0x3f	; 63
 116:	0f 92       	push	r0
 118:	11 24       	eor	r1, r1
 11a:	8f 93       	push	r24
 11c:	9f 93       	push	r25
	TIFR0 |= (1 << OCF0A);
 11e:	a9 9a       	sbi	0x15, 1	; 21
	temp = ADC >> 6; // Read ADC
 120:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
 124:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
 128:	00 24       	eor	r0, r0
 12a:	88 0f       	add	r24, r24
 12c:	99 1f       	adc	r25, r25
 12e:	00 1c       	adc	r0, r0
 130:	88 0f       	add	r24, r24
 132:	99 1f       	adc	r25, r25
 134:	00 1c       	adc	r0, r0
 136:	89 2f       	mov	r24, r25
 138:	90 2d       	mov	r25, r0
 13a:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <temp+0x1>
 13e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <temp>
	isReady = true;
 142:	81 e0       	ldi	r24, 0x01	; 1
 144:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
	// Set OCR1A for PWM.
	//ADCSRA |= (1 << ADIF); //Clear interrupt
}
 148:	9f 91       	pop	r25
 14a:	8f 91       	pop	r24
 14c:	0f 90       	pop	r0
 14e:	0f be       	out	0x3f, r0	; 63
 150:	0f 90       	pop	r0
 152:	1f 90       	pop	r1
 154:	18 95       	reti

00000156 <_Z19initBatterDispenserv>:
volatile unsigned int retracted;
volatile unsigned int servoTop;
volatile unsigned int servoBottom;

void initBatterDispenser() {
	cycle = 0;
 156:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <cycle+0x1>
 15a:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <cycle>
	DDRB |= (1 << PORTB2) | (1 << PORTB3);
 15e:	84 b1       	in	r24, 0x04	; 4
 160:	8c 60       	ori	r24, 0x0C	; 12
 162:	84 b9       	out	0x04, r24	; 4
	// timer 1 fast PWM mode 50 Hz
	TCCR1A |= (1 << COM1B1) | (1 << WGM11); //B1 clear on compare match, top = ICR1
 164:	e0 e8       	ldi	r30, 0x80	; 128
 166:	f0 e0       	ldi	r31, 0x00	; 0
 168:	80 81       	ld	r24, Z
 16a:	82 62       	ori	r24, 0x22	; 34
 16c:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12) | (1 << WGM13) | (1 << CS11); //Prescaler 8
 16e:	e1 e8       	ldi	r30, 0x81	; 129
 170:	f0 e0       	ldi	r31, 0x00	; 0
 172:	80 81       	ld	r24, Z
 174:	8a 61       	ori	r24, 0x1A	; 26
 176:	80 83       	st	Z, r24
	ICR1 = top; // freq 50 hz
 178:	8f e3       	ldi	r24, 0x3F	; 63
 17a:	9c e9       	ldi	r25, 0x9C	; 156
 17c:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__DATA_REGION_ORIGIN__+0x27>
 180:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__DATA_REGION_ORIGIN__+0x26>
	extended = round(top / 10);
 184:	8f e9       	ldi	r24, 0x9F	; 159
 186:	9f e0       	ldi	r25, 0x0F	; 15
 188:	90 93 0a 01 	sts	0x010A, r25	; 0x80010a <extended+0x1>
 18c:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <extended>
	retracted = round(top / 20);
 190:	8f ec       	ldi	r24, 0xCF	; 207
 192:	97 e0       	ldi	r25, 0x07	; 7
 194:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <retracted+0x1>
 198:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <retracted>
	servoBottom = extended;
 19c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <extended>
 1a0:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <extended+0x1>
 1a4:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <servoBottom+0x1>
 1a8:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <servoBottom>
	servoTop = retracted;
 1ac:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <retracted>
 1b0:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <retracted+0x1>
 1b4:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <servoTop+0x1>
 1b8:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <servoTop>
	TIMSK1 |= (1 << TOIE1); // Enable overflow interrupt for timer 1
 1bc:	ef e6       	ldi	r30, 0x6F	; 111
 1be:	f0 e0       	ldi	r31, 0x00	; 0
 1c0:	80 81       	ld	r24, Z
 1c2:	81 60       	ori	r24, 0x01	; 1
 1c4:	80 83       	st	Z, r24
 1c6:	08 95       	ret

000001c8 <_Z8addDoughv>:
}


void addDough()
{
	servoTop = extended;
 1c8:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <extended>
 1cc:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <extended+0x1>
 1d0:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <servoTop+0x1>
 1d4:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <servoTop>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1d8:	2f ef       	ldi	r18, 0xFF	; 255
 1da:	83 ec       	ldi	r24, 0xC3	; 195
 1dc:	99 e0       	ldi	r25, 0x09	; 9
 1de:	21 50       	subi	r18, 0x01	; 1
 1e0:	80 40       	sbci	r24, 0x00	; 0
 1e2:	90 40       	sbci	r25, 0x00	; 0
 1e4:	e1 f7       	brne	.-8      	; 0x1de <_Z8addDoughv+0x16>
 1e6:	00 c0       	rjmp	.+0      	; 0x1e8 <_Z8addDoughv+0x20>
 1e8:	00 00       	nop
	_delay_ms(moveTime);
	servoBottom = retracted;
 1ea:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <retracted>
 1ee:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <retracted+0x1>
 1f2:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <servoBottom+0x1>
 1f6:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <servoBottom>
 1fa:	2f ef       	ldi	r18, 0xFF	; 255
 1fc:	83 ec       	ldi	r24, 0xC3	; 195
 1fe:	99 e0       	ldi	r25, 0x09	; 9
 200:	21 50       	subi	r18, 0x01	; 1
 202:	80 40       	sbci	r24, 0x00	; 0
 204:	90 40       	sbci	r25, 0x00	; 0
 206:	e1 f7       	brne	.-8      	; 0x200 <_Z8addDoughv+0x38>
 208:	00 c0       	rjmp	.+0      	; 0x20a <_Z8addDoughv+0x42>
 20a:	00 00       	nop
	_delay_ms(moveTime);
	servoBottom = extended;
 20c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <extended>
 210:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <extended+0x1>
 214:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <servoBottom+0x1>
 218:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <servoBottom>
 21c:	2f ef       	ldi	r18, 0xFF	; 255
 21e:	83 ec       	ldi	r24, 0xC3	; 195
 220:	99 e0       	ldi	r25, 0x09	; 9
 222:	21 50       	subi	r18, 0x01	; 1
 224:	80 40       	sbci	r24, 0x00	; 0
 226:	90 40       	sbci	r25, 0x00	; 0
 228:	e1 f7       	brne	.-8      	; 0x222 <_Z8addDoughv+0x5a>
 22a:	00 c0       	rjmp	.+0      	; 0x22c <_Z8addDoughv+0x64>
 22c:	00 00       	nop
	_delay_ms(moveTime);
	servoTop = retracted;
 22e:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <retracted>
 232:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <retracted+0x1>
 236:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <servoTop+0x1>
 23a:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <servoTop>
 23e:	08 95       	ret

00000240 <__vector_13>:
	return;
}

ISR(TIMER1_OVF_vect) {
 240:	1f 92       	push	r1
 242:	0f 92       	push	r0
 244:	0f b6       	in	r0, 0x3f	; 63
 246:	0f 92       	push	r0
 248:	11 24       	eor	r1, r1
 24a:	8f 93       	push	r24
 24c:	9f 93       	push	r25
	cycle++;
 24e:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <cycle>
 252:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <cycle+0x1>
 256:	01 96       	adiw	r24, 0x01	; 1
 258:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <cycle+0x1>
 25c:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <cycle>
	if (cycle == cycleCount - 1) {
 260:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <cycle>
 264:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <cycle+0x1>
 268:	04 97       	sbiw	r24, 0x04	; 4
 26a:	49 f4       	brne	.+18     	; 0x27e <__vector_13+0x3e>
		OCR1B = servoBottom;
 26c:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <servoBottom>
 270:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <servoBottom+0x1>
 274:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__DATA_REGION_ORIGIN__+0x2b>
 278:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__DATA_REGION_ORIGIN__+0x2a>
 27c:	22 c0       	rjmp	.+68     	; 0x2c2 <__vector_13+0x82>
	} else if (cycle == cycleCount) {
 27e:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <cycle>
 282:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <cycle+0x1>
 286:	05 97       	sbiw	r24, 0x05	; 5
 288:	11 f4       	brne	.+4      	; 0x28e <__vector_13+0x4e>
		PORTB |= (1 << PORTB3);		
 28a:	2b 9a       	sbi	0x05, 3	; 5
 28c:	1a c0       	rjmp	.+52     	; 0x2c2 <__vector_13+0x82>
	} else if (cycle == cycleCount * 2 - 1) {
 28e:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <cycle>
 292:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <cycle+0x1>
 296:	09 97       	sbiw	r24, 0x09	; 9
 298:	49 f4       	brne	.+18     	; 0x2ac <__vector_13+0x6c>
		OCR1B = servoTop;	
 29a:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <servoTop>
 29e:	90 91 06 01 	lds	r25, 0x0106	; 0x800106 <servoTop+0x1>
 2a2:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__DATA_REGION_ORIGIN__+0x2b>
 2a6:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__DATA_REGION_ORIGIN__+0x2a>
 2aa:	0b c0       	rjmp	.+22     	; 0x2c2 <__vector_13+0x82>
	} else if (cycle == cycleCount * 2) {
 2ac:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <cycle>
 2b0:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <cycle+0x1>
 2b4:	0a 97       	sbiw	r24, 0x0a	; 10
 2b6:	29 f4       	brne	.+10     	; 0x2c2 <__vector_13+0x82>
		cycle = 0;	
 2b8:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <cycle+0x1>
 2bc:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <cycle>
		PORTB &= ~(1 << PORTB3);
 2c0:	2b 98       	cbi	0x05, 3	; 5
	}
 2c2:	9f 91       	pop	r25
 2c4:	8f 91       	pop	r24
 2c6:	0f 90       	pop	r0
 2c8:	0f be       	out	0x3f, r0	; 63
 2ca:	0f 90       	pop	r0
 2cc:	1f 90       	pop	r1
 2ce:	18 95       	reti

000002d0 <_ZL17I2C_SLAVE_sendBitc>:

static void I2C_SLAVE_sendBit(char bit)
{
	//Workaround implementer so ack-bit can be send without the toSend buffer is lost.
	//If data buffer is already updated the toSend buffer is temporarily stored.
	if(I2C_SLAVE_dataReady == 1)
 2d0:	90 91 1e 01 	lds	r25, 0x011E	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 2d4:	91 30       	cpi	r25, 0x01	; 1
 2d6:	41 f4       	brne	.+16     	; 0x2e8 <_ZL17I2C_SLAVE_sendBitc+0x18>
	{
		//Saves  toSend in temporary buffer.
		I2C_SLAVE_tempSave = I2C_SLAVE_toSend;
 2d8:	90 91 20 01 	lds	r25, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 2dc:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <_ZL18I2C_SLAVE_tempSave>
		//Sets data ready to 2 to indicate that the send buffer should be reverted back to the temporary buffer after sending.
		I2C_SLAVE_dataReady = 2;
 2e0:	92 e0       	ldi	r25, 0x02	; 2
 2e2:	90 93 1e 01 	sts	0x011E, r25	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 2e6:	03 c0       	rjmp	.+6      	; 0x2ee <_ZL17I2C_SLAVE_sendBitc+0x1e>
	}
	else
	{
		//If the data buffer isn't set, then there is no need to store anything in the temporary buffer.
		I2C_SLAVE_dataReady = 1;
 2e8:	91 e0       	ldi	r25, 0x01	; 1
 2ea:	90 93 1e 01 	sts	0x011E, r25	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
	}
	//Only one bit should be send, therefore bit number 7 is set high and have sended
	//is set to 7, so the byte sending functionality can be utilized for sending only one bit.
	I2C_SLAVE_toSend = bit << 7;
 2ee:	87 95       	ror	r24
 2f0:	88 27       	eor	r24, r24
 2f2:	87 95       	ror	r24
 2f4:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <_ZL16I2C_SLAVE_toSend>
	I2C_SLAVE_haveSended = 7;
 2f8:	87 e0       	ldi	r24, 0x07	; 7
 2fa:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 2fe:	08 95       	ret

00000300 <_ZL19I2C_SLAVE_beginSendv>:
}

static void I2C_SLAVE_beginSend()
{
	//sending bits should be updated on a falling edge. SCL int trigger is changed accordingly.
	I2C_SLAVE_SCL_FALLING();
 300:	e9 e6       	ldi	r30, 0x69	; 105
 302:	f0 e0       	ldi	r31, 0x00	; 0
 304:	80 81       	ld	r24, Z
 306:	82 60       	ori	r24, 0x02	; 2
 308:	80 83       	st	Z, r24
 30a:	80 81       	ld	r24, Z
 30c:	8e 7f       	andi	r24, 0xFE	; 254
 30e:	80 83       	st	Z, r24
	//If the temporary buffer is used dataReady is set to 3, to indicate that sending has begun and
	//that the buffer should be updated.
	if(I2C_SLAVE_dataReady == 2)
 310:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 314:	82 30       	cpi	r24, 0x02	; 2
 316:	21 f4       	brne	.+8      	; 0x320 <_ZL19I2C_SLAVE_beginSendv+0x20>
		I2C_SLAVE_dataReady = 3;
 318:	83 e0       	ldi	r24, 0x03	; 3
 31a:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 31e:	08 95       	ret
	else
	//If the temporary buffer isn't used, then it is reverted to show that there is no new data in the toSend buffer. 
		I2C_SLAVE_dataReady = 0;
 320:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 324:	08 95       	ret

00000326 <_Z19I2C_SLAVE_checkDatav>:
// ## Definitions bellow ##

volatile bool I2C_SLAVE_checkData()
{
	//Checks if all data has been read.
	if(I2C_SLAVE_first != I2C_SLAVE_last || I2C_SLAVE_full)
 326:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 32a:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <_ZL14I2C_SLAVE_last>
 32e:	98 13       	cpse	r25, r24
 330:	03 c0       	rjmp	.+6      	; 0x338 <_Z19I2C_SLAVE_checkDatav+0x12>
 332:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <_ZL14I2C_SLAVE_full>
 336:	08 95       	ret
 338:	81 e0       	ldi	r24, 0x01	; 1
	{
		return true;
	}
	return false;
}
 33a:	08 95       	ret

0000033c <_Z18I2C_SLAVE_sendDatac>:

void I2C_SLAVE_sendData(char data)
{
	//Sets send data to send.
	I2C_SLAVE_toSend = data;
 33c:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <_ZL16I2C_SLAVE_toSend>
	//Sets number of bits sended to 0.
	I2C_SLAVE_haveSended = 0;
 340:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
	//Indicates that data is needed to be send.
	I2C_SLAVE_dataReady = 1;
 344:	81 e0       	ldi	r24, 0x01	; 1
 346:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
	
	//If begin hold is sat, then sending will begin imidiatly.
	if(I2C_SLAVE_beginHold)
 34a:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <_ZL19I2C_SLAVE_beginHold>
 34e:	88 23       	and	r24, r24
 350:	09 f4       	brne	.+2      	; 0x354 <_Z18I2C_SLAVE_sendDatac+0x18>
 352:	4c c0       	rjmp	.+152    	; 0x3ec <_Z18I2C_SLAVE_sendDatac+0xb0>
	{
		//Resets begin hold
		I2C_SLAVE_beginHold = false;
 354:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <_ZL19I2C_SLAVE_beginHold>
		//Disables SDA interrupt to avoid stop bit triggering if toSind most significant is 1.
		I2C_SLAVE_SDA_INT_ENAB(0);
 358:	e8 e6       	ldi	r30, 0x68	; 104
 35a:	f0 e0       	ldi	r31, 0x00	; 0
 35c:	80 81       	ld	r24, Z
 35e:	8b 7f       	andi	r24, 0xFB	; 251
 360:	80 83       	st	Z, r24
		//Sets the line to most significant bit.
		I2C_SLAVE_DDR = I2C_SLAVE_SET_BIT(I2C_SLAVE_PORT, I2C_SLAVE_SDA, ~I2C_SLAVE_toSend, 7);
 362:	2b b1       	in	r18, 0x0b	; 11
 364:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	80 95       	com	r24
 36c:	90 95       	com	r25
 36e:	88 0f       	add	r24, r24
 370:	89 2f       	mov	r24, r25
 372:	88 1f       	adc	r24, r24
 374:	99 0b       	sbc	r25, r25
 376:	82 95       	swap	r24
 378:	92 95       	swap	r25
 37a:	90 7f       	andi	r25, 0xF0	; 240
 37c:	98 27       	eor	r25, r24
 37e:	80 7f       	andi	r24, 0xF0	; 240
 380:	98 27       	eor	r25, r24
 382:	80 71       	andi	r24, 0x10	; 16
 384:	92 2f       	mov	r25, r18
 386:	9f 7e       	andi	r25, 0xEF	; 239
 388:	89 0f       	add	r24, r25
 38a:	8a b9       	out	0x0a, r24	; 10
		I2C_SLAVE_PORT = I2C_SLAVE_SET_BIT(I2C_SLAVE_PORT, I2C_SLAVE_SDA, I2C_SLAVE_toSend, 7);
 38c:	2b b1       	in	r18, 0x0b	; 11
 38e:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 392:	90 e0       	ldi	r25, 0x00	; 0
 394:	88 0f       	add	r24, r24
 396:	89 2f       	mov	r24, r25
 398:	88 1f       	adc	r24, r24
 39a:	99 0b       	sbc	r25, r25
 39c:	82 95       	swap	r24
 39e:	92 95       	swap	r25
 3a0:	90 7f       	andi	r25, 0xF0	; 240
 3a2:	98 27       	eor	r25, r24
 3a4:	80 7f       	andi	r24, 0xF0	; 240
 3a6:	98 27       	eor	r25, r24
 3a8:	80 71       	andi	r24, 0x10	; 16
 3aa:	92 2f       	mov	r25, r18
 3ac:	9f 7e       	andi	r25, 0xEF	; 239
 3ae:	89 0f       	add	r24, r25
 3b0:	8b b9       	out	0x0b, r24	; 11
		//Sets that first bit is sended.
		I2C_SLAVE_haveSended++;
 3b2:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 3b6:	8f 5f       	subi	r24, 0xFF	; 255
 3b8:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
		//Waits until SDA reads the correct bit before enabling interrupt agian.
		while(((I2C_SLAVE_toSend>>7)<<I2C_SLAVE_SDA) != (I2C_SLAVE_PIN & 1 << I2C_SLAVE_SDA)){}
 3bc:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 3c0:	29 b1       	in	r18, 0x09	; 9
 3c2:	90 e0       	ldi	r25, 0x00	; 0
 3c4:	88 0f       	add	r24, r24
 3c6:	89 2f       	mov	r24, r25
 3c8:	88 1f       	adc	r24, r24
 3ca:	99 0b       	sbc	r25, r25
 3cc:	82 95       	swap	r24
 3ce:	92 95       	swap	r25
 3d0:	90 7f       	andi	r25, 0xF0	; 240
 3d2:	98 27       	eor	r25, r24
 3d4:	80 7f       	andi	r24, 0xF0	; 240
 3d6:	98 27       	eor	r25, r24
 3d8:	20 71       	andi	r18, 0x10	; 16
 3da:	30 e0       	ldi	r19, 0x00	; 0
 3dc:	82 17       	cp	r24, r18
 3de:	93 07       	cpc	r25, r19
 3e0:	69 f7       	brne	.-38     	; 0x3bc <_Z18I2C_SLAVE_sendDatac+0x80>
		//enables interrupt.
		I2C_SLAVE_SDA_INT_ENAB(1);
 3e2:	e8 e6       	ldi	r30, 0x68	; 104
 3e4:	f0 e0       	ldi	r31, 0x00	; 0
 3e6:	80 81       	ld	r24, Z
 3e8:	84 60       	ori	r24, 0x04	; 4
 3ea:	80 83       	st	Z, r24
	}
	I2C_SLAVE_DDR &= ~(1 << I2C_SLAVE_SCL);
 3ec:	52 98       	cbi	0x0a, 2	; 10
	I2C_SLAVE_PORT |= 1 << I2C_SLAVE_SCL;
 3ee:	5a 9a       	sbi	0x0b, 2	; 11
 3f0:	08 95       	ret

000003f2 <_Z17I2C_SLAVE_getDatav>:
}

I2C_commands_t I2C_SLAVE_getData()
{
	//Waits for data to have arrived.
	while(!I2C_SLAVE_checkData());
 3f2:	0e 94 93 01 	call	0x326	; 0x326 <_Z19I2C_SLAVE_checkDatav>
 3f6:	88 23       	and	r24, r24
 3f8:	e1 f3       	breq	.-8      	; 0x3f2 <_Z17I2C_SLAVE_getDatav>
}

static char I2C_SLAVE_readFirst()
{
	//If buffer is not empty then it will read the buffer.
	if(I2C_SLAVE_checkData())
 3fa:	0e 94 93 01 	call	0x326	; 0x326 <_Z19I2C_SLAVE_checkDatav>
 3fe:	88 23       	and	r24, r24
 400:	b9 f0       	breq	.+46     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
	{
		//After the first is read, then the buffer isn't full anymore.
		if(I2C_SLAVE_full)
 402:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <_ZL14I2C_SLAVE_full>
 406:	81 11       	cpse	r24, r1
		{
			I2C_SLAVE_full = false;
 408:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <_ZL14I2C_SLAVE_full>
}

static unsigned char I2C_SLAVE_inc(volatile unsigned char * num)
{
	//Save return value.
	unsigned char temp = *num;
 40c:	e0 91 19 01 	lds	r30, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>

	//Incrementing number 
	(*num)++;
 410:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 414:	8f 5f       	subi	r24, 0xFF	; 255
 416:	80 93 19 01 	sts	0x0119, r24	; 0x800119 <_ZL15I2C_SLAVE_first>
	
	//If number is higher than receive buffer length then its reset to 0.
	if(*num >= I2C_SLAVE_BUFFER_LENGTH)
 41a:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 41e:	8a 30       	cpi	r24, 0x0A	; 10
 420:	10 f0       	brcs	.+4      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
	{
		*num = 0;
 422:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <_ZL15I2C_SLAVE_first>
		if(I2C_SLAVE_full)
		{
			I2C_SLAVE_full = false;
		}
		//Returns the buffer en increments first by 1.
		return I2C_SLAVE_Buffer[I2C_SLAVE_inc(&I2C_SLAVE_first)];
 426:	f0 e0       	ldi	r31, 0x00	; 0
 428:	e3 5f       	subi	r30, 0xF3	; 243
 42a:	fe 4f       	sbci	r31, 0xFE	; 254
 42c:	80 81       	ld	r24, Z
 42e:	08 95       	ret
	}
	return 0;
 430:	80 e0       	ldi	r24, 0x00	; 0
{
	//Waits for data to have arrived.
	while(!I2C_SLAVE_checkData());
	//Returns first data.
	return (I2C_commands_t)I2C_SLAVE_readFirst();
}
 432:	08 95       	ret

00000434 <_Z14I2C_SLAVE_initv>:

void I2C_SLAVE_init()
{
	//Sets SCL interrupt to rising edge trigger.
	I2C_SLAVE_SCL_RISING();
 434:	e9 e6       	ldi	r30, 0x69	; 105
 436:	f0 e0       	ldi	r31, 0x00	; 0
 438:	80 81       	ld	r24, Z
 43a:	82 60       	ori	r24, 0x02	; 2
 43c:	80 83       	st	Z, r24
 43e:	80 81       	ld	r24, Z
 440:	81 60       	ori	r24, 0x01	; 1
 442:	80 83       	st	Z, r24

	//Sets SDA interrupt up.
	I2C_SLAVE_SDA_INT_INIT();
 444:	e8 e6       	ldi	r30, 0x68	; 104
 446:	f0 e0       	ldi	r31, 0x00	; 0
 448:	80 81       	ld	r24, Z
 44a:	80 61       	ori	r24, 0x10	; 16
 44c:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <__DATA_REGION_ORIGIN__+0xd>
	
	//Enables both interrupts.
	I2C_SLAVE_SDA_INT_ENAB(1);
 450:	80 81       	ld	r24, Z
 452:	84 60       	ori	r24, 0x04	; 4
 454:	80 83       	st	Z, r24
	I2C_SLAVE_SCL_INT_ENAB(1);
 456:	e8 9a       	sbi	0x1d, 0	; 29
	
	//Sets up ports to inputs with pull up.
	I2C_SLAVE_DDR &= ~(1 << I2C_SLAVE_SDA | 1 << I2C_SLAVE_SCL);
 458:	8a b1       	in	r24, 0x0a	; 10
 45a:	8b 7e       	andi	r24, 0xEB	; 235
 45c:	8a b9       	out	0x0a, r24	; 10
	I2C_SLAVE_PORT |= (1 << I2C_SLAVE_SDA | 1 << I2C_SLAVE_SCL);
 45e:	8b b1       	in	r24, 0x0b	; 11
 460:	84 61       	ori	r24, 0x14	; 20
 462:	8b b9       	out	0x0b, r24	; 11
 464:	08 95       	ret

00000466 <__vector_1>:
	return 0;
}

//SCL interrupt for handling data transfer.
ISR(I2C_SLAVE_SCL_vect)
{
 466:	1f 92       	push	r1
 468:	0f 92       	push	r0
 46a:	0f b6       	in	r0, 0x3f	; 63
 46c:	0f 92       	push	r0
 46e:	11 24       	eor	r1, r1
 470:	2f 93       	push	r18
 472:	3f 93       	push	r19
 474:	4f 93       	push	r20
 476:	5f 93       	push	r21
 478:	6f 93       	push	r22
 47a:	7f 93       	push	r23
 47c:	8f 93       	push	r24
 47e:	9f 93       	push	r25
 480:	af 93       	push	r26
 482:	bf 93       	push	r27
 484:	ef 93       	push	r30
 486:	ff 93       	push	r31
	//If start-bit received:
	if(I2C_SLAVE_startRecived)
 488:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <_ZL22I2C_SLAVE_startRecived>
 48c:	88 23       	and	r24, r24
 48e:	09 f4       	brne	.+2      	; 0x492 <__vector_1+0x2c>
 490:	55 c1       	rjmp	.+682    	; 0x73c <__vector_1+0x2d6>
	{
		//If SCL is triggering on rising edge i.e. it's currently reading from SDA.
		if(I2C_SLAVE_SCL_IS_RISING())
 492:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__DATA_REGION_ORIGIN__+0x9>
 496:	83 70       	andi	r24, 0x03	; 3
 498:	83 30       	cpi	r24, 0x03	; 3
 49a:	09 f0       	breq	.+2      	; 0x49e <__vector_1+0x38>
 49c:	bb c0       	rjmp	.+374    	; 0x614 <__vector_1+0x1ae>
		{
			//If it just have been writing to SDA reset pull up to high.
			if(I2C_SLAVE_haveSended > 7)
 49e:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 4a2:	88 30       	cpi	r24, 0x08	; 8
 4a4:	40 f0       	brcs	.+16     	; 0x4b6 <__vector_1+0x50>
			{
				I2C_SLAVE_haveSended = 0;
 4a6:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
				I2C_SLAVE_DDR &= ~(1 << I2C_SLAVE_SDA | 1 << I2C_SLAVE_SCL);
 4aa:	8a b1       	in	r24, 0x0a	; 10
 4ac:	8b 7e       	andi	r24, 0xEB	; 235
 4ae:	8a b9       	out	0x0a, r24	; 10
				I2C_SLAVE_PORT |= (1 << I2C_SLAVE_SDA | 1 << I2C_SLAVE_SCL);
 4b0:	8b b1       	in	r24, 0x0b	; 11
 4b2:	84 61       	ori	r24, 0x14	; 20
 4b4:	8b b9       	out	0x0b, r24	; 11
			}
			//First 7 bits read Address.
			if(I2C_SLAVE_recevedBits < 7)
 4b6:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
 4ba:	87 30       	cpi	r24, 0x07	; 7
 4bc:	50 f5       	brcc	.+84     	; 0x512 <__vector_1+0xac>
			{
				I2C_SLAVE_recevedAddr = I2C_SLAVE_SET_BIT(I2C_SLAVE_recevedAddr,6-I2C_SLAVE_recevedBits,I2C_SLAVE_PIN,I2C_SLAVE_SDA);
 4be:	66 e0       	ldi	r22, 0x06	; 6
 4c0:	70 e0       	ldi	r23, 0x00	; 0
 4c2:	68 1b       	sub	r22, r24
 4c4:	71 09       	sbc	r23, r1
 4c6:	21 e0       	ldi	r18, 0x01	; 1
 4c8:	30 e0       	ldi	r19, 0x00	; 0
 4ca:	a9 01       	movw	r20, r18
 4cc:	06 2e       	mov	r0, r22
 4ce:	02 c0       	rjmp	.+4      	; 0x4d4 <__vector_1+0x6e>
 4d0:	44 0f       	add	r20, r20
 4d2:	55 1f       	adc	r21, r21
 4d4:	0a 94       	dec	r0
 4d6:	e2 f7       	brpl	.-8      	; 0x4d0 <__vector_1+0x6a>
 4d8:	99 b1       	in	r25, 0x09	; 9
 4da:	54 2f       	mov	r21, r20
 4dc:	50 95       	com	r21
 4de:	20 91 22 01 	lds	r18, 0x0122	; 0x800122 <_ZL21I2C_SLAVE_recevedAddr>
 4e2:	52 23       	and	r21, r18
 4e4:	29 2f       	mov	r18, r25
 4e6:	30 e0       	ldi	r19, 0x00	; 0
 4e8:	35 95       	asr	r19
 4ea:	27 95       	ror	r18
 4ec:	35 95       	asr	r19
 4ee:	27 95       	ror	r18
 4f0:	35 95       	asr	r19
 4f2:	27 95       	ror	r18
 4f4:	35 95       	asr	r19
 4f6:	27 95       	ror	r18
 4f8:	02 c0       	rjmp	.+4      	; 0x4fe <__vector_1+0x98>
 4fa:	22 0f       	add	r18, r18
 4fc:	33 1f       	adc	r19, r19
 4fe:	6a 95       	dec	r22
 500:	e2 f7       	brpl	.-8      	; 0x4fa <__vector_1+0x94>
 502:	24 23       	and	r18, r20
 504:	25 0f       	add	r18, r21
 506:	20 93 22 01 	sts	0x0122, r18	; 0x800122 <_ZL21I2C_SLAVE_recevedAddr>
				I2C_SLAVE_recevedBits++;
 50a:	8f 5f       	subi	r24, 0xFF	; 255
 50c:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
 510:	15 c1       	rjmp	.+554    	; 0x73c <__vector_1+0x2d6>
			}
			//If address matching:
			else if(I2C_SLAVE_recevedAddr == I2C_SLAVE_ADDR && I2C_SLAVE_recevedBits < 8)
 512:	90 91 22 01 	lds	r25, 0x0122	; 0x800122 <_ZL21I2C_SLAVE_recevedAddr>
 516:	90 37       	cpi	r25, 0x70	; 112
 518:	09 f0       	breq	.+2      	; 0x51c <__vector_1+0xb6>
 51a:	10 c1       	rjmp	.+544    	; 0x73c <__vector_1+0x2d6>
 51c:	88 30       	cpi	r24, 0x08	; 8
 51e:	b8 f4       	brcc	.+46     	; 0x54e <__vector_1+0xe8>
			{
				
				I2C_SLAVE_recevedBits++;
 520:	8f 5f       	subi	r24, 0xFF	; 255
 522:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
				//Read the readWrite bit.
				I2C_SLAVE_shouldWrite = I2C_SLAVE_SET_BIT(I2C_SLAVE_shouldWrite,0,I2C_SLAVE_PIN,I2C_SLAVE_SDA);
 526:	89 b1       	in	r24, 0x09	; 9
 528:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <_ZL21I2C_SLAVE_shouldWrite>
 52c:	9e 7f       	andi	r25, 0xFE	; 254
 52e:	82 95       	swap	r24
 530:	81 70       	andi	r24, 0x01	; 1
 532:	89 0f       	add	r24, r25
 534:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <_ZL21I2C_SLAVE_shouldWrite>
				//If it should write, begin hold is set to true.
				if(I2C_SLAVE_shouldWrite)
 538:	88 23       	and	r24, r24
 53a:	19 f0       	breq	.+6      	; 0x542 <__vector_1+0xdc>
				{
					//This indicates that the line should be hold right after ack i send.
					I2C_SLAVE_beginHold = true;
 53c:	81 e0       	ldi	r24, 0x01	; 1
 53e:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <_ZL19I2C_SLAVE_beginHold>
				}
				//Set buffer to ack-bit and begin sending.
				I2C_SLAVE_sendBit(0);
 542:	80 e0       	ldi	r24, 0x00	; 0
 544:	0e 94 68 01 	call	0x2d0	; 0x2d0 <_ZL17I2C_SLAVE_sendBitc>
				I2C_SLAVE_beginSend();
 548:	0e 94 80 01 	call	0x300	; 0x300 <_ZL19I2C_SLAVE_beginSendv>
 54c:	f7 c0       	rjmp	.+494    	; 0x73c <__vector_1+0x2d6>
			}
			else if(I2C_SLAVE_recevedAddr == I2C_SLAVE_ADDR && I2C_SLAVE_recevedBits < (17))
 54e:	81 31       	cpi	r24, 0x11	; 17
 550:	08 f0       	brcs	.+2      	; 0x554 <__vector_1+0xee>
 552:	f4 c0       	rjmp	.+488    	; 0x73c <__vector_1+0x2d6>
			{
				//If read from master after ack-send if I2C_SLAVE_shouldWrite is false.
				I2C_SLAVE_recevedData = I2C_SLAVE_SET_BIT(I2C_SLAVE_recevedData,7-(I2C_SLAVE_recevedBits-8),I2C_SLAVE_PIN,I2C_SLAVE_SDA);
 554:	6f e0       	ldi	r22, 0x0F	; 15
 556:	70 e0       	ldi	r23, 0x00	; 0
 558:	68 1b       	sub	r22, r24
 55a:	71 09       	sbc	r23, r1
 55c:	21 e0       	ldi	r18, 0x01	; 1
 55e:	30 e0       	ldi	r19, 0x00	; 0
 560:	a9 01       	movw	r20, r18
 562:	06 2e       	mov	r0, r22
 564:	02 c0       	rjmp	.+4      	; 0x56a <__vector_1+0x104>
 566:	44 0f       	add	r20, r20
 568:	55 1f       	adc	r21, r21
 56a:	0a 94       	dec	r0
 56c:	e2 f7       	brpl	.-8      	; 0x566 <__vector_1+0x100>
 56e:	99 b1       	in	r25, 0x09	; 9
 570:	54 2f       	mov	r21, r20
 572:	50 95       	com	r21
 574:	20 91 1c 01 	lds	r18, 0x011C	; 0x80011c <_ZL21I2C_SLAVE_recevedData>
 578:	52 23       	and	r21, r18
 57a:	29 2f       	mov	r18, r25
 57c:	30 e0       	ldi	r19, 0x00	; 0
 57e:	35 95       	asr	r19
 580:	27 95       	ror	r18
 582:	35 95       	asr	r19
 584:	27 95       	ror	r18
 586:	35 95       	asr	r19
 588:	27 95       	ror	r18
 58a:	35 95       	asr	r19
 58c:	27 95       	ror	r18
 58e:	02 c0       	rjmp	.+4      	; 0x594 <__vector_1+0x12e>
 590:	22 0f       	add	r18, r18
 592:	33 1f       	adc	r19, r19
 594:	6a 95       	dec	r22
 596:	e2 f7       	brpl	.-8      	; 0x590 <__vector_1+0x12a>
 598:	24 23       	and	r18, r20
 59a:	25 0f       	add	r18, r21
 59c:	20 93 1c 01 	sts	0x011C, r18	; 0x80011c <_ZL21I2C_SLAVE_recevedData>
				I2C_SLAVE_recevedBits++;
 5a0:	8f 5f       	subi	r24, 0xFF	; 255
 5a2:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
				if(I2C_SLAVE_recevedBits == 16)
 5a6:	80 31       	cpi	r24, 0x10	; 16
 5a8:	09 f0       	breq	.+2      	; 0x5ac <__vector_1+0x146>
 5aa:	c8 c0       	rjmp	.+400    	; 0x73c <__vector_1+0x2d6>
}

static void I2C_SLAVE_addData(char data)
{
	//If the buffer is full, then the oldest data will be overwritten moving first data one.
	if(I2C_SLAVE_full)
 5ac:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <_ZL14I2C_SLAVE_full>
 5b0:	88 23       	and	r24, r24
 5b2:	69 f0       	breq	.+26     	; 0x5ce <__vector_1+0x168>
}

static unsigned char I2C_SLAVE_inc(volatile unsigned char * num)
{
	//Save return value.
	unsigned char temp = *num;
 5b4:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>

	//Incrementing number 
	(*num)++;
 5b8:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 5bc:	8f 5f       	subi	r24, 0xFF	; 255
 5be:	80 93 19 01 	sts	0x0119, r24	; 0x800119 <_ZL15I2C_SLAVE_first>
	
	//If number is higher than receive buffer length then its reset to 0.
	if(*num >= I2C_SLAVE_BUFFER_LENGTH)
 5c2:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 5c6:	8a 30       	cpi	r24, 0x0A	; 10
 5c8:	10 f0       	brcs	.+4      	; 0x5ce <__vector_1+0x168>
	{
		*num = 0;
 5ca:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <_ZL15I2C_SLAVE_first>
}

static unsigned char I2C_SLAVE_inc(volatile unsigned char * num)
{
	//Save return value.
	unsigned char temp = *num;
 5ce:	e0 91 18 01 	lds	r30, 0x0118	; 0x800118 <_ZL14I2C_SLAVE_last>

	//Incrementing number 
	(*num)++;
 5d2:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <_ZL14I2C_SLAVE_last>
 5d6:	8f 5f       	subi	r24, 0xFF	; 255
 5d8:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <_ZL14I2C_SLAVE_last>
	
	//If number is higher than receive buffer length then its reset to 0.
	if(*num >= I2C_SLAVE_BUFFER_LENGTH)
 5dc:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <_ZL14I2C_SLAVE_last>
 5e0:	8a 30       	cpi	r24, 0x0A	; 10
 5e2:	10 f0       	brcs	.+4      	; 0x5e8 <__vector_1+0x182>
	{
		*num = 0;
 5e4:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <_ZL14I2C_SLAVE_last>
	if(I2C_SLAVE_full)
	{
		I2C_SLAVE_inc(&I2C_SLAVE_first);
	}
	//Sets last data and increments last. (Hence last will always be the length of the data in the buffer)
	I2C_SLAVE_Buffer[I2C_SLAVE_inc(&I2C_SLAVE_last)] = data;
 5e8:	f0 e0       	ldi	r31, 0x00	; 0
 5ea:	e3 5f       	subi	r30, 0xF3	; 243
 5ec:	fe 4f       	sbci	r31, 0xFE	; 254
 5ee:	20 83       	st	Z, r18
	//If last position is the same as first the buffer is either full or empty. Therefor at boolean is sat if its full.
	if(I2C_SLAVE_last == I2C_SLAVE_first)
 5f0:	90 91 18 01 	lds	r25, 0x0118	; 0x800118 <_ZL14I2C_SLAVE_last>
 5f4:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <_ZL15I2C_SLAVE_first>
 5f8:	98 13       	cpse	r25, r24
 5fa:	03 c0       	rjmp	.+6      	; 0x602 <__vector_1+0x19c>
	{
		I2C_SLAVE_full = true;
 5fc:	81 e0       	ldi	r24, 0x01	; 1
 5fe:	80 93 17 01 	sts	0x0117, r24	; 0x800117 <_ZL14I2C_SLAVE_full>
				I2C_SLAVE_recevedBits++;
				if(I2C_SLAVE_recevedBits == 16)
				{
					//When all bits send add data and ack.
					I2C_SLAVE_addData(I2C_SLAVE_recevedData);
					I2C_SLAVE_sendBit(0);
 602:	80 e0       	ldi	r24, 0x00	; 0
 604:	0e 94 68 01 	call	0x2d0	; 0x2d0 <_ZL17I2C_SLAVE_sendBitc>
					I2C_SLAVE_beginSend();
 608:	0e 94 80 01 	call	0x300	; 0x300 <_ZL19I2C_SLAVE_beginSendv>
					//Return to bit 8 to continue reading. (Only reading more bytes in one header is not implemented yet.)
					I2C_SLAVE_recevedBits = 8;
 60c:	88 e0       	ldi	r24, 0x08	; 8
 60e:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
 612:	94 c0       	rjmp	.+296    	; 0x73c <__vector_1+0x2d6>
				}
			}
		}
		//If SCL is triggering on falling edge i.e. it's currently writing on SDA.
		else if(I2C_SLAVE_SCL_IS_FALLING())
 614:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__DATA_REGION_ORIGIN__+0x9>
 618:	83 70       	andi	r24, 0x03	; 3
 61a:	82 30       	cpi	r24, 0x02	; 2
 61c:	09 f0       	breq	.+2      	; 0x620 <__vector_1+0x1ba>
 61e:	8e c0       	rjmp	.+284    	; 0x73c <__vector_1+0x2d6>
		{
			//Checks if all data is send.
			if(I2C_SLAVE_haveSended > 7)
 620:	30 91 1d 01 	lds	r19, 0x011D	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 624:	38 30       	cpi	r19, 0x08	; 8
 626:	08 f4       	brcc	.+2      	; 0x62a <__vector_1+0x1c4>
 628:	51 c0       	rjmp	.+162    	; 0x6cc <__vector_1+0x266>
			{
				//Updates buffer with temporary buffer if I2C_SLAVE_dataReady is 2 or 3.
				if(I2C_SLAVE_dataReady == 2 || I2C_SLAVE_dataReady == 3)
 62a:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 62e:	82 50       	subi	r24, 0x02	; 2
 630:	82 30       	cpi	r24, 0x02	; 2
 632:	90 f5       	brcc	.+100    	; 0x698 <__vector_1+0x232>
				{
					I2C_SLAVE_dataReady = 1;
 634:	81 e0       	ldi	r24, 0x01	; 1
 636:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
					I2C_SLAVE_haveSended = 1;
 63a:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
					I2C_SLAVE_toSend = I2C_SLAVE_tempSave;
 63e:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <_ZL18I2C_SLAVE_tempSave>
 642:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <_ZL16I2C_SLAVE_toSend>
					I2C_SLAVE_DDR = I2C_SLAVE_SET_BIT(I2C_SLAVE_DDR,I2C_SLAVE_SDA,(~I2C_SLAVE_toSend),7);
 646:	2a b1       	in	r18, 0x0a	; 10
 648:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 64c:	90 e0       	ldi	r25, 0x00	; 0
 64e:	80 95       	com	r24
 650:	90 95       	com	r25
 652:	88 0f       	add	r24, r24
 654:	89 2f       	mov	r24, r25
 656:	88 1f       	adc	r24, r24
 658:	99 0b       	sbc	r25, r25
 65a:	82 95       	swap	r24
 65c:	92 95       	swap	r25
 65e:	90 7f       	andi	r25, 0xF0	; 240
 660:	98 27       	eor	r25, r24
 662:	80 7f       	andi	r24, 0xF0	; 240
 664:	98 27       	eor	r25, r24
 666:	80 71       	andi	r24, 0x10	; 16
 668:	92 2f       	mov	r25, r18
 66a:	9f 7e       	andi	r25, 0xEF	; 239
 66c:	89 0f       	add	r24, r25
 66e:	8a b9       	out	0x0a, r24	; 10
					I2C_SLAVE_PORT = I2C_SLAVE_SET_BIT(I2C_SLAVE_PORT,I2C_SLAVE_SDA,I2C_SLAVE_toSend,7);
 670:	2b b1       	in	r18, 0x0b	; 11
 672:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 676:	90 e0       	ldi	r25, 0x00	; 0
 678:	88 0f       	add	r24, r24
 67a:	89 2f       	mov	r24, r25
 67c:	88 1f       	adc	r24, r24
 67e:	99 0b       	sbc	r25, r25
 680:	82 95       	swap	r24
 682:	92 95       	swap	r25
 684:	90 7f       	andi	r25, 0xF0	; 240
 686:	98 27       	eor	r25, r24
 688:	80 7f       	andi	r24, 0xF0	; 240
 68a:	98 27       	eor	r25, r24
 68c:	80 71       	andi	r24, 0x10	; 16
 68e:	92 2f       	mov	r25, r18
 690:	9f 7e       	andi	r25, 0xEF	; 239
 692:	89 0f       	add	r24, r25
 694:	8b b9       	out	0x0b, r24	; 11
 696:	02 c0       	rjmp	.+4      	; 0x69c <__vector_1+0x236>
				}
				else
				{
					//Frees SDA if done sending.
					I2C_SLAVE_DDR &= ~(1 << I2C_SLAVE_SDA);
 698:	54 98       	cbi	0x0a, 4	; 10
					I2C_SLAVE_PORT |= (1 << I2C_SLAVE_SDA);
 69a:	5c 9a       	sbi	0x0b, 4	; 11
				}
				if(I2C_SLAVE_beginHold)
 69c:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <_ZL19I2C_SLAVE_beginHold>
 6a0:	88 23       	and	r24, r24
 6a2:	59 f0       	breq	.+22     	; 0x6ba <__vector_1+0x254>
}

static int I2C_SLAVE_hold()
{
	//If data is ready then it sets beginHold false and returns true.
	if(I2C_SLAVE_dataReady == 1 || I2C_SLAVE_dataReady == 2)
 6a4:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <_ZL19I2C_SLAVE_dataReady>
 6a8:	81 50       	subi	r24, 0x01	; 1
 6aa:	82 30       	cpi	r24, 0x02	; 2
 6ac:	18 f4       	brcc	.+6      	; 0x6b4 <__vector_1+0x24e>
	{
		I2C_SLAVE_beginHold = false;
 6ae:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <_ZL19I2C_SLAVE_beginHold>
 6b2:	44 c0       	rjmp	.+136    	; 0x73c <__vector_1+0x2d6>
		return 1;
	}
	else
	{
		//If no data is ready, then SCL is pulled low.
		I2C_SLAVE_DDR  |=  1 << I2C_SLAVE_SCL;
 6b4:	52 9a       	sbi	0x0a, 2	; 10
		I2C_SLAVE_PORT &=  ~(1 << I2C_SLAVE_SCL);
 6b6:	5a 98       	cbi	0x0b, 2	; 11
 6b8:	41 c0       	rjmp	.+130    	; 0x73c <__vector_1+0x2d6>
				}
				else
				{
					//More work here needs to be done in order to be able to write multiple bytes.
					//Returns the line to reading
					I2C_SLAVE_SCL_RISING();
 6ba:	e9 e6       	ldi	r30, 0x69	; 105
 6bc:	f0 e0       	ldi	r31, 0x00	; 0
 6be:	80 81       	ld	r24, Z
 6c0:	82 60       	ori	r24, 0x02	; 2
 6c2:	80 83       	st	Z, r24
 6c4:	80 81       	ld	r24, Z
 6c6:	81 60       	ori	r24, 0x01	; 1
 6c8:	80 83       	st	Z, r24
 6ca:	38 c0       	rjmp	.+112    	; 0x73c <__vector_1+0x2d6>
				}
			}
			else
			{
				I2C_SLAVE_DDR = I2C_SLAVE_SET_BIT(I2C_SLAVE_DDR,I2C_SLAVE_SDA,~I2C_SLAVE_toSend,(7-I2C_SLAVE_haveSended));
 6cc:	2a b1       	in	r18, 0x0a	; 10
 6ce:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 6d2:	90 e0       	ldi	r25, 0x00	; 0
 6d4:	80 95       	com	r24
 6d6:	90 95       	com	r25
 6d8:	47 e0       	ldi	r20, 0x07	; 7
 6da:	50 e0       	ldi	r21, 0x00	; 0
 6dc:	ba 01       	movw	r22, r20
 6de:	63 1b       	sub	r22, r19
 6e0:	71 09       	sbc	r23, r1
 6e2:	02 c0       	rjmp	.+4      	; 0x6e8 <__vector_1+0x282>
 6e4:	95 95       	asr	r25
 6e6:	87 95       	ror	r24
 6e8:	6a 95       	dec	r22
 6ea:	e2 f7       	brpl	.-8      	; 0x6e4 <__vector_1+0x27e>
 6ec:	82 95       	swap	r24
 6ee:	92 95       	swap	r25
 6f0:	90 7f       	andi	r25, 0xF0	; 240
 6f2:	98 27       	eor	r25, r24
 6f4:	80 7f       	andi	r24, 0xF0	; 240
 6f6:	98 27       	eor	r25, r24
 6f8:	80 71       	andi	r24, 0x10	; 16
 6fa:	92 2f       	mov	r25, r18
 6fc:	9f 7e       	andi	r25, 0xEF	; 239
 6fe:	89 0f       	add	r24, r25
 700:	8a b9       	out	0x0a, r24	; 10
				I2C_SLAVE_PORT = I2C_SLAVE_SET_BIT(I2C_SLAVE_PORT,I2C_SLAVE_SDA,I2C_SLAVE_toSend,(7-I2C_SLAVE_haveSended));
 702:	2b b1       	in	r18, 0x0b	; 11
 704:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <_ZL16I2C_SLAVE_toSend>
 708:	90 e0       	ldi	r25, 0x00	; 0
 70a:	30 91 1d 01 	lds	r19, 0x011D	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 70e:	43 1b       	sub	r20, r19
 710:	51 09       	sbc	r21, r1
 712:	02 c0       	rjmp	.+4      	; 0x718 <__vector_1+0x2b2>
 714:	95 95       	asr	r25
 716:	87 95       	ror	r24
 718:	4a 95       	dec	r20
 71a:	e2 f7       	brpl	.-8      	; 0x714 <__vector_1+0x2ae>
 71c:	82 95       	swap	r24
 71e:	92 95       	swap	r25
 720:	90 7f       	andi	r25, 0xF0	; 240
 722:	98 27       	eor	r25, r24
 724:	80 7f       	andi	r24, 0xF0	; 240
 726:	98 27       	eor	r25, r24
 728:	80 71       	andi	r24, 0x10	; 16
 72a:	92 2f       	mov	r25, r18
 72c:	9f 7e       	andi	r25, 0xEF	; 239
 72e:	89 0f       	add	r24, r25
 730:	8b b9       	out	0x0b, r24	; 11
				
				I2C_SLAVE_haveSended++;
 732:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
 736:	8f 5f       	subi	r24, 0xFF	; 255
 738:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <_ZL20I2C_SLAVE_haveSended>
			}
		}
	}
	
}
 73c:	ff 91       	pop	r31
 73e:	ef 91       	pop	r30
 740:	bf 91       	pop	r27
 742:	af 91       	pop	r26
 744:	9f 91       	pop	r25
 746:	8f 91       	pop	r24
 748:	7f 91       	pop	r23
 74a:	6f 91       	pop	r22
 74c:	5f 91       	pop	r21
 74e:	4f 91       	pop	r20
 750:	3f 91       	pop	r19
 752:	2f 91       	pop	r18
 754:	0f 90       	pop	r0
 756:	0f be       	out	0x3f, r0	; 63
 758:	0f 90       	pop	r0
 75a:	1f 90       	pop	r1
 75c:	18 95       	reti

0000075e <__vector_5>:

//SDA interrupt for handling stop and start bit.
ISR(I2C_SLAVE_SDA_vect)
{
 75e:	1f 92       	push	r1
 760:	0f 92       	push	r0
 762:	0f b6       	in	r0, 0x3f	; 63
 764:	0f 92       	push	r0
 766:	11 24       	eor	r1, r1
 768:	8f 93       	push	r24
 76a:	ef 93       	push	r30
 76c:	ff 93       	push	r31
	//Both stop and start bit is triggered while SCL is high.
	if((I2C_SLAVE_PIN & (1 << I2C_SLAVE_SCL)) ==(1 << I2C_SLAVE_SCL))
 76e:	4a 9b       	sbis	0x09, 2	; 9
 770:	14 c0       	rjmp	.+40     	; 0x79a <__vector_5+0x3c>
	{
		//If SDA is high then the interrupt was triggered on a rising edge and therefore it's a stop-bit.
		if(I2C_SLAVE_PIN & (1 << I2C_SLAVE_SDA))
 772:	4c 9b       	sbis	0x09, 4	; 9
 774:	0f c0       	rjmp	.+30     	; 0x794 <__vector_5+0x36>
		{
			I2C_SLAVE_startRecived = false;
 776:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <_ZL22I2C_SLAVE_startRecived>
			I2C_SLAVE_startRecived = true;
		}
		//If it was a stop-bit reset received data, and set SCL trigger to rising.
		if(I2C_SLAVE_startRecived == false)
		{
			I2C_SLAVE_recevedAddr = 0;
 77a:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <_ZL21I2C_SLAVE_recevedAddr>
			I2C_SLAVE_recevedBits = 0;
 77e:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <_ZL21I2C_SLAVE_recevedBits>
			I2C_SLAVE_SCL_RISING();
 782:	e9 e6       	ldi	r30, 0x69	; 105
 784:	f0 e0       	ldi	r31, 0x00	; 0
 786:	80 81       	ld	r24, Z
 788:	82 60       	ori	r24, 0x02	; 2
 78a:	80 83       	st	Z, r24
 78c:	80 81       	ld	r24, Z
 78e:	81 60       	ori	r24, 0x01	; 1
 790:	80 83       	st	Z, r24
 792:	03 c0       	rjmp	.+6      	; 0x79a <__vector_5+0x3c>
			I2C_SLAVE_startRecived = false;
		}
		//Else it is a start-bit.
		else
		{
			I2C_SLAVE_startRecived = true;
 794:	81 e0       	ldi	r24, 0x01	; 1
 796:	80 93 1b 01 	sts	0x011B, r24	; 0x80011b <_ZL22I2C_SLAVE_startRecived>
			I2C_SLAVE_recevedAddr = 0;
			I2C_SLAVE_recevedBits = 0;
			I2C_SLAVE_SCL_RISING();
		}
	}
}
 79a:	ff 91       	pop	r31
 79c:	ef 91       	pop	r30
 79e:	8f 91       	pop	r24
 7a0:	0f 90       	pop	r0
 7a2:	0f be       	out	0x3f, r0	; 63
 7a4:	0f 90       	pop	r0
 7a6:	1f 90       	pop	r1
 7a8:	18 95       	reti

000007aa <_Z15initControlUnitv>:
#include "../main.h"
#include "../I2C/I2C_SLAVE.h"

void initControlUnit()
{
	I2C_SLAVE_init();
 7aa:	0e 94 1a 02 	call	0x434	; 0x434 <_Z14I2C_SLAVE_initv>
 7ae:	08 95       	ret

000007b0 <_Z9slavePollv>:
}

void slavePoll() {
	if (I2C_SLAVE_checkData()) {
 7b0:	0e 94 93 01 	call	0x326	; 0x326 <_Z19I2C_SLAVE_checkDatav>
 7b4:	88 23       	and	r24, r24
 7b6:	f9 f0       	breq	.+62     	; 0x7f6 <_Z9slavePollv+0x46>
		I2C_commands_t cmd = I2C_SLAVE_getData();
 7b8:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <_Z17I2C_SLAVE_getDatav>

		switch (cmd) {
 7bc:	85 30       	cpi	r24, 0x05	; 5
 7be:	71 f0       	breq	.+28     	; 0x7dc <_Z9slavePollv+0x2c>
 7c0:	28 f4       	brcc	.+10     	; 0x7cc <_Z9slavePollv+0x1c>
 7c2:	83 30       	cpi	r24, 0x03	; 3
 7c4:	41 f0       	breq	.+16     	; 0x7d6 <_Z9slavePollv+0x26>
 7c6:	84 30       	cpi	r24, 0x04	; 4
 7c8:	91 f0       	breq	.+36     	; 0x7ee <_Z9slavePollv+0x3e>
 7ca:	08 95       	ret
 7cc:	86 30       	cpi	r24, 0x06	; 6
 7ce:	49 f0       	breq	.+18     	; 0x7e2 <_Z9slavePollv+0x32>
 7d0:	87 30       	cpi	r24, 0x07	; 7
 7d2:	51 f0       	breq	.+20     	; 0x7e8 <_Z9slavePollv+0x38>
 7d4:	08 95       	ret
			default:
				break;
			
			case MAKE_PANCAKE:
				pancakeBegin();
 7d6:	0e 94 09 04 	call	0x812	; 0x812 <_Z12pancakeBeginv>
				break;
 7da:	08 95       	ret
				
			case TURN_ON_COOLING:
				turnOnCooling();
 7dc:	0e 94 17 04 	call	0x82e	; 0x82e <_Z13turnOnCoolingv>
				break;
 7e0:	08 95       	ret
				
			case TURN_OFF_COOLING:
				turnOffCooling();
 7e2:	0e 94 1a 04 	call	0x834	; 0x834 <_Z14turnOffCoolingv>
				break;
 7e6:	08 95       	ret
				
			case TURN_OFF_ALARM:
				turnOffAlarm();
 7e8:	0e 94 1d 04 	call	0x83a	; 0x83a <_Z12turnOffAlarmv>
				break;
 7ec:	08 95       	ret
			
			case GET_BATTER_AMOUNT:
				int level = getBatterAmount();
 7ee:	0e 94 10 04 	call	0x820	; 0x820 <_Z15getBatterAmountv>
				I2C_SLAVE_sendData(static_cast<char>(level));
 7f2:	0e 94 9e 01 	call	0x33c	; 0x33c <_Z18I2C_SLAVE_sendDatac>
 7f6:	08 95       	ret

000007f8 <main>:
#include "PanController/PanController.h"


int main()
{
	sei();
 7f8:	78 94       	sei
	initControlUnit();
 7fa:	0e 94 d5 03 	call	0x7aa	; 0x7aa <_Z15initControlUnitv>
	initPanController();
 7fe:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <_Z17initPanControllerv>
	initUltrasonic();
 802:	0e 94 47 05 	call	0xa8e	; 0xa8e <_Z14initUltrasonicv>
	initBatterDispenser();
 806:	0e 94 ab 00 	call	0x156	; 0x156 <_Z19initBatterDispenserv>
	
	/* Initialize indicator */ 
	INDCTR_DDR |= (1<<INDCTR_PORT_NUM);
 80a:	20 9a       	sbi	0x04, 0	; 4
    while (1) 
    {
		slavePoll();
 80c:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <_Z9slavePollv>
 810:	fd cf       	rjmp	.-6      	; 0x80c <main+0x14>

00000812 <_Z12pancakeBeginv>:
    }
}

void pancakeBegin() {
	waitForFreePan();
 812:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <_Z14waitForFreePanv>
	addDough();
 816:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <_Z8addDoughv>
	cookingBegin();
 81a:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <_Z12cookingBeginv>
 81e:	08 95       	ret

00000820 <_Z15getBatterAmountv>:
}

int getBatterAmount() {
	int level = readBatterAmount();
 820:	0e 94 51 05 	call	0xaa2	; 0xaa2 <_Z16readBatterAmountv>
	
	if (level > MIN_BATTER_LEVEL)
 824:	86 30       	cpi	r24, 0x06	; 6
 826:	91 05       	cpc	r25, r1
 828:	0c f0       	brlt	.+2      	; 0x82c <_Z15getBatterAmountv+0xc>
		INDCTR_PORT |=  (1<<INDCTR_PORT_NUM); // Turn on indicator LED
 82a:	28 9a       	sbi	0x05, 0	; 5
	
	return level;
}
 82c:	08 95       	ret

0000082e <_Z13turnOnCoolingv>:

void turnOnCooling() {
	beginCoolingRegulation();
 82e:	0e 94 48 00 	call	0x90	; 0x90 <_Z22beginCoolingRegulationv>
 832:	08 95       	ret

00000834 <_Z14turnOffCoolingv>:
}

void turnOffCooling() {
	endCoolingRegulation();
 834:	0e 94 7c 00 	call	0xf8	; 0xf8 <_Z20endCoolingRegulationv>
 838:	08 95       	ret

0000083a <_Z12turnOffAlarmv>:
}

void turnOffAlarm() {
	INDCTR_PORT &= ~(1<<INDCTR_PORT_NUM); // Turn off indicator LED
 83a:	28 98       	cbi	0x05, 0	; 5
 83c:	08 95       	ret

0000083e <_Z19I2C_MASTER_sendDatac14I2C_commands_t>:
	//Update status
	data_ready_flag = false;
	
	//Return data
	return local_read_data;
}
 83e:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 842:	91 11       	cpse	r25, r1
 844:	4c c0       	rjmp	.+152    	; 0x8de <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0xa0>
 846:	91 e0       	ldi	r25, 0x01	; 1
 848:	90 93 26 01 	sts	0x0126, r25	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 84c:	94 ea       	ldi	r25, 0xA4	; 164
 84e:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 852:	ec eb       	ldi	r30, 0xBC	; 188
 854:	f0 e0       	ldi	r31, 0x00	; 0
 856:	90 81       	ld	r25, Z
 858:	99 23       	and	r25, r25
 85a:	ec f7       	brge	.-6      	; 0x856 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x18>
 85c:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 860:	98 7f       	andi	r25, 0xF8	; 248
 862:	98 30       	cpi	r25, 0x08	; 8
 864:	59 f5       	brne	.+86     	; 0x8bc <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x7e>
 866:	88 0f       	add	r24, r24
 868:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 86c:	84 e8       	ldi	r24, 0x84	; 132
 86e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 872:	ec eb       	ldi	r30, 0xBC	; 188
 874:	f0 e0       	ldi	r31, 0x00	; 0
 876:	80 81       	ld	r24, Z
 878:	88 23       	and	r24, r24
 87a:	ec f7       	brge	.-6      	; 0x876 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x38>
 87c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 880:	88 7f       	andi	r24, 0xF8	; 248
 882:	80 32       	cpi	r24, 0x20	; 32
 884:	d9 f0       	breq	.+54     	; 0x8bc <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x7e>
 886:	60 93 bb 00 	sts	0x00BB, r22	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 88a:	84 e8       	ldi	r24, 0x84	; 132
 88c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 890:	ec eb       	ldi	r30, 0xBC	; 188
 892:	f0 e0       	ldi	r31, 0x00	; 0
 894:	80 81       	ld	r24, Z
 896:	88 23       	and	r24, r24
 898:	ec f7       	brge	.-6      	; 0x894 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x56>
 89a:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 89e:	88 7f       	andi	r24, 0xF8	; 248
 8a0:	80 33       	cpi	r24, 0x30	; 48
 8a2:	61 f0       	breq	.+24     	; 0x8bc <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x7e>
 8a4:	84 e9       	ldi	r24, 0x94	; 148
 8a6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 8aa:	ec eb       	ldi	r30, 0xBC	; 188
 8ac:	f0 e0       	ldi	r31, 0x00	; 0
 8ae:	80 81       	ld	r24, Z
 8b0:	84 fd       	sbrc	r24, 4
 8b2:	fd cf       	rjmp	.-6      	; 0x8ae <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x70>
 8b4:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 8b8:	80 e0       	ldi	r24, 0x00	; 0
 8ba:	08 95       	ret
 8bc:	84 e9       	ldi	r24, 0x94	; 148
 8be:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 8c2:	ec eb       	ldi	r30, 0xBC	; 188
 8c4:	f0 e0       	ldi	r31, 0x00	; 0
 8c6:	80 81       	ld	r24, Z
 8c8:	84 fd       	sbrc	r24, 4
 8ca:	fd cf       	rjmp	.-6      	; 0x8c6 <_Z19I2C_MASTER_sendDatac14I2C_commands_t+0x88>
 8cc:	ec eb       	ldi	r30, 0xBC	; 188
 8ce:	f0 e0       	ldi	r31, 0x00	; 0
 8d0:	80 81       	ld	r24, Z
 8d2:	8b 7f       	andi	r24, 0xFB	; 251
 8d4:	80 83       	st	Z, r24
 8d6:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 8da:	81 e0       	ldi	r24, 0x01	; 1
 8dc:	08 95       	ret
 8de:	83 e0       	ldi	r24, 0x03	; 3
 8e0:	08 95       	ret

000008e2 <_Z19I2C_MASTER_readDatac>:
 8e2:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 8e6:	91 11       	cpse	r25, r1
 8e8:	37 c0       	rjmp	.+110    	; 0x958 <__stack+0x59>
 8ea:	91 e0       	ldi	r25, 0x01	; 1
 8ec:	90 93 26 01 	sts	0x0126, r25	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 8f0:	94 ea       	ldi	r25, 0xA4	; 164
 8f2:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 8f6:	ec eb       	ldi	r30, 0xBC	; 188
 8f8:	f0 e0       	ldi	r31, 0x00	; 0
 8fa:	90 81       	ld	r25, Z
 8fc:	99 23       	and	r25, r25
 8fe:	ec f7       	brge	.-6      	; 0x8fa <_Z19I2C_MASTER_readDatac+0x18>
 900:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 904:	98 7f       	andi	r25, 0xF8	; 248
 906:	98 30       	cpi	r25, 0x08	; 8
 908:	b1 f4       	brne	.+44     	; 0x936 <__stack+0x37>
 90a:	88 0f       	add	r24, r24
 90c:	8f 5f       	subi	r24, 0xFF	; 255
 90e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 912:	84 e8       	ldi	r24, 0x84	; 132
 914:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 918:	ec eb       	ldi	r30, 0xBC	; 188
 91a:	f0 e0       	ldi	r31, 0x00	; 0
 91c:	80 81       	ld	r24, Z
 91e:	88 23       	and	r24, r24
 920:	ec f7       	brge	.-6      	; 0x91c <__stack+0x1d>
 922:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 926:	88 7f       	andi	r24, 0xF8	; 248
 928:	88 34       	cpi	r24, 0x48	; 72
 92a:	29 f0       	breq	.+10     	; 0x936 <__stack+0x37>
 92c:	85 e8       	ldi	r24, 0x85	; 133
 92e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 932:	80 e0       	ldi	r24, 0x00	; 0
 934:	08 95       	ret
 936:	84 e9       	ldi	r24, 0x94	; 148
 938:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 93c:	ec eb       	ldi	r30, 0xBC	; 188
 93e:	f0 e0       	ldi	r31, 0x00	; 0
 940:	80 81       	ld	r24, Z
 942:	84 fd       	sbrc	r24, 4
 944:	fd cf       	rjmp	.-6      	; 0x940 <__stack+0x41>
 946:	ec eb       	ldi	r30, 0xBC	; 188
 948:	f0 e0       	ldi	r31, 0x00	; 0
 94a:	80 81       	ld	r24, Z
 94c:	8b 7f       	andi	r24, 0xFB	; 251
 94e:	80 83       	st	Z, r24
 950:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
 954:	82 e0       	ldi	r24, 0x02	; 2
 956:	08 95       	ret
 958:	83 e0       	ldi	r24, 0x03	; 3
 95a:	08 95       	ret

0000095c <__vector_24>:

//Read data from TWI
ISR(TWI_vect) {
 95c:	1f 92       	push	r1
 95e:	0f 92       	push	r0
 960:	0f b6       	in	r0, 0x3f	; 63
 962:	0f 92       	push	r0
 964:	11 24       	eor	r1, r1
 966:	8f 93       	push	r24
 968:	ef 93       	push	r30
 96a:	ff 93       	push	r31

	//Save data
	local_read_data = TWDR;
 96c:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 970:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <_ZL15local_read_data>
	
	//Set flag
	data_ready_flag = true;
 974:	81 e0       	ldi	r24, 0x01	; 1
 976:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <_ZL15data_ready_flag>
	
	//Send stop and stop interrupts
	TWCR = (1 << TWEN) | (1 << TWSTO) | (1 << TWINT);
 97a:	84 e9       	ldi	r24, 0x94	; 148
 97c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	
	//Enable interrupt nesting
	sei();
 980:	78 94       	sei
	
	//Wait for stop-bit send
	while(TWCR & (1 << TWSTO));
 982:	ec eb       	ldi	r30, 0xBC	; 188
 984:	f0 e0       	ldi	r31, 0x00	; 0
 986:	80 81       	ld	r24, Z
 988:	84 fd       	sbrc	r24, 4
 98a:	fd cf       	rjmp	.-6      	; 0x986 <__vector_24+0x2a>

	//Unlock mutex from read
	I2C_MASTER_hw_mutex = false;
 98c:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <_ZL19I2C_MASTER_hw_mutex>
	
}
 990:	ff 91       	pop	r31
 992:	ef 91       	pop	r30
 994:	8f 91       	pop	r24
 996:	0f 90       	pop	r0
 998:	0f be       	out	0x3f, r0	; 63
 99a:	0f 90       	pop	r0
 99c:	1f 90       	pop	r1
 99e:	18 95       	reti

000009a0 <_Z17initPanControllerv>:
static volatile uint8_t local_read_data = 0;
static volatile bool data_ready_flag = false;

void I2C_MASTER_init(char bitRate, I2C_MASTER_prescale_t pre)
{
	TWBR = bitRate;	//Set bitRate
 9a0:	10 92 b8 00 	sts	0x00B8, r1	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
	TWSR = (char)pre;	//Set prescaler
 9a4:	83 e0       	ldi	r24, 0x03	; 3
 9a6:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
	
	TWCR = (1 << TWEN);	//Setup TWI to send NACK when data is recieved and enable HW
 9aa:	84 e0       	ldi	r24, 0x04	; 4
 9ac:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 9b0:	08 95       	ret

000009b2 <_Z14waitForFreePanv>:
void initPanController() {
	I2C_MASTER_init(I2C_BIT_RATE, I2C_MASTER_PRESCALE_64);
}

void waitForFreePan() {
	I2C_MASTER_sendData(I2C_PAN_ADDR, GET_FIRST_PAN_STATUS);
 9b2:	61 e0       	ldi	r22, 0x01	; 1
 9b4:	80 e7       	ldi	r24, 0x70	; 112
 9b6:	0e 94 1f 04 	call	0x83e	; 0x83e <_Z19I2C_MASTER_sendDatac14I2C_commands_t>
	I2C_MASTER_readData(I2C_PAN_ADDR);
 9ba:	80 e7       	ldi	r24, 0x70	; 112
 9bc:	0e 94 71 04 	call	0x8e2	; 0x8e2 <_Z19I2C_MASTER_readDatac>
 9c0:	08 95       	ret

000009c2 <_Z12cookingBeginv>:
} 

void cookingBegin() {
	I2C_MASTER_sendData(I2C_PAN_ADDR, BEGIN_COOKING);
 9c2:	62 e0       	ldi	r22, 0x02	; 2
 9c4:	80 e7       	ldi	r24, 0x70	; 112
 9c6:	0e 94 1f 04 	call	0x83e	; 0x83e <_Z19I2C_MASTER_sendDatac14I2C_commands_t>
 9ca:	08 95       	ret

000009cc <__vector_4>:
#include "UltraSonic.h"

volatile uint16_t batterLevel_ = 0;
bool isEcho_ = false;

ISR(PCINT1_vect) {
 9cc:	1f 92       	push	r1
 9ce:	0f 92       	push	r0
 9d0:	0f b6       	in	r0, 0x3f	; 63
 9d2:	0f 92       	push	r0
 9d4:	11 24       	eor	r1, r1
 9d6:	2f 93       	push	r18
 9d8:	3f 93       	push	r19
 9da:	4f 93       	push	r20
 9dc:	5f 93       	push	r21
 9de:	6f 93       	push	r22
 9e0:	7f 93       	push	r23
 9e2:	8f 93       	push	r24
 9e4:	9f 93       	push	r25
 9e6:	af 93       	push	r26
 9e8:	bf 93       	push	r27
 9ea:	ef 93       	push	r30
 9ec:	ff 93       	push	r31
	/* If currently timing PW */
	if (isEcho_)
 9ee:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <isEcho_>
 9f2:	88 23       	and	r24, r24
 9f4:	99 f1       	breq	.+102    	; 0xa5c <__vector_4+0x90>
	{
		/* Turn off timer2 */
		ULTRSNC_TCCRB = 0;
 9f6:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__DATA_REGION_ORIGIN__+0x51>
		
		/* Calculate and save distance */
		batterLevel_ = static_cast<uint16_t>(10*REGRESSION(ULTRSNC_TCNT)); // Distance in mm
 9fa:	60 91 b2 00 	lds	r22, 0x00B2	; 0x8000b2 <__DATA_REGION_ORIGIN__+0x52>
 9fe:	70 e0       	ldi	r23, 0x00	; 0
 a00:	80 e0       	ldi	r24, 0x00	; 0
 a02:	90 e0       	ldi	r25, 0x00	; 0
 a04:	0e 94 07 06 	call	0xc0e	; 0xc0e <__floatsisf>
 a08:	29 ee       	ldi	r18, 0xE9	; 233
 a0a:	38 e4       	ldi	r19, 0x48	; 72
 a0c:	4e e8       	ldi	r20, 0x8E	; 142
 a0e:	5e e3       	ldi	r21, 0x3E	; 62
 a10:	0e 94 93 06 	call	0xd26	; 0xd26 <__mulsf3>
 a14:	2a ee       	ldi	r18, 0xEA	; 234
 a16:	34 e0       	ldi	r19, 0x04	; 4
 a18:	44 e7       	ldi	r20, 0x74	; 116
 a1a:	5e e3       	ldi	r21, 0x3E	; 62
 a1c:	0e 94 69 05 	call	0xad2	; 0xad2 <__subsf3>
 a20:	20 e0       	ldi	r18, 0x00	; 0
 a22:	30 e0       	ldi	r19, 0x00	; 0
 a24:	40 e2       	ldi	r20, 0x20	; 32
 a26:	51 e4       	ldi	r21, 0x41	; 65
 a28:	0e 94 93 06 	call	0xd26	; 0xd26 <__mulsf3>
 a2c:	0e 94 d6 05 	call	0xbac	; 0xbac <__fixunssfsi>
 a30:	70 93 29 01 	sts	0x0129, r23	; 0x800129 <batterLevel_+0x1>
 a34:	60 93 28 01 	sts	0x0128, r22	; 0x800128 <batterLevel_>
		
		/* Calculate batter level from bottom of container */
		batterLevel_ = CNTNR_H - batterLevel_;
 a38:	20 91 28 01 	lds	r18, 0x0128	; 0x800128 <batterLevel_>
 a3c:	30 91 29 01 	lds	r19, 0x0129	; 0x800129 <batterLevel_+0x1>
 a40:	84 e6       	ldi	r24, 0x64	; 100
 a42:	90 e0       	ldi	r25, 0x00	; 0
 a44:	82 1b       	sub	r24, r18
 a46:	93 0b       	sbc	r25, r19
 a48:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <batterLevel_+0x1>
 a4c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <batterLevel_>
		
		/* Turn off pin change 13 interrupt */
		ULTRSNC_PCMSK &= ~(1 << ULTRSNC_PCINT);
 a50:	ec e6       	ldi	r30, 0x6C	; 108
 a52:	f0 e0       	ldi	r31, 0x00	; 0
 a54:	80 81       	ld	r24, Z
 a56:	8b 7f       	andi	r24, 0xFB	; 251
 a58:	80 83       	st	Z, r24
 a5a:	08 c0       	rjmp	.+16     	; 0xa6c <__vector_4+0xa0>
	}
	else
	{
		/* Reset and start timer2 */
		ULTRSNC_TCNT = 0;
 a5c:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__DATA_REGION_ORIGIN__+0x52>
		ULTRSNC_TCCRB = 0b00000110;
 a60:	86 e0       	ldi	r24, 0x06	; 6
 a62:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__DATA_REGION_ORIGIN__+0x51>
		
		isEcho_ = true;
 a66:	81 e0       	ldi	r24, 0x01	; 1
 a68:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <isEcho_>
	}
}
 a6c:	ff 91       	pop	r31
 a6e:	ef 91       	pop	r30
 a70:	bf 91       	pop	r27
 a72:	af 91       	pop	r26
 a74:	9f 91       	pop	r25
 a76:	8f 91       	pop	r24
 a78:	7f 91       	pop	r23
 a7a:	6f 91       	pop	r22
 a7c:	5f 91       	pop	r21
 a7e:	4f 91       	pop	r20
 a80:	3f 91       	pop	r19
 a82:	2f 91       	pop	r18
 a84:	0f 90       	pop	r0
 a86:	0f be       	out	0x3f, r0	; 63
 a88:	0f 90       	pop	r0
 a8a:	1f 90       	pop	r1
 a8c:	18 95       	reti

00000a8e <_Z14initUltrasonicv>:

void initUltrasonic() {
	ULTRSNC_TRGGR_DDR |=  (1<<ULTRSNC_TRGGR_PORT_NUM); // Trigger pin
 a8e:	39 9a       	sbi	0x07, 1	; 7
	ULTRSNC_ECHO_DDR &= ~(1<<ULTRSNC_ECHO_PIN_NUM); // Echo pin
 a90:	3a 98       	cbi	0x07, 2	; 7
	ULTRSNC_TCCRA = 0; // Clear timer2 register A
 a92:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__DATA_REGION_ORIGIN__+0x50>
	PCICR |= (1 << ULTRSNC_PCIE); // enable pin change interrupt 1
 a96:	e8 e6       	ldi	r30, 0x68	; 104
 a98:	f0 e0       	ldi	r31, 0x00	; 0
 a9a:	80 81       	ld	r24, Z
 a9c:	82 60       	ori	r24, 0x02	; 2
 a9e:	80 83       	st	Z, r24
 aa0:	08 95       	ret

00000aa2 <_Z16readBatterAmountv>:
}

int readBatterAmount() {
	isEcho_ = false;
 aa2:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <isEcho_>
	
	/* Set PC1 to trigger on pin 13, PINC5 */
	ULTRSNC_PCMSK |= (1 << ULTRSNC_PCINT);
 aa6:	ec e6       	ldi	r30, 0x6C	; 108
 aa8:	f0 e0       	ldi	r31, 0x00	; 0
 aaa:	80 81       	ld	r24, Z
 aac:	84 60       	ori	r24, 0x04	; 4
 aae:	80 83       	st	Z, r24
	
	/* Pulse trigger pin */
	ULTRSNC_TRGGR_PORT |= (1<<ULTRSNC_TRGGR_PORT_NUM);
 ab0:	41 9a       	sbi	0x08, 1	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 ab2:	85 e3       	ldi	r24, 0x35	; 53
 ab4:	8a 95       	dec	r24
 ab6:	f1 f7       	brne	.-4      	; 0xab4 <_Z16readBatterAmountv+0x12>
 ab8:	00 00       	nop
	_delay_us(10);
	ULTRSNC_TRGGR_PORT &= ~(1<<ULTRSNC_TRGGR_PORT_NUM);
 aba:	41 98       	cbi	0x08, 1	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 abc:	8f e3       	ldi	r24, 0x3F	; 63
 abe:	9c e9       	ldi	r25, 0x9C	; 156
 ac0:	01 97       	sbiw	r24, 0x01	; 1
 ac2:	f1 f7       	brne	.-4      	; 0xac0 <_Z16readBatterAmountv+0x1e>
 ac4:	00 c0       	rjmp	.+0      	; 0xac6 <_Z16readBatterAmountv+0x24>
 ac6:	00 00       	nop
	
	/* Calculate amount of pancakes that can be made with current amount of batter 
	float batterVolume = batterLevel_ * CNTNR_W * CNTNR_L;
	int pancakesLeft = batterVolume / DSG_VOL;*/
	
	return batterLevel_;
 ac8:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <batterLevel_>
 acc:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <batterLevel_+0x1>
 ad0:	08 95       	ret

00000ad2 <__subsf3>:
 ad2:	50 58       	subi	r21, 0x80	; 128

00000ad4 <__addsf3>:
 ad4:	bb 27       	eor	r27, r27
 ad6:	aa 27       	eor	r26, r26
 ad8:	0e 94 81 05 	call	0xb02	; 0xb02 <__addsf3x>
 adc:	0c 94 59 06 	jmp	0xcb2	; 0xcb2 <__fp_round>
 ae0:	0e 94 4b 06 	call	0xc96	; 0xc96 <__fp_pscA>
 ae4:	38 f0       	brcs	.+14     	; 0xaf4 <__addsf3+0x20>
 ae6:	0e 94 52 06 	call	0xca4	; 0xca4 <__fp_pscB>
 aea:	20 f0       	brcs	.+8      	; 0xaf4 <__addsf3+0x20>
 aec:	39 f4       	brne	.+14     	; 0xafc <__addsf3+0x28>
 aee:	9f 3f       	cpi	r25, 0xFF	; 255
 af0:	19 f4       	brne	.+6      	; 0xaf8 <__addsf3+0x24>
 af2:	26 f4       	brtc	.+8      	; 0xafc <__addsf3+0x28>
 af4:	0c 94 48 06 	jmp	0xc90	; 0xc90 <__fp_nan>
 af8:	0e f4       	brtc	.+2      	; 0xafc <__addsf3+0x28>
 afa:	e0 95       	com	r30
 afc:	e7 fb       	bst	r30, 7
 afe:	0c 94 42 06 	jmp	0xc84	; 0xc84 <__fp_inf>

00000b02 <__addsf3x>:
 b02:	e9 2f       	mov	r30, r25
 b04:	0e 94 6a 06 	call	0xcd4	; 0xcd4 <__fp_split3>
 b08:	58 f3       	brcs	.-42     	; 0xae0 <__addsf3+0xc>
 b0a:	ba 17       	cp	r27, r26
 b0c:	62 07       	cpc	r22, r18
 b0e:	73 07       	cpc	r23, r19
 b10:	84 07       	cpc	r24, r20
 b12:	95 07       	cpc	r25, r21
 b14:	20 f0       	brcs	.+8      	; 0xb1e <__addsf3x+0x1c>
 b16:	79 f4       	brne	.+30     	; 0xb36 <__addsf3x+0x34>
 b18:	a6 f5       	brtc	.+104    	; 0xb82 <__addsf3x+0x80>
 b1a:	0c 94 8c 06 	jmp	0xd18	; 0xd18 <__fp_zero>
 b1e:	0e f4       	brtc	.+2      	; 0xb22 <__addsf3x+0x20>
 b20:	e0 95       	com	r30
 b22:	0b 2e       	mov	r0, r27
 b24:	ba 2f       	mov	r27, r26
 b26:	a0 2d       	mov	r26, r0
 b28:	0b 01       	movw	r0, r22
 b2a:	b9 01       	movw	r22, r18
 b2c:	90 01       	movw	r18, r0
 b2e:	0c 01       	movw	r0, r24
 b30:	ca 01       	movw	r24, r20
 b32:	a0 01       	movw	r20, r0
 b34:	11 24       	eor	r1, r1
 b36:	ff 27       	eor	r31, r31
 b38:	59 1b       	sub	r21, r25
 b3a:	99 f0       	breq	.+38     	; 0xb62 <__addsf3x+0x60>
 b3c:	59 3f       	cpi	r21, 0xF9	; 249
 b3e:	50 f4       	brcc	.+20     	; 0xb54 <__addsf3x+0x52>
 b40:	50 3e       	cpi	r21, 0xE0	; 224
 b42:	68 f1       	brcs	.+90     	; 0xb9e <__addsf3x+0x9c>
 b44:	1a 16       	cp	r1, r26
 b46:	f0 40       	sbci	r31, 0x00	; 0
 b48:	a2 2f       	mov	r26, r18
 b4a:	23 2f       	mov	r18, r19
 b4c:	34 2f       	mov	r19, r20
 b4e:	44 27       	eor	r20, r20
 b50:	58 5f       	subi	r21, 0xF8	; 248
 b52:	f3 cf       	rjmp	.-26     	; 0xb3a <__addsf3x+0x38>
 b54:	46 95       	lsr	r20
 b56:	37 95       	ror	r19
 b58:	27 95       	ror	r18
 b5a:	a7 95       	ror	r26
 b5c:	f0 40       	sbci	r31, 0x00	; 0
 b5e:	53 95       	inc	r21
 b60:	c9 f7       	brne	.-14     	; 0xb54 <__addsf3x+0x52>
 b62:	7e f4       	brtc	.+30     	; 0xb82 <__addsf3x+0x80>
 b64:	1f 16       	cp	r1, r31
 b66:	ba 0b       	sbc	r27, r26
 b68:	62 0b       	sbc	r22, r18
 b6a:	73 0b       	sbc	r23, r19
 b6c:	84 0b       	sbc	r24, r20
 b6e:	ba f0       	brmi	.+46     	; 0xb9e <__addsf3x+0x9c>
 b70:	91 50       	subi	r25, 0x01	; 1
 b72:	a1 f0       	breq	.+40     	; 0xb9c <__addsf3x+0x9a>
 b74:	ff 0f       	add	r31, r31
 b76:	bb 1f       	adc	r27, r27
 b78:	66 1f       	adc	r22, r22
 b7a:	77 1f       	adc	r23, r23
 b7c:	88 1f       	adc	r24, r24
 b7e:	c2 f7       	brpl	.-16     	; 0xb70 <__addsf3x+0x6e>
 b80:	0e c0       	rjmp	.+28     	; 0xb9e <__addsf3x+0x9c>
 b82:	ba 0f       	add	r27, r26
 b84:	62 1f       	adc	r22, r18
 b86:	73 1f       	adc	r23, r19
 b88:	84 1f       	adc	r24, r20
 b8a:	48 f4       	brcc	.+18     	; 0xb9e <__addsf3x+0x9c>
 b8c:	87 95       	ror	r24
 b8e:	77 95       	ror	r23
 b90:	67 95       	ror	r22
 b92:	b7 95       	ror	r27
 b94:	f7 95       	ror	r31
 b96:	9e 3f       	cpi	r25, 0xFE	; 254
 b98:	08 f0       	brcs	.+2      	; 0xb9c <__addsf3x+0x9a>
 b9a:	b0 cf       	rjmp	.-160    	; 0xafc <__addsf3+0x28>
 b9c:	93 95       	inc	r25
 b9e:	88 0f       	add	r24, r24
 ba0:	08 f0       	brcs	.+2      	; 0xba4 <__addsf3x+0xa2>
 ba2:	99 27       	eor	r25, r25
 ba4:	ee 0f       	add	r30, r30
 ba6:	97 95       	ror	r25
 ba8:	87 95       	ror	r24
 baa:	08 95       	ret

00000bac <__fixunssfsi>:
 bac:	0e 94 72 06 	call	0xce4	; 0xce4 <__fp_splitA>
 bb0:	88 f0       	brcs	.+34     	; 0xbd4 <__fixunssfsi+0x28>
 bb2:	9f 57       	subi	r25, 0x7F	; 127
 bb4:	98 f0       	brcs	.+38     	; 0xbdc <__fixunssfsi+0x30>
 bb6:	b9 2f       	mov	r27, r25
 bb8:	99 27       	eor	r25, r25
 bba:	b7 51       	subi	r27, 0x17	; 23
 bbc:	b0 f0       	brcs	.+44     	; 0xbea <__fixunssfsi+0x3e>
 bbe:	e1 f0       	breq	.+56     	; 0xbf8 <__fixunssfsi+0x4c>
 bc0:	66 0f       	add	r22, r22
 bc2:	77 1f       	adc	r23, r23
 bc4:	88 1f       	adc	r24, r24
 bc6:	99 1f       	adc	r25, r25
 bc8:	1a f0       	brmi	.+6      	; 0xbd0 <__fixunssfsi+0x24>
 bca:	ba 95       	dec	r27
 bcc:	c9 f7       	brne	.-14     	; 0xbc0 <__fixunssfsi+0x14>
 bce:	14 c0       	rjmp	.+40     	; 0xbf8 <__fixunssfsi+0x4c>
 bd0:	b1 30       	cpi	r27, 0x01	; 1
 bd2:	91 f0       	breq	.+36     	; 0xbf8 <__fixunssfsi+0x4c>
 bd4:	0e 94 8c 06 	call	0xd18	; 0xd18 <__fp_zero>
 bd8:	b1 e0       	ldi	r27, 0x01	; 1
 bda:	08 95       	ret
 bdc:	0c 94 8c 06 	jmp	0xd18	; 0xd18 <__fp_zero>
 be0:	67 2f       	mov	r22, r23
 be2:	78 2f       	mov	r23, r24
 be4:	88 27       	eor	r24, r24
 be6:	b8 5f       	subi	r27, 0xF8	; 248
 be8:	39 f0       	breq	.+14     	; 0xbf8 <__fixunssfsi+0x4c>
 bea:	b9 3f       	cpi	r27, 0xF9	; 249
 bec:	cc f3       	brlt	.-14     	; 0xbe0 <__fixunssfsi+0x34>
 bee:	86 95       	lsr	r24
 bf0:	77 95       	ror	r23
 bf2:	67 95       	ror	r22
 bf4:	b3 95       	inc	r27
 bf6:	d9 f7       	brne	.-10     	; 0xbee <__fixunssfsi+0x42>
 bf8:	3e f4       	brtc	.+14     	; 0xc08 <__fixunssfsi+0x5c>
 bfa:	90 95       	com	r25
 bfc:	80 95       	com	r24
 bfe:	70 95       	com	r23
 c00:	61 95       	neg	r22
 c02:	7f 4f       	sbci	r23, 0xFF	; 255
 c04:	8f 4f       	sbci	r24, 0xFF	; 255
 c06:	9f 4f       	sbci	r25, 0xFF	; 255
 c08:	08 95       	ret

00000c0a <__floatunsisf>:
 c0a:	e8 94       	clt
 c0c:	09 c0       	rjmp	.+18     	; 0xc20 <__floatsisf+0x12>

00000c0e <__floatsisf>:
 c0e:	97 fb       	bst	r25, 7
 c10:	3e f4       	brtc	.+14     	; 0xc20 <__floatsisf+0x12>
 c12:	90 95       	com	r25
 c14:	80 95       	com	r24
 c16:	70 95       	com	r23
 c18:	61 95       	neg	r22
 c1a:	7f 4f       	sbci	r23, 0xFF	; 255
 c1c:	8f 4f       	sbci	r24, 0xFF	; 255
 c1e:	9f 4f       	sbci	r25, 0xFF	; 255
 c20:	99 23       	and	r25, r25
 c22:	a9 f0       	breq	.+42     	; 0xc4e <__floatsisf+0x40>
 c24:	f9 2f       	mov	r31, r25
 c26:	96 e9       	ldi	r25, 0x96	; 150
 c28:	bb 27       	eor	r27, r27
 c2a:	93 95       	inc	r25
 c2c:	f6 95       	lsr	r31
 c2e:	87 95       	ror	r24
 c30:	77 95       	ror	r23
 c32:	67 95       	ror	r22
 c34:	b7 95       	ror	r27
 c36:	f1 11       	cpse	r31, r1
 c38:	f8 cf       	rjmp	.-16     	; 0xc2a <__floatsisf+0x1c>
 c3a:	fa f4       	brpl	.+62     	; 0xc7a <__floatsisf+0x6c>
 c3c:	bb 0f       	add	r27, r27
 c3e:	11 f4       	brne	.+4      	; 0xc44 <__floatsisf+0x36>
 c40:	60 ff       	sbrs	r22, 0
 c42:	1b c0       	rjmp	.+54     	; 0xc7a <__floatsisf+0x6c>
 c44:	6f 5f       	subi	r22, 0xFF	; 255
 c46:	7f 4f       	sbci	r23, 0xFF	; 255
 c48:	8f 4f       	sbci	r24, 0xFF	; 255
 c4a:	9f 4f       	sbci	r25, 0xFF	; 255
 c4c:	16 c0       	rjmp	.+44     	; 0xc7a <__floatsisf+0x6c>
 c4e:	88 23       	and	r24, r24
 c50:	11 f0       	breq	.+4      	; 0xc56 <__floatsisf+0x48>
 c52:	96 e9       	ldi	r25, 0x96	; 150
 c54:	11 c0       	rjmp	.+34     	; 0xc78 <__floatsisf+0x6a>
 c56:	77 23       	and	r23, r23
 c58:	21 f0       	breq	.+8      	; 0xc62 <__floatsisf+0x54>
 c5a:	9e e8       	ldi	r25, 0x8E	; 142
 c5c:	87 2f       	mov	r24, r23
 c5e:	76 2f       	mov	r23, r22
 c60:	05 c0       	rjmp	.+10     	; 0xc6c <__floatsisf+0x5e>
 c62:	66 23       	and	r22, r22
 c64:	71 f0       	breq	.+28     	; 0xc82 <__floatsisf+0x74>
 c66:	96 e8       	ldi	r25, 0x86	; 134
 c68:	86 2f       	mov	r24, r22
 c6a:	70 e0       	ldi	r23, 0x00	; 0
 c6c:	60 e0       	ldi	r22, 0x00	; 0
 c6e:	2a f0       	brmi	.+10     	; 0xc7a <__floatsisf+0x6c>
 c70:	9a 95       	dec	r25
 c72:	66 0f       	add	r22, r22
 c74:	77 1f       	adc	r23, r23
 c76:	88 1f       	adc	r24, r24
 c78:	da f7       	brpl	.-10     	; 0xc70 <__floatsisf+0x62>
 c7a:	88 0f       	add	r24, r24
 c7c:	96 95       	lsr	r25
 c7e:	87 95       	ror	r24
 c80:	97 f9       	bld	r25, 7
 c82:	08 95       	ret

00000c84 <__fp_inf>:
 c84:	97 f9       	bld	r25, 7
 c86:	9f 67       	ori	r25, 0x7F	; 127
 c88:	80 e8       	ldi	r24, 0x80	; 128
 c8a:	70 e0       	ldi	r23, 0x00	; 0
 c8c:	60 e0       	ldi	r22, 0x00	; 0
 c8e:	08 95       	ret

00000c90 <__fp_nan>:
 c90:	9f ef       	ldi	r25, 0xFF	; 255
 c92:	80 ec       	ldi	r24, 0xC0	; 192
 c94:	08 95       	ret

00000c96 <__fp_pscA>:
 c96:	00 24       	eor	r0, r0
 c98:	0a 94       	dec	r0
 c9a:	16 16       	cp	r1, r22
 c9c:	17 06       	cpc	r1, r23
 c9e:	18 06       	cpc	r1, r24
 ca0:	09 06       	cpc	r0, r25
 ca2:	08 95       	ret

00000ca4 <__fp_pscB>:
 ca4:	00 24       	eor	r0, r0
 ca6:	0a 94       	dec	r0
 ca8:	12 16       	cp	r1, r18
 caa:	13 06       	cpc	r1, r19
 cac:	14 06       	cpc	r1, r20
 cae:	05 06       	cpc	r0, r21
 cb0:	08 95       	ret

00000cb2 <__fp_round>:
 cb2:	09 2e       	mov	r0, r25
 cb4:	03 94       	inc	r0
 cb6:	00 0c       	add	r0, r0
 cb8:	11 f4       	brne	.+4      	; 0xcbe <__fp_round+0xc>
 cba:	88 23       	and	r24, r24
 cbc:	52 f0       	brmi	.+20     	; 0xcd2 <__fp_round+0x20>
 cbe:	bb 0f       	add	r27, r27
 cc0:	40 f4       	brcc	.+16     	; 0xcd2 <__fp_round+0x20>
 cc2:	bf 2b       	or	r27, r31
 cc4:	11 f4       	brne	.+4      	; 0xcca <__fp_round+0x18>
 cc6:	60 ff       	sbrs	r22, 0
 cc8:	04 c0       	rjmp	.+8      	; 0xcd2 <__fp_round+0x20>
 cca:	6f 5f       	subi	r22, 0xFF	; 255
 ccc:	7f 4f       	sbci	r23, 0xFF	; 255
 cce:	8f 4f       	sbci	r24, 0xFF	; 255
 cd0:	9f 4f       	sbci	r25, 0xFF	; 255
 cd2:	08 95       	ret

00000cd4 <__fp_split3>:
 cd4:	57 fd       	sbrc	r21, 7
 cd6:	90 58       	subi	r25, 0x80	; 128
 cd8:	44 0f       	add	r20, r20
 cda:	55 1f       	adc	r21, r21
 cdc:	59 f0       	breq	.+22     	; 0xcf4 <__fp_splitA+0x10>
 cde:	5f 3f       	cpi	r21, 0xFF	; 255
 ce0:	71 f0       	breq	.+28     	; 0xcfe <__fp_splitA+0x1a>
 ce2:	47 95       	ror	r20

00000ce4 <__fp_splitA>:
 ce4:	88 0f       	add	r24, r24
 ce6:	97 fb       	bst	r25, 7
 ce8:	99 1f       	adc	r25, r25
 cea:	61 f0       	breq	.+24     	; 0xd04 <__fp_splitA+0x20>
 cec:	9f 3f       	cpi	r25, 0xFF	; 255
 cee:	79 f0       	breq	.+30     	; 0xd0e <__fp_splitA+0x2a>
 cf0:	87 95       	ror	r24
 cf2:	08 95       	ret
 cf4:	12 16       	cp	r1, r18
 cf6:	13 06       	cpc	r1, r19
 cf8:	14 06       	cpc	r1, r20
 cfa:	55 1f       	adc	r21, r21
 cfc:	f2 cf       	rjmp	.-28     	; 0xce2 <__fp_split3+0xe>
 cfe:	46 95       	lsr	r20
 d00:	f1 df       	rcall	.-30     	; 0xce4 <__fp_splitA>
 d02:	08 c0       	rjmp	.+16     	; 0xd14 <__fp_splitA+0x30>
 d04:	16 16       	cp	r1, r22
 d06:	17 06       	cpc	r1, r23
 d08:	18 06       	cpc	r1, r24
 d0a:	99 1f       	adc	r25, r25
 d0c:	f1 cf       	rjmp	.-30     	; 0xcf0 <__fp_splitA+0xc>
 d0e:	86 95       	lsr	r24
 d10:	71 05       	cpc	r23, r1
 d12:	61 05       	cpc	r22, r1
 d14:	08 94       	sec
 d16:	08 95       	ret

00000d18 <__fp_zero>:
 d18:	e8 94       	clt

00000d1a <__fp_szero>:
 d1a:	bb 27       	eor	r27, r27
 d1c:	66 27       	eor	r22, r22
 d1e:	77 27       	eor	r23, r23
 d20:	cb 01       	movw	r24, r22
 d22:	97 f9       	bld	r25, 7
 d24:	08 95       	ret

00000d26 <__mulsf3>:
 d26:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__mulsf3x>
 d2a:	0c 94 59 06 	jmp	0xcb2	; 0xcb2 <__fp_round>
 d2e:	0e 94 4b 06 	call	0xc96	; 0xc96 <__fp_pscA>
 d32:	38 f0       	brcs	.+14     	; 0xd42 <__mulsf3+0x1c>
 d34:	0e 94 52 06 	call	0xca4	; 0xca4 <__fp_pscB>
 d38:	20 f0       	brcs	.+8      	; 0xd42 <__mulsf3+0x1c>
 d3a:	95 23       	and	r25, r21
 d3c:	11 f0       	breq	.+4      	; 0xd42 <__mulsf3+0x1c>
 d3e:	0c 94 42 06 	jmp	0xc84	; 0xc84 <__fp_inf>
 d42:	0c 94 48 06 	jmp	0xc90	; 0xc90 <__fp_nan>
 d46:	11 24       	eor	r1, r1
 d48:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__fp_szero>

00000d4c <__mulsf3x>:
 d4c:	0e 94 6a 06 	call	0xcd4	; 0xcd4 <__fp_split3>
 d50:	70 f3       	brcs	.-36     	; 0xd2e <__mulsf3+0x8>

00000d52 <__mulsf3_pse>:
 d52:	95 9f       	mul	r25, r21
 d54:	c1 f3       	breq	.-16     	; 0xd46 <__mulsf3+0x20>
 d56:	95 0f       	add	r25, r21
 d58:	50 e0       	ldi	r21, 0x00	; 0
 d5a:	55 1f       	adc	r21, r21
 d5c:	62 9f       	mul	r22, r18
 d5e:	f0 01       	movw	r30, r0
 d60:	72 9f       	mul	r23, r18
 d62:	bb 27       	eor	r27, r27
 d64:	f0 0d       	add	r31, r0
 d66:	b1 1d       	adc	r27, r1
 d68:	63 9f       	mul	r22, r19
 d6a:	aa 27       	eor	r26, r26
 d6c:	f0 0d       	add	r31, r0
 d6e:	b1 1d       	adc	r27, r1
 d70:	aa 1f       	adc	r26, r26
 d72:	64 9f       	mul	r22, r20
 d74:	66 27       	eor	r22, r22
 d76:	b0 0d       	add	r27, r0
 d78:	a1 1d       	adc	r26, r1
 d7a:	66 1f       	adc	r22, r22
 d7c:	82 9f       	mul	r24, r18
 d7e:	22 27       	eor	r18, r18
 d80:	b0 0d       	add	r27, r0
 d82:	a1 1d       	adc	r26, r1
 d84:	62 1f       	adc	r22, r18
 d86:	73 9f       	mul	r23, r19
 d88:	b0 0d       	add	r27, r0
 d8a:	a1 1d       	adc	r26, r1
 d8c:	62 1f       	adc	r22, r18
 d8e:	83 9f       	mul	r24, r19
 d90:	a0 0d       	add	r26, r0
 d92:	61 1d       	adc	r22, r1
 d94:	22 1f       	adc	r18, r18
 d96:	74 9f       	mul	r23, r20
 d98:	33 27       	eor	r19, r19
 d9a:	a0 0d       	add	r26, r0
 d9c:	61 1d       	adc	r22, r1
 d9e:	23 1f       	adc	r18, r19
 da0:	84 9f       	mul	r24, r20
 da2:	60 0d       	add	r22, r0
 da4:	21 1d       	adc	r18, r1
 da6:	82 2f       	mov	r24, r18
 da8:	76 2f       	mov	r23, r22
 daa:	6a 2f       	mov	r22, r26
 dac:	11 24       	eor	r1, r1
 dae:	9f 57       	subi	r25, 0x7F	; 127
 db0:	50 40       	sbci	r21, 0x00	; 0
 db2:	9a f0       	brmi	.+38     	; 0xdda <__mulsf3_pse+0x88>
 db4:	f1 f0       	breq	.+60     	; 0xdf2 <__mulsf3_pse+0xa0>
 db6:	88 23       	and	r24, r24
 db8:	4a f0       	brmi	.+18     	; 0xdcc <__mulsf3_pse+0x7a>
 dba:	ee 0f       	add	r30, r30
 dbc:	ff 1f       	adc	r31, r31
 dbe:	bb 1f       	adc	r27, r27
 dc0:	66 1f       	adc	r22, r22
 dc2:	77 1f       	adc	r23, r23
 dc4:	88 1f       	adc	r24, r24
 dc6:	91 50       	subi	r25, 0x01	; 1
 dc8:	50 40       	sbci	r21, 0x00	; 0
 dca:	a9 f7       	brne	.-22     	; 0xdb6 <__mulsf3_pse+0x64>
 dcc:	9e 3f       	cpi	r25, 0xFE	; 254
 dce:	51 05       	cpc	r21, r1
 dd0:	80 f0       	brcs	.+32     	; 0xdf2 <__mulsf3_pse+0xa0>
 dd2:	0c 94 42 06 	jmp	0xc84	; 0xc84 <__fp_inf>
 dd6:	0c 94 8d 06 	jmp	0xd1a	; 0xd1a <__fp_szero>
 dda:	5f 3f       	cpi	r21, 0xFF	; 255
 ddc:	e4 f3       	brlt	.-8      	; 0xdd6 <__mulsf3_pse+0x84>
 dde:	98 3e       	cpi	r25, 0xE8	; 232
 de0:	d4 f3       	brlt	.-12     	; 0xdd6 <__mulsf3_pse+0x84>
 de2:	86 95       	lsr	r24
 de4:	77 95       	ror	r23
 de6:	67 95       	ror	r22
 de8:	b7 95       	ror	r27
 dea:	f7 95       	ror	r31
 dec:	e7 95       	ror	r30
 dee:	9f 5f       	subi	r25, 0xFF	; 255
 df0:	c1 f7       	brne	.-16     	; 0xde2 <__mulsf3_pse+0x90>
 df2:	fe 2b       	or	r31, r30
 df4:	88 0f       	add	r24, r24
 df6:	91 1d       	adc	r25, r1
 df8:	96 95       	lsr	r25
 dfa:	87 95       	ror	r24
 dfc:	97 f9       	bld	r25, 7
 dfe:	08 95       	ret

00000e00 <_exit>:
 e00:	f8 94       	cli

00000e02 <__stop_program>:
 e02:	ff cf       	rjmp	.-2      	; 0xe02 <__stop_program>
