0.6
2018.2
Jun 14 2018
20:41:02
D:/FPGA/AEx/AEx.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/FPGA/AEx/AEx.srcs/sources_1/new/AAd1.v,1645541857,verilog,,D:/FPGA/AEx/AEx.srcs/sources_1/new/Add.v,,AAd1,,,,,,,,
D:/FPGA/AEx/AEx.srcs/sources_1/new/AEx.v,1645601382,verilog,,,,AEx,,,,,,,,
D:/FPGA/AEx/AEx.srcs/sources_1/new/Add.v,1645540674,verilog,,D:/FPGA/AEx/AEx.srcs/sources_1/new/Addm.v,,Add,,,,,,,,
D:/FPGA/AEx/AEx.srcs/sources_1/new/Addm.v,1645541928,verilog,,D:/FPGA/AEx/AEx.srcs/sources_1/new/AEx.v,,Addm,,,,,,,,
