C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/primitives.sv {1 {vlog -work work -sv -stats=none C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/primitives.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2x1
-- Compiling module mux3x1
-- Compiling module register
-- Compiling module delay
-- Compiling module n_bit_counter

Top level modules:
	mux2x1
	mux3x1
	delay
	n_bit_counter

} {} {}} C:/Users/klein/Documents/projects/RISC-V-CPU/src/tb/hw/counter_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/klein/Documents/projects/RISC-V-CPU/src/tb/hw/counter_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_tb

Top level modules:
	counter_tb

} {} {}}
