# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-13.10"
module \fib_initial
  attribute \src "dut.sv:10.12-10.12"
  wire width 32 $0\out[31:0]
  attribute \src "dut.sv:2.23-2.26"
  wire width 32 output 1 \out
  attribute \src "dut.sv:10.12-10.12"
  process $proc$dut.sv:10$2
    assign { } { }
    assign $0\out[31:0] 42
    sync always
      update \out $0\out[31:0]
  end
end
