Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/ip/qsys_top/user_rst_clkgate_0.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/ip/qsys_top/user_rst_clkgate_0 --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: user_rst_clkgate_0: "Transforming system: user_rst_clkgate_0"
Info: user_rst_clkgate_0: "Naming system components in system: user_rst_clkgate_0"
Info: user_rst_clkgate_0: "Processing generation queue"
Info: user_rst_clkgate_0: "Generating: user_rst_clkgate_0"
Info: user_rst_clkgate_0: "Generating: intel_user_rst_clkgate"
Info: intel_user_rst_clkgate_inst: generating top-level entity intel_user_rst_clkgate
Info: user_rst_clkgate_0: Done "user_rst_clkgate_0" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
