

================================================================
== Vivado HLS Report for 'rasterization2_m'
================================================================
* Date:           Sun Dec 20 18:52:55 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        rendering
* Solution:       rasterization2_m
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.392|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                               |                     |  Latency  |  Interval | Pipeline|
        |            Instance           |        Module       | min | max | min | max |   Type  |
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_rasterization2_odd_fu_58   |rasterization2_odd   |    ?|    ?|    ?|    ?|   none  |
        |grp_rasterization2_even_fu_82  |rasterization2_even  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|     12|    3996|   3742|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     33|
|Register         |        -|      -|       4|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|     12|    4000|   3777|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      5|       3|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+------+------+
    |            Instance           |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+---------------------+---------+-------+------+------+
    |grp_rasterization2_even_fu_82  |rasterization2_even  |        4|      6|  1998|  1871|
    |grp_rasterization2_odd_fu_58   |rasterization2_odd   |        4|      6|  1998|  1871|
    +-------------------------------+---------------------+---------+-------+------+------+
    |Total                          |                     |        8|     12|  3996|  3742|
    +-------------------------------+---------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |Input_1_V_V_ap_ack  |   9|          2|    1|          2|
    |Input_2_V_V_ap_ack  |   9|          2|    1|          2|
    |ap_NS_fsm           |  15|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  33|          7|    3|          7|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  2|   0|    2|          0|
    |grp_rasterization2_even_fu_82_ap_start_reg  |  1|   0|    1|          0|
    |grp_rasterization2_odd_fu_58_ap_start_reg   |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  4|   0|    4|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | rasterization2_m | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | rasterization2_m | return value |
|ap_start             |  in |    1| ap_ctrl_hs | rasterization2_m | return value |
|ap_done              | out |    1| ap_ctrl_hs | rasterization2_m | return value |
|ap_idle              | out |    1| ap_ctrl_hs | rasterization2_m | return value |
|ap_ready             | out |    1| ap_ctrl_hs | rasterization2_m | return value |
|Input_1_V_V          |  in |   32|    ap_hs   |    Input_1_V_V   |    pointer   |
|Input_1_V_V_ap_vld   |  in |    1|    ap_hs   |    Input_1_V_V   |    pointer   |
|Input_1_V_V_ap_ack   | out |    1|    ap_hs   |    Input_1_V_V   |    pointer   |
|Output_1_V_V         | out |   32|    ap_hs   |   Output_1_V_V   |    pointer   |
|Output_1_V_V_ap_vld  | out |    1|    ap_hs   |   Output_1_V_V   |    pointer   |
|Output_1_V_V_ap_ack  |  in |    1|    ap_hs   |   Output_1_V_V   |    pointer   |
|Output_2_V_V         | out |   32|    ap_hs   |   Output_2_V_V   |    pointer   |
|Output_2_V_V_ap_vld  | out |    1|    ap_hs   |   Output_2_V_V   |    pointer   |
|Output_2_V_V_ap_ack  |  in |    1|    ap_hs   |   Output_2_V_V   |    pointer   |
|Input_2_V_V          |  in |   32|    ap_hs   |    Input_2_V_V   |    pointer   |
|Input_2_V_V_ap_vld   |  in |    1|    ap_hs   |    Input_2_V_V   |    pointer   |
|Input_2_V_V_ap_ack   | out |    1|    ap_hs   |    Input_2_V_V   |    pointer   |
|Output_3_V_V         | out |   32|    ap_hs   |   Output_3_V_V   |    pointer   |
|Output_3_V_V_ap_vld  | out |    1|    ap_hs   |   Output_3_V_V   |    pointer   |
|Output_3_V_V_ap_ack  |  in |    1|    ap_hs   |   Output_3_V_V   |    pointer   |
|Output_4_V_V         | out |   32|    ap_hs   |   Output_4_V_V   |    pointer   |
|Output_4_V_V_ap_vld  | out |    1|    ap_hs   |   Output_4_V_V   |    pointer   |
|Output_4_V_V_ap_ack  |  in |    1|    ap_hs   |   Output_4_V_V   |    pointer   |
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 3 [2/2] (0.95ns)   --->   "call fastcc void @rasterization2_odd(i32* %Input_1_V_V, i32* %Output_1_V_V, i32* %Output_2_V_V)" [../c_src/sdsoc/rendering.cpp:722]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 4 [2/2] (0.95ns)   --->   "call fastcc void @rasterization2_even(i32* %Input_2_V_V, i32* %Output_3_V_V, i32* %Output_4_V_V)" [../c_src/sdsoc/rendering.cpp:727]   --->   Operation 4 'call' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Input_1_V_V), !map !332"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_1_V_V), !map !336"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_2_V_V), !map !340"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Input_2_V_V), !map !344"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_3_V_V), !map !348"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_4_V_V), !map !352"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @rasterization2_m_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:715]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_2_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:716]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:717]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_2_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:718]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_3_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:719]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_4_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:720]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @rasterization2_odd(i32* %Input_1_V_V, i32* %Output_1_V_V, i32* %Output_2_V_V)" [../c_src/sdsoc/rendering.cpp:722]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @rasterization2_even(i32* %Input_2_V_V, i32* %Output_3_V_V, i32* %Output_4_V_V)" [../c_src/sdsoc/rendering.cpp:727]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [../c_src/sdsoc/rendering.cpp:733]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_1_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Output_1_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Output_2_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Input_2_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Output_3_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Output_4_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ rasterization2_m_in_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rasterization2_m_out_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rasterization2_m_out_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ fragment_x_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_y_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_z_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_color_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ rasterization2_m_in_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rasterization2_m_out_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rasterization2_m_out]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ fragment_x_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_y_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_z_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_color_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5  (specbitsmap  ) [ 000]
StgValue_6  (specbitsmap  ) [ 000]
StgValue_7  (specbitsmap  ) [ 000]
StgValue_8  (specbitsmap  ) [ 000]
StgValue_9  (specbitsmap  ) [ 000]
StgValue_10 (specbitsmap  ) [ 000]
StgValue_11 (spectopmodule) [ 000]
StgValue_12 (specinterface) [ 000]
StgValue_13 (specinterface) [ 000]
StgValue_14 (specinterface) [ 000]
StgValue_15 (specinterface) [ 000]
StgValue_16 (specinterface) [ 000]
StgValue_17 (specinterface) [ 000]
StgValue_18 (call         ) [ 000]
StgValue_19 (call         ) [ 000]
StgValue_20 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_1_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Output_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Output_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Input_2_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Output_3_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Output_4_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rasterization2_m_in_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_in_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rasterization2_m_out_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_out_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rasterization2_m_out_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_out_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fragment_x_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_x_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fragment_y_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_y_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fragment_z_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_z_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fragment_color_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_color_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rasterization2_m_in_s">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_in_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rasterization2_m_out_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_out_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rasterization2_m_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fragment_x_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_x_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fragment_y_V_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_y_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="fragment_z_V_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_z_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="fragment_color_V_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_color_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_odd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_even"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="grp_rasterization2_odd_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="0" index="3" bw="32" slack="0"/>
<pin id="63" dir="0" index="4" bw="32" slack="0"/>
<pin id="64" dir="0" index="5" bw="32" slack="0"/>
<pin id="65" dir="0" index="6" bw="32" slack="0"/>
<pin id="66" dir="0" index="7" bw="8" slack="0"/>
<pin id="67" dir="0" index="8" bw="8" slack="0"/>
<pin id="68" dir="0" index="9" bw="8" slack="0"/>
<pin id="69" dir="0" index="10" bw="8" slack="0"/>
<pin id="70" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_rasterization2_even_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="0" index="3" bw="32" slack="0"/>
<pin id="87" dir="0" index="4" bw="32" slack="0"/>
<pin id="88" dir="0" index="5" bw="32" slack="0"/>
<pin id="89" dir="0" index="6" bw="32" slack="0"/>
<pin id="90" dir="0" index="7" bw="8" slack="0"/>
<pin id="91" dir="0" index="8" bw="8" slack="0"/>
<pin id="92" dir="0" index="9" bw="8" slack="0"/>
<pin id="93" dir="0" index="10" bw="8" slack="0"/>
<pin id="94" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="58" pin=8"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="58" pin=9"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="58" pin=10"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="82" pin=8"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="82" pin=9"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="82" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Output_1_V_V | {1 2 }
	Port: Output_2_V_V | {1 2 }
	Port: Output_3_V_V | {1 2 }
	Port: Output_4_V_V | {1 2 }
	Port: rasterization2_m_in_1 | {1 2 }
	Port: rasterization2_m_out_1 | {1 2 }
	Port: rasterization2_m_out_3 | {1 2 }
	Port: fragment_x_V_1 | {1 2 }
	Port: fragment_y_V | {1 2 }
	Port: fragment_z_V | {1 2 }
	Port: fragment_color_V | {1 2 }
	Port: rasterization2_m_in_s | {1 2 }
	Port: rasterization2_m_out_4 | {1 2 }
	Port: rasterization2_m_out | {1 2 }
	Port: fragment_x_V | {1 2 }
	Port: fragment_y_V_1 | {1 2 }
	Port: fragment_z_V_1 | {1 2 }
	Port: fragment_color_V_1 | {1 2 }
 - Input state : 
	Port: rasterization2_m : Input_1_V_V | {1 2 }
	Port: rasterization2_m : Input_2_V_V | {1 2 }
	Port: rasterization2_m : rasterization2_m_in_1 | {1 2 }
	Port: rasterization2_m : rasterization2_m_out_1 | {1 2 }
	Port: rasterization2_m : rasterization2_m_out_3 | {1 2 }
	Port: rasterization2_m : fragment_x_V_1 | {1 2 }
	Port: rasterization2_m : fragment_y_V | {1 2 }
	Port: rasterization2_m : fragment_z_V | {1 2 }
	Port: rasterization2_m : fragment_color_V | {1 2 }
	Port: rasterization2_m : rasterization2_m_in_s | {1 2 }
	Port: rasterization2_m : rasterization2_m_out_4 | {1 2 }
	Port: rasterization2_m : rasterization2_m_out | {1 2 }
	Port: rasterization2_m : fragment_x_V | {1 2 }
	Port: rasterization2_m : fragment_y_V_1 | {1 2 }
	Port: rasterization2_m : fragment_z_V_1 | {1 2 }
	Port: rasterization2_m : fragment_color_V_1 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |  grp_rasterization2_odd_fu_58 |    6    | 30.3932 |   1918  |   1701  |
|          | grp_rasterization2_even_fu_82 |    6    | 30.3932 |   1918  |   1701  |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    12   | 60.7865 |   3836  |   3402  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
| fragment_color_V |    1   |    0   |    0   |
|fragment_color_V_1|    1   |    0   |    0   |
|   fragment_x_V   |    1   |    0   |    0   |
|  fragment_x_V_1  |    1   |    0   |    0   |
|   fragment_y_V   |    1   |    0   |    0   |
|  fragment_y_V_1  |    1   |    0   |    0   |
|   fragment_z_V   |    1   |    0   |    0   |
|  fragment_z_V_1  |    1   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    8   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |   60   |  3836  |  3402  |
|   Memory  |    8   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   12   |   60   |  3836  |  3402  |
+-----------+--------+--------+--------+--------+--------+
