<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIInstrInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIInstrInfo.h - SI Instruction Info Interface -----------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Interface definition for SIInstrInfo.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_R600_SIINSTRINFO_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_R600_SIINSTRINFO_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html">   25</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html">AMDGPUInstrInfo</a> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> RI;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keywordtype">unsigned</span> buildExtractSubReg(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                              <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg,</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                              <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> buildExtractSubRegOrImm(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                                         <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                                         <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordtype">unsigned</span> split64BitImm(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Worklist,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                         <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordtype">void</span> swapOperands(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordtype">void</span> splitScalar64BitUnaryOp(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Worklist,</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst, <span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordtype">void</span> splitScalar64BitBinaryOp(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Worklist,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst, <span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">void</span> splitScalar64BitBCNT(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Worklist,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">void</span> splitScalar64BitBFE(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Worklist,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">void</span> addDescImplicitUseDef(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">bool</span> checkInstOffsetsDoNotOverlap(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIa,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIb) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordtype">unsigned</span> findUsedSGPR(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">int</span> OpIndices[3]) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a432cc4c133f32490873be6b349e16996">SIInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">   71</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">getRegisterInfo</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">return</span> RI;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a58203b8f415a78d082923000130b17f7">areLoadsFromSameBasePtr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                               int64_t &amp;Offset1,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                               int64_t &amp;Offset2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac60f26fbfaf848028ab67ea463e0563d">getLdStBaseRegImmOfs</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LdSt,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                            <span class="keywordtype">unsigned</span> &amp;BaseReg, <span class="keywordtype">unsigned</span> &amp;Offset,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span> <span class="keyword">final</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a25d4b01004becfd71373840ad94c91ae">shouldClusterLoads</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstLdSt,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLdSt,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                          <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const</span> <span class="keyword">final</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a485723b6d29c01aae976003e3984e76a">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                   <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a642025454a5c7cf5ca7a92ce3f46523d">calculateLDSSpillAddress</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                    <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                    <span class="keywordtype">unsigned</span> TmpReg,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                    <span class="keywordtype">unsigned</span> Offset,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                    <span class="keywordtype">unsigned</span> Size) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7b6070369edfdee8b81c7074fdcc4fa4">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                           <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa2d3bbfad18744358184892cfe824bba">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a48c0b48cf207dce30981fcb6028f8a43">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="comment">// \brief Returns an opcode that can be used to move a value to a \p DstRC</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// register.  If there is no hardware instruction that can store to \p</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// DstRC, then AMDGPU::COPY is returned.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a16bf832ae1b888f725003245f6dcabca">getMovOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">commuteOpcode</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">commuteInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                   <span class="keywordtype">bool</span> NewMI = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4db504aa65992fc7d324c1546563880a">findCommutedOpIndices</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3f86c528e38f54be05aafa6a67b7df1f">isTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                   <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a434d3d583df18752322b7bfe76f44d27">areMemAccessesTriviallyDisjoint</a>(</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIa, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIb,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#ac913966953b9babaac3b59f0b1fbf434">buildMovInstr</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                              <span class="keywordtype">unsigned</span> DstReg, <span class="keywordtype">unsigned</span> SrcReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7605835007cfee788e281d8eef49cc68">isMov</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a338d933d6716455ed9b99f544690d30d">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#adbe769d3015a25ea63b10892845651f4">  139</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#adbe769d3015a25ea63b10892845651f4">isSALU</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eaf0aa172bd2f183738d85787d45e7269d">SIInstrFlags::SALU</a>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  }</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0ce67f9d33bf030a7337b756a4d924de">  143</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0ce67f9d33bf030a7337b756a4d924de">isVALU</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea68b20419dacb133ae9dc4865ecdedcda">SIInstrFlags::VALU</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  }</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac3a71b91294f4c454eb3a1e2367b8f30">  147</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac3a71b91294f4c454eb3a1e2367b8f30">isSOP1</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea015b842daeb162e35185ebbebc5124df">SIInstrFlags::SOP1</a>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  }</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a8a3413538f14059b1971c2ed66241a6e">  151</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a8a3413538f14059b1971c2ed66241a6e">isSOP2</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ead78772efde734c49ff0e898fdb18b8a4">SIInstrFlags::SOP2</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  }</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0bac30218660159281d136a2764a4862">  155</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0bac30218660159281d136a2764a4862">isSOPC</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea5c9ea0d4ccb5257f05ba7ff871e1825e">SIInstrFlags::SOPC</a>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  }</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab513ef9ada5465778f93f75f0188fefb">  159</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab513ef9ada5465778f93f75f0188fefb">isSOPK</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eae60ceac4aea3de5076adf83a08ea4312">SIInstrFlags::SOPK</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  }</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a796a04b459fb49e5be2e2791cbb56ce4">  163</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a796a04b459fb49e5be2e2791cbb56ce4">isSOPP</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eaa38fcc722ea86087b589313d5eb75761">SIInstrFlags::SOPP</a>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  }</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a11c1f23720b2e8372def346c704c0162">  167</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a11c1f23720b2e8372def346c704c0162">isVOP1</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea5bae80abf80050d0363c2a89dbf77106">SIInstrFlags::VOP1</a>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  }</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a38bde7e010ee13fcbd7e94493586a84b">  171</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a38bde7e010ee13fcbd7e94493586a84b">isVOP2</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eac154dedf7f6c40be55b4d0ccd690a6d9">SIInstrFlags::VOP2</a>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  }</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a95c5500ab2ec71a0dd875690e6c3f2ad">  175</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a95c5500ab2ec71a0dd875690e6c3f2ad">isVOP3</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea559e23c779296149d115f1798f7b2df8">SIInstrFlags::VOP3</a>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  }</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6f1a67aa0c7c1ae8f22fef2c41ab6bbb">  179</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6f1a67aa0c7c1ae8f22fef2c41ab6bbb">isVOPC</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eabfba27771189eedfbf0f47a739e298be">SIInstrFlags::VOPC</a>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  }</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#adfe4c2988d1d2d1ed322d9a9aec95080">  183</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#adfe4c2988d1d2d1ed322d9a9aec95080">isMUBUF</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ead1269ab0b0a333be2f85c8e0aec62064">SIInstrFlags::MUBUF</a>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae1338888722ecd5d7f33139a90f4127c">  187</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae1338888722ecd5d7f33139a90f4127c">isMTBUF</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eac6d3519b11014a06de0f2ece939e6109">SIInstrFlags::MTBUF</a>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  }</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad31baabce7901889a239c8863cbed48a">  191</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad31baabce7901889a239c8863cbed48a">isSMRD</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea4a740bde5dcae3e26725cd4cf7bfd2ac">SIInstrFlags::SMRD</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  }</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae1d33e1508b6c8b176cc3c71b18e2dff">  195</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae1d33e1508b6c8b176cc3c71b18e2dff">isDS</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eaad37b372562d6e55c0808bbbdc3e59d6">SIInstrFlags::DS</a>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#afbf8696ed38828a57f76efd7b4deeef0">  199</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#afbf8696ed38828a57f76efd7b4deeef0">isMIMG</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea4ed05694f4788409ab237e2bdf9eae85">SIInstrFlags::MIMG</a>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  }</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a641fa0b0cbb1ed77ffdddef09de9b7fb">  203</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a641fa0b0cbb1ed77ffdddef09de9b7fb">isFLAT</a>(uint16_t Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea100ce90fcfa10ae94a5d0aa49bcd40ee">SIInstrFlags::FLAT</a>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  }</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">isImmOperandLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// \brief Return true if the given offset Size in bytes can be folded into</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  /// the immediate offsets of a memory instruction for the given address space.</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a9aa1848b578673c3f759717f477dfb07">canFoldOffset</a>(<span class="keywordtype">unsigned</span> OffsetSize, <span class="keywordtype">unsigned</span> AS) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// \brief Return true if this 64-bit VALU instruction has a 32-bit encoding.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// This function will return false if you pass it a 32-bit instruction.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a168ffc5ce02a58aeeb1b09789a18b2cc">hasVALU32BitEncoding</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// \brief Returns true if this operand uses the constant bus.</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac47dd5fbef3e0ab32386d23e2c71a107">usesConstantBus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  /// \brief Return true if this instruction has any modifiers.</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  ///  e.g. src[012]_mod, omod, clamp.</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abcf1679e5c2234320c4a43edc015eb2d">hasModifiers</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#af0a1524a0fcf05745cf2e55091043052">hasModifiersSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                       <span class="keywordtype">unsigned</span> OpName) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a33688f3bece93e537b79954a6551bb85">verifyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                         <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">isSALUOpSupportedOnVALU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  /// \brief Return the correct register class for \p OpNo.  For target-specific</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">  /// instructions, this will return the register class that has been defined</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// in tablegen.  For generic instructions, like REG_SEQUENCE it will return</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// the register class of its machine operand.</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// to infer the correct register class base on the other operands.</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                           <span class="keywordtype">unsigned</span> OpNo) <span class="keyword">const</span>;\</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// \returns true if it is legal for the operand at index \p OpNo</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  /// to read a VGPR.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">canReadVGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNo) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">  /// \brief Legalize the \p OpIndex operand of this instruction by inserting</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  /// a MOV.  For example:</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// ADD_I32_e32 VGPR0, 15</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// to</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// MOV VGPR1, 15</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  /// ADD_I32_e32 VGPR0, VGPR1</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  /// If the operand being legalized is a register, then a COPY will be used</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">  /// instead of MOV.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> OpIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  /// \brief Check if \p MO is a legal operand if it was the \p OpIdx Operand</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// for \p MI.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a2ab97b43eb9bf9e6153482446ee1dd61">isOperandLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> OpIdx,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">  /// \brief Legalize all operands in this instruction.  This function may</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// create new instruction and insert them before \p MI.</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// \brief Split an SMRD instruction into two smaller loads of half the</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span>  <span class="comment">//  size storing the results in \p Lo and \p Hi.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab748840613b47e7aad2f90cfd9b7b428">splitSMRD</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *HalfRC,</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                 <span class="keywordtype">unsigned</span> HalfImmOp, <span class="keywordtype">unsigned</span> HalfSGPROp,</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                 <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code" href="namespacellvm_1_1HexagonISD.html#a3c7175d3118db655758ddf7b66dfb03da144f7e8227378979bf13646688174ed9">Lo</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code" href="namespacellvm_1_1HexagonISD.html#a3c7175d3118db655758ddf7b66dfb03dab53c716337bbeea9ba39b5fa32d60303">Hi</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a9cb8cba1f05674da7766886ed1dd96f9">moveSMRDToVALU</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  /// \brief Replace this instruction&#39;s opcode with the equivalent VALU</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// opcode.  This function will also move the users of \p MI to the</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// VALU if necessary.</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">moveToVALU</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aab9bc717f33e1362e97b993051fd0907">calculateIndirectAddress</a>(<span class="keywordtype">unsigned</span> RegIndex,</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                                    <span class="keywordtype">unsigned</span> Channel) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a2772e27dd437f135cce33dc2c0a91cd1">getIndirectAddrRegClass</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab786c7b20166a90cd02ae21c67ee12a3">buildIndirectWrite</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                         <span class="keywordtype">unsigned</span> ValueReg,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                         <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf_1_1syntax.html#a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e">Address</a>,</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                         <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#a68b49268c3f44eda7547623c4bffd34a">buildIndirectRead</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                        <span class="keywordtype">unsigned</span> ValueReg,</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf_1_1syntax.html#a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e">Address</a>,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                                        <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">reserveIndirectRegisters</a>(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">LoadM0</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MoveRel, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;              <span class="keywordtype">unsigned</span> SavReg, <span class="keywordtype">unsigned</span> IndexReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">insertNOPs</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <span class="keywordtype">int</span> Count) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// \brief Returns the operand named \p Op.  If \p MI does not have an</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// operand named \c Op, this function returns nullptr.</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OperandName) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade868541dbd8491f1fabe558972e47ca">  313</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#ade868541dbd8491f1fabe558972e47ca">getNamedOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                        <span class="keywordtype">unsigned</span> OpName)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">getNamedOperand</a>(const_cast&lt;MachineInstr &amp;&gt;(MI), OpName);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  }</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  uint64_t <a class="code" href="classllvm_1_1SIInstrInfo.html#a57359527a2c5c3f77d1b9bbd003a4800">getDefaultRsrcDataFormat</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;};</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="keyword">namespace </span>AMDGPU {</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">getVOPe64</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">getVOPe32</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">getCommuteRev</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">getCommuteOrig</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a66e8b9728b1b2b76c0327d4dc91fb7fd">getAddr64Inst</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a03a5d6b52ed9db25f6ff7af92dfef543">getAtomicRetOp</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a34e235d22fa05c7fe8bc5236cfb46fb7">getAtomicNoRetOp</a>(uint16_t Opcode);</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">  332</a></span>&#160;  <span class="keyword">const</span> uint64_t <a class="code" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">RSRC_DATA_FORMAT</a> = 0xf00000000000LL;</div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">  333</a></span>&#160;  <span class="keyword">const</span> uint64_t <a class="code" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">RSRC_TID_ENABLE</a> = 1LL &lt;&lt; 55;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;} <span class="comment">// End namespace AMDGPU</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI.html">  337</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a> {</div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html">  338</a></span>&#160;<span class="keyword">namespace </span>KernelInputOffsets {</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/// Offsets in bytes from the start of the input buffer</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">  341</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> {</div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8">  342</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8">NGROUPS_X</a> = 0,</div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">  343</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">NGROUPS_Y</a> = 4,</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">  344</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">NGROUPS_Z</a> = 8,</div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2">  345</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2">GLOBAL_SIZE_X</a> = 12,</div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d">  346</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d">GLOBAL_SIZE_Y</a> = 16,</div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6">  347</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6">GLOBAL_SIZE_Z</a> = 20,</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae">  348</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae">LOCAL_SIZE_X</a> = 24,</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b">  349</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b">LOCAL_SIZE_Y</a> = 28,</div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e">  350</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e">LOCAL_SIZE_Z</a> = 32</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;};</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;} <span class="comment">// End namespace KernelInputOffsets</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;} <span class="comment">// End namespace SI</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a25d4b01004becfd71373840ad94c91ae"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a25d4b01004becfd71373840ad94c91ae">llvm::SIInstrInfo::shouldClusterLoads</a></div><div class="ttdeci">bool shouldClusterLoads(MachineInstr *FirstLdSt, MachineInstr *SecondLdSt, unsigned NumLoads) const final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00269">SIInstrInfo.cpp:269</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a485723b6d29c01aae976003e3984e76a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a485723b6d29c01aae976003e3984e76a">llvm::SIInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00292">SIInstrInfo.cpp:292</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab786c7b20166a90cd02ae21c67ee12a3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab786c7b20166a90cd02ae21c67ee12a3">llvm::SIInstrInfo::buildIndirectWrite</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const override</div><div class="ttdoc">Build instruction(s) for an indirect register write. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02459">SIInstrInfo.cpp:2459</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a174a22e4761efae879317ddbdaa599b8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">llvm::AMDGPU::getVOPe64</a></div><div class="ttdeci">int getVOPe64(uint16_t Opcode)</div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_1_1syntax_html_a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e"><div class="ttname"><a href="namespacellvm_1_1dwarf_1_1syntax.html#a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e">llvm::dwarf::syntax::Address</a></div><div class="ttdef"><b>Definition:</b> <a href="SyntaxHighlighting_8h_source.html#l00020">SyntaxHighlighting.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60ea559e23c779296149d115f1798f7b2df8"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea559e23c779296149d115f1798f7b2df8">SIInstrFlags::VOP3</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00030">SIDefines.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00031">RegisterScavenging.h:31</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60ea5c9ea0d4ccb5257f05ba7ff871e1825e"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea5c9ea0d4ccb5257f05ba7ff871e1825e">SIInstrFlags::SOPC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00024">SIDefines.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a270f7d05d669d34db96029db722d7fba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a270f7d05d669d34db96029db722d7fba">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00071">SIInstrInfo.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab748840613b47e7aad2f90cfd9b7b428"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab748840613b47e7aad2f90cfd9b7b428">llvm::SIInstrInfo::splitSMRD</a></div><div class="ttdeci">void splitSMRD(MachineInstr *MI, const TargetRegisterClass *HalfRC, unsigned HalfImmOp, unsigned HalfSGPROp, MachineInstr *&amp;Lo, MachineInstr *&amp;Hi) const </div><div class="ttdoc">Split an SMRD instruction into two smaller loads of half the. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01769">SIInstrInfo.cpp:1769</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00347">SIInstrInfo.h:347</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60eac6d3519b11014a06de0f2ece939e6109"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eac6d3519b11014a06de0f2ece939e6109">SIInstrFlags::MTBUF</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00034">SIDefines.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00141">MCInstrDesc.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a796a04b459fb49e5be2e2791cbb56ce4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a796a04b459fb49e5be2e2791cbb56ce4">llvm::SIInstrInfo::isSOPP</a></div><div class="ttdeci">bool isSOPP(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00163">SIInstrInfo.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a259d7fe8dc4a8d1892c9be17114323d5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">llvm::SIInstrInfo::moveToVALU</a></div><div class="ttdeci">void moveToVALU(MachineInstr &amp;MI) const </div><div class="ttdoc">Replace this instruction&#39;s opcode with the equivalent VALU opcode. This function will also move the u...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01954">SIInstrInfo.cpp:1954</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_adbe769d3015a25ea63b10892845651f4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adbe769d3015a25ea63b10892845651f4">llvm::SIInstrInfo::isSALU</a></div><div class="ttdeci">bool isSALU(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00139">SIInstrInfo.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a8a3413538f14059b1971c2ed66241a6e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8a3413538f14059b1971c2ed66241a6e">llvm::SIInstrInfo::isSOP2</a></div><div class="ttdeci">bool isSOP2(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00151">SIInstrInfo.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">llvm::SI::KernelInputOffsets::Offsets</a></div><div class="ttdeci">Offsets</div><div class="ttdoc">Offsets in bytes from the start of the input buffer. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00341">SIInstrInfo.h:341</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00030">DebugLoc.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a16bf832ae1b888f725003245f6dcabca"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a16bf832ae1b888f725003245f6dcabca">llvm::SIInstrInfo::getMovOpcode</a></div><div class="ttdeci">unsigned getMovOpcode(const TargetRegisterClass *DstRC) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00421">SIInstrInfo.cpp:421</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac47dd5fbef3e0ab32386d23e2c71a107"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac47dd5fbef3e0ab32386d23e2c71a107">llvm::SIInstrInfo::usesConstantBus</a></div><div class="ttdeci">bool usesConstantBus(const MachineRegisterInfo &amp;MRI, const MachineOperand &amp;MO) const </div><div class="ttdoc">Returns true if this operand uses the constant bus. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01069">SIInstrInfo.cpp:1069</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab01b473ec8daee29c89f51c4a6101ddd"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab01b473ec8daee29c89f51c4a6101ddd">llvm::SIInstrInfo::commuteInstruction</a></div><div class="ttdeci">MachineInstr * commuteInstruction(MachineInstr *MI, bool NewMI=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00709">SIInstrInfo.cpp:709</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_abcf1679e5c2234320c4a43edc015eb2d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abcf1679e5c2234320c4a43edc015eb2d">llvm::SIInstrInfo::hasModifiers</a></div><div class="ttdeci">bool hasModifiers(unsigned Opcode) const </div><div class="ttdoc">Return true if this instruction has any modifiers. e.g. src[012]_mod, omod, clamp. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01055">SIInstrInfo.cpp:1055</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">llvm::SI::KernelInputOffsets::NGROUPS_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00344">SIInstrInfo.h:344</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5e0d86f7f0d629a21e602979c971d30d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">llvm::SIInstrInfo::isLiteralConstant</a></div><div class="ttdeci">bool isLiteralConstant(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00984">SIInstrInfo.cpp:984</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a641fa0b0cbb1ed77ffdddef09de9b7fb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a641fa0b0cbb1ed77ffdddef09de9b7fb">llvm::SIInstrInfo::isFLAT</a></div><div class="ttdeci">bool isFLAT(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00203">SIInstrInfo.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a9aa1848b578673c3f759717f477dfb07"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9aa1848b578673c3f759717f477dfb07">llvm::SIInstrInfo::canFoldOffset</a></div><div class="ttdeci">bool canFoldOffset(unsigned OffsetSize, unsigned AS) const </div><div class="ttdoc">Return true if the given offset Size in bytes can be folded into the immediate offsets of a memory in...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01021">SIInstrInfo.cpp:1021</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a33688f3bece93e537b79954a6551bb85"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a33688f3bece93e537b79954a6551bb85">llvm::SIInstrInfo::verifyInstruction</a></div><div class="ttdeci">bool verifyInstruction(const MachineInstr *MI, StringRef &amp;ErrInfo) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01100">SIInstrInfo.cpp:1100</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60ea5bae80abf80050d0363c2a89dbf77106"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea5bae80abf80050d0363c2a89dbf77106">SIInstrFlags::VOP1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00028">SIDefines.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0ce67f9d33bf030a7337b756a4d924de"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ce67f9d33bf030a7337b756a4d924de">llvm::SIInstrInfo::isVALU</a></div><div class="ttdeci">bool isVALU(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00143">SIInstrInfo.h:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a34e235d22fa05c7fe8bc5236cfb46fb7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a34e235d22fa05c7fe8bc5236cfb46fb7">llvm::AMDGPU::getAtomicNoRetOp</a></div><div class="ttdeci">int getAtomicNoRetOp(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a642025454a5c7cf5ca7a92ce3f46523d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a642025454a5c7cf5ca7a92ce3f46523d">llvm::SIInstrInfo::calculateLDSSpillAddress</a></div><div class="ttdeci">unsigned calculateLDSSpillAddress(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, RegScavenger *RS, unsigned TmpReg, unsigned Offset, unsigned Size) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00535">SIInstrInfo.cpp:535</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aac7fce51c010f8cd8b29eb393e1a7561"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aac7fce51c010f8cd8b29eb393e1a7561">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">MachineOperand * getNamedOperand(MachineInstr &amp;MI, unsigned OperandName) const </div><div class="ttdoc">Returns the operand named Op. If MI does not have an operand named Op, this function returns nullptr...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02523">SIInstrInfo.cpp:2523</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a02284451a0c9745add36a0016d9e52e4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">llvm::AMDGPU::getCommuteOrig</a></div><div class="ttdeci">int getCommuteOrig(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a338d933d6716455ed9b99f544690d30d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a338d933d6716455ed9b99f544690d30d">llvm::SIInstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00840">SIInstrInfo.cpp:840</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00057">AliasAnalysis.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a03a5d6b52ed9db25f6ff7af92dfef543"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a03a5d6b52ed9db25f6ff7af92dfef543">llvm::AMDGPU::getAtomicRetOp</a></div><div class="ttdeci">int getAtomicRetOp(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aab9bc717f33e1362e97b993051fd0907"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aab9bc717f33e1362e97b993051fd0907">llvm::SIInstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const override</div><div class="ttdoc">Calculate the &quot;Indirect Address&quot; for the given RegIndex and Channel. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02146">SIInstrInfo.cpp:2146</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="GlobalMerge_8cpp_source.html#l00147">GlobalMerge.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a718bf1c6b53c22f17db3c2cb3abd0c3d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">llvm::SIInstrInfo::canReadVGPR</a></div><div class="ttdeci">bool canReadVGPR(const MachineInstr &amp;MI, unsigned OpNo) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01319">SIInstrInfo.cpp:1319</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6ac08c887175fb87df138bbe5ac96f86"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6ac08c887175fb87df138bbe5ac96f86">llvm::SIInstrInfo::isImmOperandLegal</a></div><div class="ttdeci">bool isImmOperandLegal(const MachineInstr *MI, unsigned OpNo, const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01003">SIInstrInfo.cpp:1003</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a432cc4c133f32490873be6b349e16996"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a432cc4c133f32490873be6b349e16996">llvm::SIInstrInfo::SIInstrInfo</a></div><div class="ttdeci">SIInstrInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00030">SIInstrInfo.cpp:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a062b134de5c9143eab05c83faab131e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">llvm::AMDGPU::RSRC_DATA_FORMAT</a></div><div class="ttdeci">const uint64_t RSRC_DATA_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00332">SIInstrInfo.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a48c0b48cf207dce30981fcb6028f8a43"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a48c0b48cf207dce30981fcb6028f8a43">llvm::SIInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00646">SIInstrInfo.cpp:646</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade868541dbd8491f1fabe558972e47ca"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade868541dbd8491f1fabe558972e47ca">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">const MachineOperand * getNamedOperand(const MachineInstr &amp;MI, unsigned OpName) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00313">SIInstrInfo.h:313</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">llvm::SI::KernelInputOffsets::NGROUPS_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00343">SIInstrInfo.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a95c5500ab2ec71a0dd875690e6c3f2ad"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a95c5500ab2ec71a0dd875690e6c3f2ad">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">bool isVOP3(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00175">SIInstrInfo.h:175</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ad31baabce7901889a239c8863cbed48a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad31baabce7901889a239c8863cbed48a">llvm::SIInstrInfo::isSMRD</a></div><div class="ttdeci">bool isSMRD(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00191">SIInstrInfo.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4db504aa65992fc7d324c1546563880a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4db504aa65992fc7d324c1546563880a">llvm::SIInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(MachineInstr *MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00785">SIInstrInfo.cpp:785</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00346">SIInstrInfo.h:346</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60ead78772efde734c49ff0e898fdb18b8a4"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ead78772efde734c49ff0e898fdb18b8a4">SIInstrFlags::SOP2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00023">SIDefines.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae">llvm::SI::KernelInputOffsets::LOCAL_SIZE_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00348">SIInstrInfo.h:348</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa2d3bbfad18744358184892cfe824bba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa2d3bbfad18744358184892cfe824bba">llvm::SIInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00487">SIInstrInfo.cpp:487</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60ea4ed05694f4788409ab237e2bdf9eae85"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea4ed05694f4788409ab237e2bdf9eae85">SIInstrFlags::MIMG</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00037">SIDefines.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a7605835007cfee788e281d8eef49cc68"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7605835007cfee788e281d8eef49cc68">llvm::SIInstrInfo::isMov</a></div><div class="ttdeci">bool isMov(unsigned Opcode) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00828">SIInstrInfo.cpp:828</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab513ef9ada5465778f93f75f0188fefb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab513ef9ada5465778f93f75f0188fefb">llvm::SIInstrInfo::isSOPK</a></div><div class="ttdeci">bool isSOPK(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00159">SIInstrInfo.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a57359527a2c5c3f77d1b9bbd003a4800"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a57359527a2c5c3f77d1b9bbd003a4800">llvm::SIInstrInfo::getDefaultRsrcDataFormat</a></div><div class="ttdeci">uint64_t getDefaultRsrcDataFormat() const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02532">SIInstrInfo.cpp:2532</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00024">SIRegisterInfo.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_a3c7175d3118db655758ddf7b66dfb03da144f7e8227378979bf13646688174ed9"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#a3c7175d3118db655758ddf7b66dfb03da144f7e8227378979bf13646688174ed9">llvm::HexagonISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00047">HexagonISelLowering.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00223">TargetRegisterInfo.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00345">SIInstrInfo.h:345</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00025">SIInstrInfo.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa6f9a7dd7b67941d8bd2b60c6e8ff5d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">llvm::AMDGPU::getVOPe32</a></div><div class="ttdeci">int getVOPe32(uint16_t Opcode)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a823f64d5695b8da6f9b418bd4dc55176"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">llvm::AMDGPU::RSRC_TID_ENABLE</a></div><div class="ttdeci">const uint64_t RSRC_TID_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00333">SIInstrInfo.h:333</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a11c1f23720b2e8372def346c704c0162"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a11c1f23720b2e8372def346c704c0162">llvm::SIInstrInfo::isVOP1</a></div><div class="ttdeci">bool isVOP1(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00167">SIInstrInfo.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a59bfa5fcbc64c63e3ce966e23b2e263a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a59bfa5fcbc64c63e3ce966e23b2e263a">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00938">SIInstrInfo.cpp:938</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa21d1855687750f06e5e5bdff5d67247"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">llvm::SIInstrInfo::legalizeOpWithMove</a></div><div class="ttdeci">void legalizeOpWithMove(MachineInstr *MI, unsigned OpIdx) const </div><div class="ttdoc">Legalize the OpIndex operand of this instruction by inserting a MOV. For example: ADD_I32_e32 VGPR0...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01331">SIInstrInfo.cpp:1331</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a2ab97b43eb9bf9e6153482446ee1dd61"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2ab97b43eb9bf9e6153482446ee1dd61">llvm::SIInstrInfo::isOperandLegal</a></div><div class="ttdeci">bool isOperandLegal(const MachineInstr *MI, unsigned OpIdx, const MachineOperand *MO=nullptr) const </div><div class="ttdoc">Check if MO is a legal operand if it was the OpIdx Operand for MI. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01446">SIInstrInfo.cpp:1446</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60ea68b20419dacb133ae9dc4865ecdedcda"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea68b20419dacb133ae9dc4865ecdedcda">SIInstrFlags::VALU</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00020">SIDefines.h:20</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60eac154dedf7f6c40be55b4d0ccd690a6d9"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eac154dedf7f6c40be55b4d0ccd690a6d9">SIInstrFlags::VOP2</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00029">SIDefines.h:29</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60eaa38fcc722ea86087b589313d5eb75761"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eaa38fcc722ea86087b589313d5eb75761">SIInstrFlags::SOPP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00026">SIDefines.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a168ffc5ce02a58aeeb1b09789a18b2cc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a168ffc5ce02a58aeeb1b09789a18b2cc">llvm::SIInstrInfo::hasVALU32BitEncoding</a></div><div class="ttdeci">bool hasVALU32BitEncoding(unsigned Opcode) const </div><div class="ttdoc">Return true if this 64-bit VALU instruction has a 32-bit encoding. This function will return false if...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01047">SIInstrInfo.cpp:1047</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a2772e27dd437f135cce33dc2c0a91cd1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2772e27dd437f135cce33dc2c0a91cd1">llvm::SIInstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getIndirectAddrRegClass() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02152">SIInstrInfo.cpp:2152</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_afbf8696ed38828a57f76efd7b4deeef0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afbf8696ed38828a57f76efd7b4deeef0">llvm::SIInstrInfo::isMIMG</a></div><div class="ttdeci">bool isMIMG(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00199">SIInstrInfo.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00344">SelectionDAGNodes.h:344</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae1d33e1508b6c8b176cc3c71b18e2dff"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae1d33e1508b6c8b176cc3c71b18e2dff">llvm::SIInstrInfo::isDS</a></div><div class="ttdeci">bool isDS(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00195">SIInstrInfo.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a38bde7e010ee13fcbd7e94493586a84b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a38bde7e010ee13fcbd7e94493586a84b">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">bool isVOP2(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00171">SIInstrInfo.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a58203b8f415a78d082923000130b17f7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a58203b8f415a78d082923000130b17f7">llvm::SIInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00078">SIInstrInfo.cpp:78</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60ead1269ab0b0a333be2f85c8e0aec62064"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ead1269ab0b0a333be2f85c8e0aec62064">SIInstrFlags::MUBUF</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00033">SIDefines.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac3a71b91294f4c454eb3a1e2367b8f30"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac3a71b91294f4c454eb3a1e2367b8f30">llvm::SIInstrInfo::isSOP1</a></div><div class="ttdeci">bool isSOP1(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00147">SIInstrInfo.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac60f26fbfaf848028ab67ea463e0563d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac60f26fbfaf848028ab67ea463e0563d">llvm::SIInstrInfo::getLdStBaseRegImmOfs</a></div><div class="ttdeci">bool getLdStBaseRegImmOfs(MachineInstr *LdSt, unsigned &amp;BaseReg, unsigned &amp;Offset, const TargetRegisterInfo *TRI) const final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00182">SIInstrInfo.cpp:182</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a7b6070369edfdee8b81c7074fdcc4fa4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7b6070369edfdee8b81c7074fdcc4fa4">llvm::SIInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00433">SIInstrInfo.cpp:433</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_a3c7175d3118db655758ddf7b66dfb03dab53c716337bbeea9ba39b5fa32d60303"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#a3c7175d3118db655758ddf7b66dfb03dab53c716337bbeea9ba39b5fa32d60303">llvm::HexagonISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00047">HexagonISelLowering.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5ccfdb916891b5fce915dff1696d45b9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">llvm::SIInstrInfo::reserveIndirectRegisters</a></div><div class="ttdeci">void reserveIndirectRegisters(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02495">SIInstrInfo.cpp:2495</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8cpp_html_a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00352">AMDGPUInstrInfo.cpp:352</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00040">AMDGPUInstrInfo.h:40</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00032">MachineRegisterInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a9cb8cba1f05674da7766886ed1dd96f9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9cb8cba1f05674da7766886ed1dd96f9">llvm::SIInstrInfo::moveSMRDToVALU</a></div><div class="ttdeci">void moveSMRDToVALU(MachineInstr *MI, MachineRegisterInfo &amp;MRI) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01854">SIInstrInfo.cpp:1854</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5688899bb1f9258d2db67789b16af659"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">llvm::SIInstrInfo::commuteOpcode</a></div><div class="ttdeci">unsigned commuteOpcode(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00407">SIInstrInfo.cpp:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae1338888722ecd5d7f33139a90f4127c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae1338888722ecd5d7f33139a90f4127c">llvm::SIInstrInfo::isMTBUF</a></div><div class="ttdeci">bool isMTBUF(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00187">SIInstrInfo.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00035">AMDGPUSubtarget.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00350">SIInstrInfo.h:350</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5794295c069a603481612709cd0ca2f6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">llvm::SIInstrInfo::legalizeOperands</a></div><div class="ttdeci">void legalizeOperands(MachineInstr *MI) const </div><div class="ttdoc">Legalize all operands in this instruction. This function may create new instruction and insert them b...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01497">SIInstrInfo.cpp:1497</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a6e12da455f5ce0c4a83b4267f82ae366"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">llvm::AMDGPU::getCommuteRev</a></div><div class="ttdeci">int getCommuteRev(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4309c326e6f682370ddacac61d9eb65a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">llvm::SIInstrInfo::LoadM0</a></div><div class="ttdeci">void LoadM0(MachineInstr *MoveRel, MachineBasicBlock::iterator I, unsigned SavReg, unsigned IndexReg) const </div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a66e8b9728b1b2b76c0327d4dc91fb7fd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a66e8b9728b1b2b76c0327d4dc91fb7fd">llvm::AMDGPU::getAddr64Inst</a></div><div class="ttdeci">int getAddr64Inst(uint16_t Opcode)</div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60eaf0aa172bd2f183738d85787d45e7269d"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eaf0aa172bd2f183738d85787d45e7269d">SIInstrFlags::SALU</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00019">SIDefines.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60ea4a740bde5dcae3e26725cd4cf7bfd2ac"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea4a740bde5dcae3e26725cd4cf7bfd2ac">SIInstrFlags::SMRD</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00035">SIDefines.h:35</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60eabfba27771189eedfbf0f47a739e298be"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eabfba27771189eedfbf0f47a739e298be">SIInstrFlags::VOPC</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00031">SIDefines.h:31</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60ea015b842daeb162e35185ebbebc5124df"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea015b842daeb162e35185ebbebc5124df">SIInstrFlags::SOP1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00022">SIDefines.h:22</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60ea100ce90fcfa10ae94a5d0aa49bcd40ee"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60ea100ce90fcfa10ae94a5d0aa49bcd40ee">SIInstrFlags::FLAT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00038">SIDefines.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af6e3a10ca630025140331583f44397a2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">llvm::SIInstrInfo::getVALUOp</a></div><div class="ttdeci">static unsigned getVALUOp(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01243">SIInstrInfo.cpp:1243</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_adc08b763d5745201b28d7262ceb5d3c1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">llvm::SIInstrInfo::isSALUOpSupportedOnVALU</a></div><div class="ttdeci">bool isSALUOpSupportedOnVALU(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01298">SIInstrInfo.cpp:1298</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a68b49268c3f44eda7547623c4bffd34a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a68b49268c3f44eda7547623c4bffd34a">llvm::SIInstrInfo::buildIndirectRead</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const override</div><div class="ttdoc">Build instruction(s) for an indirect register read. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02477">SIInstrInfo.cpp:2477</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0bac30218660159281d136a2764a4862"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0bac30218660159281d136a2764a4862">llvm::SIInstrInfo::isSOPC</a></div><div class="ttdeci">bool isSOPC(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00155">SIInstrInfo.h:155</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60eae60ceac4aea3de5076adf83a08ea4312"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eae60ceac4aea3de5076adf83a08ea4312">SIInstrFlags::SOPK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00025">SIDefines.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00349">SIInstrInfo.h:349</a></div></div>
<div class="ttc" id="SIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3f86c528e38f54be05aafa6a67b7df1f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3f86c528e38f54be05aafa6a67b7df1f">llvm::SIInstrInfo::isTriviallyReMaterializable</a></div><div class="ttdeci">bool isTriviallyReMaterializable(const MachineInstr *MI, AliasAnalysis *AA=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00845">SIInstrInfo.cpp:845</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af0a1524a0fcf05745cf2e55091043052"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af0a1524a0fcf05745cf2e55091043052">llvm::SIInstrInfo::hasModifiersSet</a></div><div class="ttdeci">bool hasModifiersSet(const MachineInstr &amp;MI, unsigned OpName) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01063">SIInstrInfo.cpp:1063</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a434d3d583df18752322b7bfe76f44d27"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a434d3d583df18752322b7bfe76f44d27">llvm::SIInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(MachineInstr *MIa, MachineInstr *MIb, AliasAnalysis *AA=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00884">SIInstrInfo.cpp:884</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a2e68145e1cd880e5638aaa7c382aa60eaad37b372562d6e55c0808bbbdc3e59d6"><div class="ttname"><a href="namespaceSIInstrFlags.html#a2e68145e1cd880e5638aaa7c382aa60eaad37b372562d6e55c0808bbbdc3e59d6">SIInstrFlags::DS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00036">SIDefines.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8">llvm::SI::KernelInputOffsets::NGROUPS_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00342">SIInstrInfo.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6f1a67aa0c7c1ae8f22fef2c41ab6bbb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6f1a67aa0c7c1ae8f22fef2c41ab6bbb">llvm::SIInstrInfo::isVOPC</a></div><div class="ttdeci">bool isVOPC(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00179">SIInstrInfo.h:179</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6808004fdc3693e924e77120164223ff"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">llvm::SIInstrInfo::getOpRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getOpRegClass(const MachineInstr &amp;MI, unsigned OpNo) const </div><div class="ttdoc">Return the correct register class for OpNo. For target-specific instructions, this will return the re...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01302">SIInstrInfo.cpp:1302</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00040">StringRef.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ac913966953b9babaac3b59f0b1fbf434"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac913966953b9babaac3b59f0b1fbf434">llvm::SIInstrInfo::buildMovInstr</a></div><div class="ttdeci">MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const override</div><div class="ttdoc">Build a MOV instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00820">SIInstrInfo.cpp:820</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af13c9b5f58c45331e0763fec117e089f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af13c9b5f58c45331e0763fec117e089f">llvm::SIInstrInfo::insertNOPs</a></div><div class="ttdeci">void insertNOPs(MachineBasicBlock::iterator MI, int Count) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00632">SIInstrInfo.cpp:632</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_adfe4c2988d1d2d1ed322d9a9aec95080"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adfe4c2988d1d2d1ed322d9a9aec95080">llvm::SIInstrInfo::isMUBUF</a></div><div class="ttdeci">bool isMUBUF(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00183">SIInstrInfo.h:183</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:55:45 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
