Analysis & Synthesis report for final01
Fri Jan 10 20:51:46 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Registers Added for RAM Pass-Through Logic
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for DMEM:dmem|altsyncram:Data_memory_rtl_0|altsyncram_vcg1:auto_generated
 14. Parameter Settings for Inferred Entity Instance: DMEM:dmem|altsyncram:Data_memory_rtl_0
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "datapath:DPath"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 10 20:51:46 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; final01                                     ;
; Top-level Entity Name              ; final01                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 252                                         ;
;     Total combinational functions  ; 196                                         ;
;     Dedicated logic registers      ; 89                                          ;
; Total registers                    ; 89                                          ;
; Total pins                         ; 124                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F23C7      ;                    ;
; Top-level entity name                                            ; final01            ; final01            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+-------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                 ; Library ;
+-------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+
; datapath.v                          ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/final01/datapath.v                                    ;         ;
; final01.v                           ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/final01/final01.v                                     ;         ;
; DEME.v                              ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/final01/DEME.v                                        ;         ;
; decoder.v                           ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/final01/decoder.v                                     ;         ;
; dmem.txt                            ; yes             ; Auto-Found File                                       ; C:/intelFPGA_lite/18.1/final01/dmem.txt                                      ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vcg1.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/final01/db/altsyncram_vcg1.tdf                        ;         ;
; db/final01.ram0_dmem_22f088.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.1/final01/db/final01.ram0_dmem_22f088.hdl.mif           ;         ;
+-------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 252       ;
;                                             ;           ;
; Total combinational functions               ; 196       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 103       ;
;     -- 3 input functions                    ; 75        ;
;     -- <=2 input functions                  ; 18        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 175       ;
;     -- arithmetic mode                      ; 21        ;
;                                             ;           ;
; Total registers                             ; 89        ;
;     -- Dedicated logic registers            ; 89        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 124       ;
; Total memory bits                           ; 2048      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 97        ;
; Total fan-out                               ; 1224      ;
; Average fan-out                             ; 2.26      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+-----------------+--------------+
; |final01                                  ; 196 (0)             ; 89 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 124  ; 0            ; |final01                                                                       ; final01         ; work         ;
;    |DMEM:dmem|                            ; 6 (6)               ; 33 (33)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final01|DMEM:dmem                                                             ; DMEM            ; work         ;
;       |altsyncram:Data_memory_rtl_0|      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final01|DMEM:dmem|altsyncram:Data_memory_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_vcg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final01|DMEM:dmem|altsyncram:Data_memory_rtl_0|altsyncram_vcg1:auto_generated ; altsyncram_vcg1 ; work         ;
;    |datapath:DPath|                       ; 187 (187)           ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final01|datapath:DPath                                                        ; datapath        ; work         ;
;    |decoder:indecoder|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final01|decoder:indecoder                                                     ; decoder         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                 ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+
; DMEM:dmem|altsyncram:Data_memory_rtl_0|altsyncram_vcg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; db/final01.ram0_DMEM_22f088.hdl.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 89    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; DMEM:dmem|Data_memory_rtl_0_bypass[18] ; 1       ;
; DMEM:dmem|Data_memory_rtl_0_bypass[20] ; 1       ;
; DMEM:dmem|Data_memory_rtl_0_bypass[22] ; 1       ;
; DMEM:dmem|Data_memory_rtl_0_bypass[24] ; 1       ;
; DMEM:dmem|Data_memory_rtl_0_bypass[26] ; 1       ;
; DMEM:dmem|Data_memory_rtl_0_bypass[28] ; 1       ;
; DMEM:dmem|Data_memory_rtl_0_bypass[30] ; 1       ;
; DMEM:dmem|Data_memory_rtl_0_bypass[32] ; 1       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                           ;
+----------------------------------------+-----------------------------+
; Register Name                          ; RAM Name                    ;
+----------------------------------------+-----------------------------+
; DMEM:dmem|Data_memory_rtl_0_bypass[0]  ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[1]  ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[2]  ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[3]  ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[4]  ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[5]  ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[6]  ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[7]  ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[8]  ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[9]  ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[10] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[11] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[12] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[13] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[14] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[15] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[16] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[17] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[18] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[19] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[20] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[21] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[22] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[23] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[24] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[25] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[26] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[27] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[28] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[29] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[30] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[31] ; DMEM:dmem|Data_memory_rtl_0 ;
; DMEM:dmem|Data_memory_rtl_0_bypass[32] ; DMEM:dmem|Data_memory_rtl_0 ;
+----------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |final01|datapath:DPath|regB[7] ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |final01|datapath:DPath|regB[0] ;
; 14:1               ; 6 bits    ; 54 LEs        ; 42 LEs               ; 12 LEs                 ; Yes        ; |final01|datapath:DPath|regG[6] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |final01|datapath:DPath|Mux7    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |final01|datapath:DPath|Add0    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for DMEM:dmem|altsyncram:Data_memory_rtl_0|altsyncram_vcg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DMEM:dmem|altsyncram:Data_memory_rtl_0   ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                           ; Untyped        ;
; WIDTH_A                            ; 8                                   ; Untyped        ;
; WIDTHAD_A                          ; 8                                   ; Untyped        ;
; NUMWORDS_A                         ; 256                                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 8                                   ; Untyped        ;
; WIDTHAD_B                          ; 8                                   ; Untyped        ;
; NUMWORDS_B                         ; 256                                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; db/final01.ram0_DMEM_22f088.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_vcg1                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; DMEM:dmem|altsyncram:Data_memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 8                                      ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 8                                      ;
;     -- NUMWORDS_B                         ; 256                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DPath"                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DA           ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (2 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; AA           ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (2 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BA           ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (2 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Con_in[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; N            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; Z            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 124                         ;
; cycloneiii_ff         ; 89                          ;
;     ENA               ; 38                          ;
;     plain             ; 51                          ;
; cycloneiii_lcell_comb ; 199                         ;
;     arith             ; 21                          ;
;         3 data inputs ; 21                          ;
;     normal            ; 178                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 54                          ;
;         4 data inputs ; 103                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 7.60                        ;
; Average LUT depth     ; 4.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jan 10 20:51:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final01 -c final01
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final01.v
    Info (12023): Found entity 1: final01 File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deme.v
    Info (12023): Found entity 1: DMEM File: C:/intelFPGA_lite/18.1/final01/DEME.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: IMEM File: C:/intelFPGA_lite/18.1/final01/IMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/intelFPGA_lite/18.1/final01/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branchcontrol.v
    Info (12023): Found entity 1: branchcontrol File: C:/intelFPGA_lite/18.1/final01/branchcontrol.v Line: 1
Info (12127): Elaborating entity "final01" for the top level hierarchy
Warning (10034): Output port "PC" at final01.v(8) has no driver File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 8
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:indecoder" File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 22
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:DPath" File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 48
Warning (10199): Verilog HDL Case Statement warning at datapath.v(56): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 56
Warning (10199): Verilog HDL Case Statement warning at datapath.v(61): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 61
Warning (10199): Verilog HDL Case Statement warning at datapath.v(66): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 66
Warning (10199): Verilog HDL Case Statement warning at datapath.v(71): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 71
Warning (10199): Verilog HDL Case Statement warning at datapath.v(98): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 98
Warning (10199): Verilog HDL Case Statement warning at datapath.v(100): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 100
Warning (10199): Verilog HDL Case Statement warning at datapath.v(102): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 102
Warning (10199): Verilog HDL Case Statement warning at datapath.v(104): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 104
Warning (10199): Verilog HDL Case Statement warning at datapath.v(131): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 131
Warning (10199): Verilog HDL Case Statement warning at datapath.v(136): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 136
Warning (10199): Verilog HDL Case Statement warning at datapath.v(141): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 141
Warning (10199): Verilog HDL Case Statement warning at datapath.v(146): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 146
Warning (10030): Net "regR4" at datapath.v(23) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 23
Warning (10030): Net "regR5" at datapath.v(24) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 24
Warning (10030): Net "regR6" at datapath.v(25) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 25
Warning (10030): Net "regR7" at datapath.v(26) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/final01/datapath.v Line: 26
Info (12128): Elaborating entity "DMEM" for hierarchy "DMEM:dmem" File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 56
Warning (10850): Verilog HDL warning at DEME.v(7): number of words (32) in memory file does not match the number of elements in the address range [0:255] File: C:/intelFPGA_lite/18.1/final01/DEME.v Line: 7
Warning (10175): Verilog HDL warning at DEME.v(11): ignoring unsupported system task File: C:/intelFPGA_lite/18.1/final01/DEME.v Line: 11
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/18.1/final01/db/final01.ram0_DMEM_22f088.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "DMEM:dmem|Data_memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DMEM:dmem|Data_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final01.ram0_DMEM_22f088.hdl.mif
Info (12130): Elaborated megafunction instantiation "DMEM:dmem|altsyncram:Data_memory_rtl_0"
Info (12133): Instantiated megafunction "DMEM:dmem|altsyncram:Data_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final01.ram0_DMEM_22f088.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vcg1.tdf
    Info (12023): Found entity 1: altsyncram_vcg1 File: C:/intelFPGA_lite/18.1/final01/db/altsyncram_vcg1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "R4[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R4[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R4[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R4[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R4[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R4[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R4[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R4[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R5[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R5[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R5[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R5[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R5[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R5[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R5[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R5[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R6[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R6[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R6[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R6[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R6[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R6[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R6[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R6[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R7[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R7[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R7[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R7[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R7[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R7[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R7[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "R7[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 7
    Warning (13410): Pin "PC[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 8
    Warning (13410): Pin "PC[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 8
    Warning (13410): Pin "PC[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 8
    Warning (13410): Pin "PC[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 8
    Warning (13410): Pin "PC[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 8
    Warning (13410): Pin "PC[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 8
    Warning (13410): Pin "PC[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 8
    Warning (13410): Pin "PC[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/final01/final01.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 401 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 107 output pins
    Info (21061): Implemented 269 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Fri Jan 10 20:51:46 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


