# ğŸ§ª UVM Memory Verification Testbench

This repository contains a **UVM (Universal Verification Methodology)** testbench developed to verify a simple **memory RTL module**, created as part of my learning journey in functional verification.

## ğŸ“š Source and Credits

This testbench is **based on the public UVM testbench architecture example from:**

ğŸ”— [https://verificationguide.com/uvm/uvm-testbench-architecture/](https://verificationguide.com/uvm/uvm-testbench-architecture/)

I used this reference to study and practice:
- UVM testbench architecture and component connections
- Creating sequences and sequence items for memory read/write
- Implementing driver, monitor, scoreboard, and environment
- Stimulus generation and checking using TLM communication
- Interfacing with a SystemVerilog RTL module

ğŸ’¡ **Note:** This repository is for **educational purposes only**, and full credit goes to the authors of [verificationguide.com](https://verificationguide.com/).

---

## â–¶ï¸ Run on EDA Playground

You can run and simulate this UVM testbench online using the following EDA Playground link:

ğŸ”— [https://www.edaplayground.com/](https://www.edaplayground.com/x/CS_U)

This allows you to quickly test and explore the testbench without setting up a local environment.

---

**This repository is created solely for educational purposes. Original source and authors are credited above.**
