Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 17 14:08:08 2023
| Host         : SHANNON-PC1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   185 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |    12 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7707 |         1877 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             192 |           68 |
| Yes          | No                    | No                     |            3079 |         1071 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             173 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/ap_enable_reg_pp0_iter1                                                                                      |                                                                                                                                                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/ap_enable_reg_pp0_iter2                                                                                      |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/ap_enable_reg_pp0_iter3                                                                                      |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/mabonsoc_BUS_A_s_axi_U/waddr                                                                                                        |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/mabonsoc_BUS_A_s_axi_U/ar_hs                                                                                                        |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/ap_phi_reg_pp0_iter1_Index_V_new_3_reg_1170                                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_256/ap_ce_reg                                                                                             | design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_246/select_ln318_2_reg_2875[17]_i_1_n_0                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_256/ap_ce_reg                                                                                             | design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_251/select_ln318_2_reg_2875[17]_i_1__0_n_0                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_256/ap_ce_reg                                                                                             | design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_256/select_ln318_2_reg_2875[17]_i_1__1_n_0                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_256/ap_ce_reg                                                                                             | design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_261/select_ln318_2_reg_2875[17]_i_1__2_n_0                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U10/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[0].remd_tmp[1][13]_i_1__0_n_0        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U11/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[0].remd_tmp[1][13]_i_1__1_n_0        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U12/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[0].remd_tmp[1][13]_i_1__2_n_0        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/mabonsoc_0/inst/mabonsoc_sdiv_32ng8j_U9/mabonsoc_sdiv_32ng8j_div_U/mabonsoc_sdiv_32ng8j_div_u_0/loop[0].remd_tmp[1][13]_i_1_n_0            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U16/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/p_0_in_0                                  |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U15/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/p_0_in_0                                  |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U14/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/p_0_in_0                                  |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/mabonsoc_0/inst/mabonsoc_udiv_18nhbi_U13/mabonsoc_udiv_18nhbi_div_U/mabonsoc_udiv_18nhbi_div_u_0/p_0_in_0                                  |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/mabonsoc_BUS_A_s_axi_U/E[0]                                                                                                         |                                                                                                                                                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/T_V_00                                                                                                                              |                                                                                                                                                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/ap_phi_reg_pp0_iter1_Index_V_new_3_reg_1170                                                                                         | design_1_i/mabonsoc_0/inst/ap_phi_reg_pp0_iter1_X_V_0_new_2_reg_126[13]_i_1_n_0                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/ap_phi_reg_pp0_iter1_Index_V_new_3_reg_1170                                                                                         | design_1_i/mabonsoc_0/inst/ap_phi_reg_pp0_iter1_X_V_1_new_2_reg_135[13]_i_1_n_0                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/ap_phi_reg_pp0_iter1_Index_V_new_3_reg_1170                                                                                         | design_1_i/mabonsoc_0/inst/ap_phi_reg_pp0_iter1_X_V_3_new_2_reg_153                                                                                   |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/ap_phi_reg_pp0_iter1_Index_V_new_3_reg_1170                                                                                         | design_1_i/mabonsoc_0/inst/ap_phi_reg_pp0_iter1_X_V_2_new_2_reg_144[13]_i_1_n_0                                                                       |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/T_V_10                                                                                                                              |                                                                                                                                                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/T_V_20                                                                                                                              |                                                                                                                                                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/T_V_30                                                                                                                              |                                                                                                                                                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/tmp_33_reg_24910                                                                                             |                                                                                                                                                       |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                               |                                                                                                                                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/trunc_ln703_reg_1098[16]_i_1_n_0                                                                                                    |                                                                                                                                                       |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266_ap_start_reg                                                                                                 |                                                                                                                                                       |               13 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/ap_enable_reg_pp0_iter4                                                                                      |                                                                                                                                                       |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/mabonsoc_mac_mulseOg_U1/mabonsoc_mac_mulseOg_DSP48_0_U/a_V_reg_24800                                         |                                                                                                                                                       |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/mabonsoc_BUS_A_s_axi_U/ar_hs                                                                                                        | design_1_i/mabonsoc_0/inst/mabonsoc_BUS_A_s_axi_U/rdata[31]_i_1_n_0                                                                                   |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/mabonsoc_BUS_A_s_axi_U/int_reward[31]_i_1_n_0                                                                                       | design_1_i/mabonsoc_0/inst/mabonsoc_BUS_A_s_axi_U/ap_rst_n_0                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/ap_CS_fsm_pp0_stage6                                                                                                                |                                                                                                                                                       |               18 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/ap_CS_fsm_pp0_stage5                                                                                                                |                                                                                                                                                       |               13 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/Out_r_ap_vld                                                                                                                        |                                                                                                                                                       |                9 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_log_28_15_s_fu_266/add_ln703_22_reg_25110                                                                                       |                                                                                                                                                       |               17 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/UCB_3_V_reg_1206[14]_i_1_n_0                                                                                                        |                                                                                                                                                       |               18 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/mabonsoc_0/inst/mabonsoc_BUS_A_s_axi_U/ap_rst_n_0                                                                                          |               25 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_256/E[0]                                                                                                  |                                                                                                                                                       |               40 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/p_Val2_10_reg_1146[17]_i_1_n_0                                                                                                      |                                                                                                                                                       |               26 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/trunc_ln703_4_reg_1181[14]_i_1_n_0                                                                                                  |                                                                                                                                                       |               39 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/mabonsoc_0/inst/grp_sqrt_fixed_28_15_s_fu_256/ap_ce_reg                                                                                             |                                                                                                                                                       |              746 |           2016 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |             1900 |           7916 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


