#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002a492489f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002a4927330e0_0 .net "PC", 31 0, L_000002a4927b9c90;  1 drivers
v000002a492733ae0_0 .net "cycles_consumed", 31 0, v000002a492732460_0;  1 drivers
v000002a492733180_0 .var "input_clk", 0 0;
v000002a492733720_0 .var "rst", 0 0;
S_000002a4924996a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002a492489f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002a492672170 .functor NOR 1, v000002a492733180_0, v000002a49271d570_0, C4<0>, C4<0>;
L_000002a4926721e0 .functor AND 1, v000002a492705170_0, v000002a492704b30_0, C4<1>, C4<1>;
L_000002a492672250 .functor AND 1, L_000002a4926721e0, L_000002a492733860, C4<1>, C4<1>;
L_000002a4926718b0 .functor AND 1, v000002a4926f2670_0, v000002a4926f2fd0_0, C4<1>, C4<1>;
L_000002a492672330 .functor AND 1, L_000002a4926718b0, L_000002a492733900, C4<1>, C4<1>;
L_000002a4926713e0 .functor AND 1, v000002a49271f2d0_0, v000002a49271eb50_0, C4<1>, C4<1>;
L_000002a492671920 .functor AND 1, L_000002a4926713e0, L_000002a492733b80, C4<1>, C4<1>;
L_000002a4926715a0 .functor AND 1, v000002a492705170_0, v000002a492704b30_0, C4<1>, C4<1>;
L_000002a492671990 .functor AND 1, L_000002a4926715a0, L_000002a492734260, C4<1>, C4<1>;
L_000002a492670b20 .functor AND 1, v000002a4926f2670_0, v000002a4926f2fd0_0, C4<1>, C4<1>;
L_000002a492671ae0 .functor AND 1, L_000002a492670b20, L_000002a492734300, C4<1>, C4<1>;
L_000002a492670960 .functor AND 1, v000002a49271f2d0_0, v000002a49271eb50_0, C4<1>, C4<1>;
L_000002a492670ab0 .functor AND 1, L_000002a492670960, L_000002a4927344e0, C4<1>, C4<1>;
L_000002a492735e90 .functor NOT 1, L_000002a492672170, C4<0>, C4<0>, C4<0>;
L_000002a492735640 .functor NOT 1, L_000002a492672170, C4<0>, C4<0>, C4<0>;
L_000002a49274c150 .functor NOT 1, L_000002a492672170, C4<0>, C4<0>, C4<0>;
L_000002a49274b740 .functor NOT 1, L_000002a492672170, C4<0>, C4<0>, C4<0>;
L_000002a49274b7b0 .functor NOT 1, L_000002a492672170, C4<0>, C4<0>, C4<0>;
L_000002a4927b9c90 .functor BUFZ 32, v000002a49271cdf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a492720b30_0 .net "EX1_ALU_OPER1", 31 0, L_000002a492737320;  1 drivers
v000002a492721e90_0 .net "EX1_ALU_OPER2", 31 0, L_000002a49274cfc0;  1 drivers
v000002a492721530_0 .net "EX1_PC", 31 0, v000002a492702150_0;  1 drivers
v000002a492720a90_0 .net "EX1_PFC", 31 0, v000002a492703c30_0;  1 drivers
v000002a492722110_0 .net "EX1_PFC_to_IF", 31 0, L_000002a492730160;  1 drivers
v000002a492721f30_0 .net "EX1_forward_to_B", 31 0, v000002a492702330_0;  1 drivers
v000002a492721030_0 .net "EX1_is_beq", 0 0, v000002a4927021f0_0;  1 drivers
v000002a492721710_0 .net "EX1_is_bne", 0 0, v000002a492702290_0;  1 drivers
v000002a492721ad0_0 .net "EX1_is_jal", 0 0, v000002a4927023d0_0;  1 drivers
v000002a4927201d0_0 .net "EX1_is_jr", 0 0, v000002a492701cf0_0;  1 drivers
v000002a492721fd0_0 .net "EX1_is_oper2_immed", 0 0, v000002a492702970_0;  1 drivers
v000002a4927218f0_0 .net "EX1_memread", 0 0, v000002a492702fb0_0;  1 drivers
v000002a4927204f0_0 .net "EX1_memwrite", 0 0, v000002a492702a10_0;  1 drivers
v000002a492721990_0 .net "EX1_opcode", 11 0, v000002a4927025b0_0;  1 drivers
v000002a492720c70_0 .net "EX1_predicted", 0 0, v000002a492703370_0;  1 drivers
v000002a492720d10_0 .net "EX1_rd_ind", 4 0, v000002a492703ff0_0;  1 drivers
v000002a492722070_0 .net "EX1_rd_indzero", 0 0, v000002a492703050_0;  1 drivers
v000002a492720db0_0 .net "EX1_regwrite", 0 0, v000002a492703eb0_0;  1 drivers
v000002a492721170_0 .net "EX1_rs1", 31 0, v000002a492702e70_0;  1 drivers
v000002a492720e50_0 .net "EX1_rs1_ind", 4 0, v000002a492702bf0_0;  1 drivers
v000002a492720270_0 .net "EX1_rs2", 31 0, v000002a492702650_0;  1 drivers
v000002a4927215d0_0 .net "EX1_rs2_ind", 4 0, v000002a4927030f0_0;  1 drivers
v000002a492721a30_0 .net "EX1_rs2_out", 31 0, L_000002a49274cc40;  1 drivers
v000002a492721210_0 .net "EX2_ALU_OPER1", 31 0, v000002a492704770_0;  1 drivers
v000002a4927221b0_0 .net "EX2_ALU_OPER2", 31 0, v000002a492705030_0;  1 drivers
v000002a4927212b0_0 .net "EX2_ALU_OUT", 31 0, L_000002a49272fb20;  1 drivers
v000002a4927217b0_0 .net "EX2_PC", 31 0, v000002a492705210_0;  1 drivers
v000002a492720ef0_0 .net "EX2_PFC_to_IF", 31 0, v000002a492705710_0;  1 drivers
v000002a492720310_0 .net "EX2_forward_to_B", 31 0, v000002a492704db0_0;  1 drivers
v000002a492721350_0 .net "EX2_is_beq", 0 0, v000002a492704e50_0;  1 drivers
v000002a49271fa50_0 .net "EX2_is_bne", 0 0, v000002a492704a90_0;  1 drivers
v000002a492721c10_0 .net "EX2_is_jal", 0 0, v000002a4927048b0_0;  1 drivers
v000002a49271fb90_0 .net "EX2_is_jr", 0 0, v000002a4927052b0_0;  1 drivers
v000002a492720f90_0 .net "EX2_is_oper2_immed", 0 0, v000002a492704090_0;  1 drivers
v000002a4927203b0_0 .net "EX2_memread", 0 0, v000002a492704f90_0;  1 drivers
v000002a492720770_0 .net "EX2_memwrite", 0 0, v000002a492704950_0;  1 drivers
v000002a4927213f0_0 .net "EX2_opcode", 11 0, v000002a4927050d0_0;  1 drivers
v000002a492720450_0 .net "EX2_predicted", 0 0, v000002a492705350_0;  1 drivers
v000002a49271fe10_0 .net "EX2_rd_ind", 4 0, v000002a4927049f0_0;  1 drivers
v000002a4927208b0_0 .net "EX2_rd_indzero", 0 0, v000002a492704b30_0;  1 drivers
v000002a492721490_0 .net "EX2_regwrite", 0 0, v000002a492705170_0;  1 drivers
v000002a49271faf0_0 .net "EX2_rs1", 31 0, v000002a4927053f0_0;  1 drivers
v000002a492721670_0 .net "EX2_rs1_ind", 4 0, v000002a492704130_0;  1 drivers
v000002a492721b70_0 .net "EX2_rs2_ind", 4 0, v000002a492705490_0;  1 drivers
v000002a49271fc30_0 .net "EX2_rs2_out", 31 0, v000002a492704270_0;  1 drivers
v000002a492721cb0_0 .net "ID_INST", 31 0, v000002a49270a860_0;  1 drivers
v000002a492721d50_0 .net "ID_PC", 31 0, v000002a492709b40_0;  1 drivers
v000002a49271fcd0_0 .net "ID_PFC_to_EX", 31 0, L_000002a49272f1c0;  1 drivers
v000002a49271fd70_0 .net "ID_PFC_to_IF", 31 0, L_000002a49272daa0;  1 drivers
v000002a49271feb0_0 .net "ID_forward_to_B", 31 0, L_000002a49272e2c0;  1 drivers
v000002a49271ff50_0 .net "ID_is_beq", 0 0, L_000002a49272f300;  1 drivers
v000002a49271fff0_0 .net "ID_is_bne", 0 0, L_000002a49272d3c0;  1 drivers
v000002a492720810_0 .net "ID_is_j", 0 0, L_000002a49272f6c0;  1 drivers
v000002a492720090_0 .net "ID_is_jal", 0 0, L_000002a49272f620;  1 drivers
v000002a492720130_0 .net "ID_is_jr", 0 0, L_000002a49272f580;  1 drivers
v000002a492720590_0 .net "ID_is_oper2_immed", 0 0, L_000002a492736440;  1 drivers
v000002a492720630_0 .net "ID_memread", 0 0, L_000002a49272dc80;  1 drivers
v000002a4927206d0_0 .net "ID_memwrite", 0 0, L_000002a49272d5a0;  1 drivers
v000002a492720950_0 .net "ID_opcode", 11 0, v000002a49271cfd0_0;  1 drivers
v000002a4927209f0_0 .net "ID_predicted", 0 0, v000002a49270c840_0;  1 drivers
v000002a492722930_0 .net "ID_rd_ind", 4 0, v000002a49271ae10_0;  1 drivers
v000002a492722250_0 .net "ID_regwrite", 0 0, L_000002a49272d1e0;  1 drivers
v000002a492722890_0 .net "ID_rs1", 31 0, v000002a4927075c0_0;  1 drivers
v000002a4927226b0_0 .net "ID_rs1_ind", 4 0, v000002a49271b4f0_0;  1 drivers
v000002a4927224d0_0 .net "ID_rs2", 31 0, v000002a492706c60_0;  1 drivers
v000002a492722430_0 .net "ID_rs2_ind", 4 0, v000002a49271bb30_0;  1 drivers
v000002a4927222f0_0 .net "IF_INST", 31 0, L_000002a4927358e0;  1 drivers
v000002a492722390_0 .net "IF_pc", 31 0, v000002a49271cdf0_0;  1 drivers
v000002a492722570_0 .net "MEM_ALU_OUT", 31 0, v000002a4926f2d50_0;  1 drivers
v000002a492722610_0 .net "MEM_Data_mem_out", 31 0, v000002a49271f410_0;  1 drivers
v000002a492722750_0 .net "MEM_memread", 0 0, v000002a4926f2210_0;  1 drivers
v000002a4927227f0_0 .net "MEM_memwrite", 0 0, v000002a4926f2990_0;  1 drivers
v000002a492732780_0 .net "MEM_opcode", 11 0, v000002a4926f2350_0;  1 drivers
v000002a492732b40_0 .net "MEM_rd_ind", 4 0, v000002a4926f22b0_0;  1 drivers
v000002a492732fa0_0 .net "MEM_rd_indzero", 0 0, v000002a4926f2fd0_0;  1 drivers
v000002a492732f00_0 .net "MEM_regwrite", 0 0, v000002a4926f2670_0;  1 drivers
v000002a492733400_0 .net "MEM_rs2", 31 0, v000002a4926f2df0_0;  1 drivers
v000002a492732e60_0 .net "PC", 31 0, L_000002a4927b9c90;  alias, 1 drivers
v000002a492733f40_0 .net "STALL_ID1_FLUSH", 0 0, v000002a49270c0c0_0;  1 drivers
v000002a4927343a0_0 .net "STALL_ID2_FLUSH", 0 0, v000002a49270cca0_0;  1 drivers
v000002a4927334a0_0 .net "STALL_IF_FLUSH", 0 0, v000002a49270de20_0;  1 drivers
v000002a4927326e0_0 .net "WB_ALU_OUT", 31 0, v000002a49271ea10_0;  1 drivers
v000002a4927321e0_0 .net "WB_Data_mem_out", 31 0, v000002a49271ef10_0;  1 drivers
v000002a492733d60_0 .net "WB_memread", 0 0, v000002a49271f050_0;  1 drivers
v000002a492733540_0 .net "WB_rd_ind", 4 0, v000002a49271eab0_0;  1 drivers
v000002a492734580_0 .net "WB_rd_indzero", 0 0, v000002a49271eb50_0;  1 drivers
v000002a492732000_0 .net "WB_regwrite", 0 0, v000002a49271f2d0_0;  1 drivers
v000002a4927323c0_0 .net "Wrong_prediction", 0 0, L_000002a49274c230;  1 drivers
v000002a4927337c0_0 .net *"_ivl_1", 0 0, L_000002a4926721e0;  1 drivers
v000002a492732aa0_0 .net *"_ivl_13", 0 0, L_000002a4926713e0;  1 drivers
v000002a492733040_0 .net *"_ivl_14", 0 0, L_000002a492733b80;  1 drivers
v000002a492732140_0 .net *"_ivl_19", 0 0, L_000002a4926715a0;  1 drivers
v000002a492732820_0 .net *"_ivl_2", 0 0, L_000002a492733860;  1 drivers
v000002a492733a40_0 .net *"_ivl_20", 0 0, L_000002a492734260;  1 drivers
v000002a492733220_0 .net *"_ivl_25", 0 0, L_000002a492670b20;  1 drivers
v000002a492734080_0 .net *"_ivl_26", 0 0, L_000002a492734300;  1 drivers
v000002a4927346c0_0 .net *"_ivl_31", 0 0, L_000002a492670960;  1 drivers
v000002a492732500_0 .net *"_ivl_32", 0 0, L_000002a4927344e0;  1 drivers
v000002a492733ea0_0 .net *"_ivl_40", 31 0, L_000002a49272d6e0;  1 drivers
L_000002a492750c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a492732be0_0 .net *"_ivl_43", 26 0, L_000002a492750c58;  1 drivers
L_000002a492750ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a4927332c0_0 .net/2u *"_ivl_44", 31 0, L_000002a492750ca0;  1 drivers
v000002a492734620_0 .net *"_ivl_52", 31 0, L_000002a4927a3370;  1 drivers
L_000002a492750d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a492732d20_0 .net *"_ivl_55", 26 0, L_000002a492750d30;  1 drivers
L_000002a492750d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a492732320_0 .net/2u *"_ivl_56", 31 0, L_000002a492750d78;  1 drivers
v000002a492732280_0 .net *"_ivl_7", 0 0, L_000002a4926718b0;  1 drivers
v000002a492732a00_0 .net *"_ivl_8", 0 0, L_000002a492733900;  1 drivers
v000002a492733c20_0 .net "alu_selA", 1 0, L_000002a492733fe0;  1 drivers
v000002a492734440_0 .net "alu_selB", 1 0, L_000002a4927348a0;  1 drivers
v000002a4927325a0_0 .net "clk", 0 0, L_000002a492672170;  1 drivers
v000002a492732460_0 .var "cycles_consumed", 31 0;
v000002a492732640_0 .net "exhaz", 0 0, L_000002a492672330;  1 drivers
v000002a4927328c0_0 .net "exhaz2", 0 0, L_000002a492671ae0;  1 drivers
v000002a492734760_0 .net "hlt", 0 0, v000002a49271d570_0;  1 drivers
v000002a492734120_0 .net "idhaz", 0 0, L_000002a492672250;  1 drivers
v000002a4927339a0_0 .net "idhaz2", 0 0, L_000002a492671990;  1 drivers
v000002a4927320a0_0 .net "if_id_write", 0 0, v000002a49270e0a0_0;  1 drivers
v000002a492733e00_0 .net "input_clk", 0 0, v000002a492733180_0;  1 drivers
v000002a492733360_0 .net "is_branch_and_taken", 0 0, L_000002a492736c20;  1 drivers
v000002a492732960_0 .net "memhaz", 0 0, L_000002a492671920;  1 drivers
v000002a4927335e0_0 .net "memhaz2", 0 0, L_000002a492670ab0;  1 drivers
v000002a492733cc0_0 .net "pc_src", 2 0, L_000002a49272e9a0;  1 drivers
v000002a492732c80_0 .net "pc_write", 0 0, v000002a49270e1e0_0;  1 drivers
v000002a4927341c0_0 .net "rst", 0 0, v000002a492733720_0;  1 drivers
v000002a492733680_0 .net "store_rs2_forward", 1 0, L_000002a492734ee0;  1 drivers
v000002a492732dc0_0 .net "wdata_to_reg_file", 31 0, L_000002a4927b9c20;  1 drivers
E_000002a4926795c0/0 .event negedge, v000002a49270c3e0_0;
E_000002a4926795c0/1 .event posedge, v000002a4926f2c10_0;
E_000002a4926795c0 .event/or E_000002a4926795c0/0, E_000002a4926795c0/1;
L_000002a492733860 .cmp/eq 5, v000002a4927049f0_0, v000002a492702bf0_0;
L_000002a492733900 .cmp/eq 5, v000002a4926f22b0_0, v000002a492702bf0_0;
L_000002a492733b80 .cmp/eq 5, v000002a49271eab0_0, v000002a492702bf0_0;
L_000002a492734260 .cmp/eq 5, v000002a4927049f0_0, v000002a4927030f0_0;
L_000002a492734300 .cmp/eq 5, v000002a4926f22b0_0, v000002a4927030f0_0;
L_000002a4927344e0 .cmp/eq 5, v000002a49271eab0_0, v000002a4927030f0_0;
L_000002a49272d6e0 .concat [ 5 27 0 0], v000002a49271ae10_0, L_000002a492750c58;
L_000002a49272da00 .cmp/ne 32, L_000002a49272d6e0, L_000002a492750ca0;
L_000002a4927a3370 .concat [ 5 27 0 0], v000002a4927049f0_0, L_000002a492750d30;
L_000002a4927a4a90 .cmp/ne 32, L_000002a4927a3370, L_000002a492750d78;
S_000002a49254d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002a492671530 .functor NOT 1, L_000002a492672330, C4<0>, C4<0>, C4<0>;
L_000002a4926722c0 .functor AND 1, L_000002a492671920, L_000002a492671530, C4<1>, C4<1>;
L_000002a492671a70 .functor OR 1, L_000002a492672250, L_000002a4926722c0, C4<0>, C4<0>;
L_000002a492670ff0 .functor OR 1, L_000002a492672250, L_000002a492672330, C4<0>, C4<0>;
v000002a492697800_0 .net *"_ivl_12", 0 0, L_000002a492670ff0;  1 drivers
v000002a492698340_0 .net *"_ivl_2", 0 0, L_000002a492671530;  1 drivers
v000002a492697940_0 .net *"_ivl_5", 0 0, L_000002a4926722c0;  1 drivers
v000002a4926979e0_0 .net *"_ivl_7", 0 0, L_000002a492671a70;  1 drivers
v000002a492696ae0_0 .net "alu_selA", 1 0, L_000002a492733fe0;  alias, 1 drivers
v000002a492696b80_0 .net "exhaz", 0 0, L_000002a492672330;  alias, 1 drivers
v000002a4926983e0_0 .net "idhaz", 0 0, L_000002a492672250;  alias, 1 drivers
v000002a492697a80_0 .net "memhaz", 0 0, L_000002a492671920;  alias, 1 drivers
L_000002a492733fe0 .concat8 [ 1 1 0 0], L_000002a492671a70, L_000002a492670ff0;
S_000002a49254d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002a492670dc0 .functor NOT 1, L_000002a492671ae0, C4<0>, C4<0>, C4<0>;
L_000002a492670f80 .functor AND 1, L_000002a492670ab0, L_000002a492670dc0, C4<1>, C4<1>;
L_000002a4926723a0 .functor OR 1, L_000002a492671990, L_000002a492670f80, C4<0>, C4<0>;
L_000002a492670e30 .functor NOT 1, v000002a492702970_0, C4<0>, C4<0>, C4<0>;
L_000002a492671060 .functor AND 1, L_000002a4926723a0, L_000002a492670e30, C4<1>, C4<1>;
L_000002a4926710d0 .functor OR 1, L_000002a492671990, L_000002a492671ae0, C4<0>, C4<0>;
L_000002a492671bc0 .functor NOT 1, v000002a492702970_0, C4<0>, C4<0>, C4<0>;
L_000002a492672720 .functor AND 1, L_000002a4926710d0, L_000002a492671bc0, C4<1>, C4<1>;
v000002a492696d60_0 .net "EX1_is_oper2_immed", 0 0, v000002a492702970_0;  alias, 1 drivers
v000002a492696e00_0 .net *"_ivl_11", 0 0, L_000002a492671060;  1 drivers
v000002a492698480_0 .net *"_ivl_16", 0 0, L_000002a4926710d0;  1 drivers
v000002a4926974e0_0 .net *"_ivl_17", 0 0, L_000002a492671bc0;  1 drivers
v000002a492698520_0 .net *"_ivl_2", 0 0, L_000002a492670dc0;  1 drivers
v000002a492697b20_0 .net *"_ivl_20", 0 0, L_000002a492672720;  1 drivers
v000002a492697580_0 .net *"_ivl_5", 0 0, L_000002a492670f80;  1 drivers
v000002a492696ea0_0 .net *"_ivl_7", 0 0, L_000002a4926723a0;  1 drivers
v000002a492697e40_0 .net *"_ivl_8", 0 0, L_000002a492670e30;  1 drivers
v000002a492698660_0 .net "alu_selB", 1 0, L_000002a4927348a0;  alias, 1 drivers
v000002a492698700_0 .net "exhaz", 0 0, L_000002a492671ae0;  alias, 1 drivers
v000002a492697f80_0 .net "idhaz", 0 0, L_000002a492671990;  alias, 1 drivers
v000002a492698020_0 .net "memhaz", 0 0, L_000002a492670ab0;  alias, 1 drivers
L_000002a4927348a0 .concat8 [ 1 1 0 0], L_000002a492671060, L_000002a492672720;
S_000002a4925469c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002a492672560 .functor NOT 1, L_000002a492671ae0, C4<0>, C4<0>, C4<0>;
L_000002a492672480 .functor AND 1, L_000002a492670ab0, L_000002a492672560, C4<1>, C4<1>;
L_000002a4926725d0 .functor OR 1, L_000002a492671990, L_000002a492672480, C4<0>, C4<0>;
L_000002a4926724f0 .functor OR 1, L_000002a492671990, L_000002a492671ae0, C4<0>, C4<0>;
v000002a492696860_0 .net *"_ivl_12", 0 0, L_000002a4926724f0;  1 drivers
v000002a492696900_0 .net *"_ivl_2", 0 0, L_000002a492672560;  1 drivers
v000002a4926969a0_0 .net *"_ivl_5", 0 0, L_000002a492672480;  1 drivers
v000002a492696a40_0 .net *"_ivl_7", 0 0, L_000002a4926725d0;  1 drivers
v000002a492696fe0_0 .net "exhaz", 0 0, L_000002a492671ae0;  alias, 1 drivers
v000002a492696f40_0 .net "idhaz", 0 0, L_000002a492671990;  alias, 1 drivers
v000002a492617940_0 .net "memhaz", 0 0, L_000002a492670ab0;  alias, 1 drivers
v000002a4926173a0_0 .net "store_rs2_forward", 1 0, L_000002a492734ee0;  alias, 1 drivers
L_000002a492734ee0 .concat8 [ 1 1 0 0], L_000002a4926725d0, L_000002a4926724f0;
S_000002a492546b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002a492616900_0 .net "EX_ALU_OUT", 31 0, L_000002a49272fb20;  alias, 1 drivers
v000002a492616a40_0 .net "EX_memread", 0 0, v000002a492704f90_0;  alias, 1 drivers
v000002a4925fe7d0_0 .net "EX_memwrite", 0 0, v000002a492704950_0;  alias, 1 drivers
v000002a4925ff130_0 .net "EX_opcode", 11 0, v000002a4927050d0_0;  alias, 1 drivers
v000002a4926f3390_0 .net "EX_rd_ind", 4 0, v000002a4927049f0_0;  alias, 1 drivers
v000002a4926f43d0_0 .net "EX_rd_indzero", 0 0, L_000002a4927a4a90;  1 drivers
v000002a4926f4510_0 .net "EX_regwrite", 0 0, v000002a492705170_0;  alias, 1 drivers
v000002a4926f2030_0 .net "EX_rs2_out", 31 0, v000002a492704270_0;  alias, 1 drivers
v000002a4926f2d50_0 .var "MEM_ALU_OUT", 31 0;
v000002a4926f2210_0 .var "MEM_memread", 0 0;
v000002a4926f2990_0 .var "MEM_memwrite", 0 0;
v000002a4926f2350_0 .var "MEM_opcode", 11 0;
v000002a4926f22b0_0 .var "MEM_rd_ind", 4 0;
v000002a4926f2fd0_0 .var "MEM_rd_indzero", 0 0;
v000002a4926f2670_0 .var "MEM_regwrite", 0 0;
v000002a4926f2df0_0 .var "MEM_rs2", 31 0;
v000002a4926f2710_0 .net "clk", 0 0, L_000002a49274b740;  1 drivers
v000002a4926f2c10_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
E_000002a492679840 .event posedge, v000002a4926f2c10_0, v000002a4926f2710_0;
S_000002a492479ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002a492461470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a4924614a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a4924614e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a492461518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a492461550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a492461588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a4924615c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a4924615f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a492461630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a492461668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a4924616a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a4924616d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a492461710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a492461748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a492461780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a4924617b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a4924617f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a492461828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a492461860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a492461898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a4924618d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a492461908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a492461940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a492461978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a4924619b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a49274d260 .functor XOR 1, L_000002a49274d110, v000002a492705350_0, C4<0>, C4<0>;
L_000002a49274bd60 .functor NOT 1, L_000002a49274d260, C4<0>, C4<0>, C4<0>;
L_000002a49274bdd0 .functor OR 1, v000002a492733720_0, L_000002a49274bd60, C4<0>, C4<0>;
L_000002a49274c230 .functor NOT 1, L_000002a49274bdd0, C4<0>, C4<0>, C4<0>;
v000002a4926f64a0_0 .net "ALU_OP", 3 0, v000002a4926f8700_0;  1 drivers
v000002a4926f8f20_0 .net "BranchDecision", 0 0, L_000002a49274d110;  1 drivers
v000002a4926f9ba0_0 .net "CF", 0 0, v000002a4926f7120_0;  1 drivers
v000002a4926f9920_0 .net "EX_opcode", 11 0, v000002a4927050d0_0;  alias, 1 drivers
v000002a4926f99c0_0 .net "Wrong_prediction", 0 0, L_000002a49274c230;  alias, 1 drivers
v000002a4926f9240_0 .net "ZF", 0 0, L_000002a49274d0a0;  1 drivers
L_000002a492750ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a4926f91a0_0 .net/2u *"_ivl_0", 31 0, L_000002a492750ce8;  1 drivers
v000002a4926f8de0_0 .net *"_ivl_11", 0 0, L_000002a49274bdd0;  1 drivers
v000002a4926f9c40_0 .net *"_ivl_2", 31 0, L_000002a49272fc60;  1 drivers
v000002a4926f9a60_0 .net *"_ivl_6", 0 0, L_000002a49274d260;  1 drivers
v000002a4926f97e0_0 .net *"_ivl_8", 0 0, L_000002a49274bd60;  1 drivers
v000002a4926f92e0_0 .net "alu_out", 31 0, L_000002a49272fb20;  alias, 1 drivers
v000002a4926f9e20_0 .net "alu_outw", 31 0, v000002a4926f7a80_0;  1 drivers
v000002a4926f9560_0 .net "is_beq", 0 0, v000002a492704e50_0;  alias, 1 drivers
v000002a4926f9ec0_0 .net "is_bne", 0 0, v000002a492704a90_0;  alias, 1 drivers
v000002a4926f94c0_0 .net "is_jal", 0 0, v000002a4927048b0_0;  alias, 1 drivers
v000002a4926f9880_0 .net "oper1", 31 0, v000002a492704770_0;  alias, 1 drivers
v000002a4926f9380_0 .net "oper2", 31 0, v000002a492705030_0;  alias, 1 drivers
v000002a4926f8c00_0 .net "pc", 31 0, v000002a492705210_0;  alias, 1 drivers
v000002a4926f9600_0 .net "predicted", 0 0, v000002a492705350_0;  alias, 1 drivers
v000002a4926f9ce0_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
L_000002a49272fc60 .arith/sum 32, v000002a492705210_0, L_000002a492750ce8;
L_000002a49272fb20 .functor MUXZ 32, v000002a4926f7a80_0, L_000002a49272fc60, v000002a4927048b0_0, C4<>;
S_000002a492479c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002a492479ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002a49274c930 .functor AND 1, v000002a492704e50_0, L_000002a49274ca80, C4<1>, C4<1>;
L_000002a49274c8c0 .functor NOT 1, L_000002a49274ca80, C4<0>, C4<0>, C4<0>;
L_000002a49274cf50 .functor AND 1, v000002a492704a90_0, L_000002a49274c8c0, C4<1>, C4<1>;
L_000002a49274d110 .functor OR 1, L_000002a49274c930, L_000002a49274cf50, C4<0>, C4<0>;
v000002a4926f6ae0_0 .net "BranchDecision", 0 0, L_000002a49274d110;  alias, 1 drivers
v000002a4926f7bc0_0 .net *"_ivl_2", 0 0, L_000002a49274c8c0;  1 drivers
v000002a4926f78a0_0 .net "is_beq", 0 0, v000002a492704e50_0;  alias, 1 drivers
v000002a4926f8160_0 .net "is_beq_taken", 0 0, L_000002a49274c930;  1 drivers
v000002a4926f7300_0 .net "is_bne", 0 0, v000002a492704a90_0;  alias, 1 drivers
v000002a4926f7c60_0 .net "is_bne_taken", 0 0, L_000002a49274cf50;  1 drivers
v000002a4926f83e0_0 .net "is_eq", 0 0, L_000002a49274ca80;  1 drivers
v000002a4926f7940_0 .net "oper1", 31 0, v000002a492704770_0;  alias, 1 drivers
v000002a4926f65e0_0 .net "oper2", 31 0, v000002a492705030_0;  alias, 1 drivers
S_000002a4924c3170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002a492479c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002a49274b970 .functor XOR 1, L_000002a492730200, L_000002a492730340, C4<0>, C4<0>;
L_000002a49274c380 .functor XOR 1, L_000002a492731420, L_000002a49272fd00, C4<0>, C4<0>;
L_000002a49274c770 .functor XOR 1, L_000002a49272fee0, L_000002a492730c00, C4<0>, C4<0>;
L_000002a49274c9a0 .functor XOR 1, L_000002a492730ca0, L_000002a492730de0, C4<0>, C4<0>;
L_000002a49274d1f0 .functor XOR 1, L_000002a492730e80, L_000002a492731240, C4<0>, C4<0>;
L_000002a49274cb60 .functor XOR 1, L_000002a492730f20, L_000002a492731100, C4<0>, C4<0>;
L_000002a49274ce00 .functor XOR 1, L_000002a4927a1930, L_000002a4927a17f0, C4<0>, C4<0>;
L_000002a49274ba50 .functor XOR 1, L_000002a4927a25b0, L_000002a4927a12f0, C4<0>, C4<0>;
L_000002a49274be40 .functor XOR 1, L_000002a4927a08f0, L_000002a4927a05d0, C4<0>, C4<0>;
L_000002a49274c310 .functor XOR 1, L_000002a4927a0cb0, L_000002a4927a2510, C4<0>, C4<0>;
L_000002a49274bf20 .functor XOR 1, L_000002a4927a2650, L_000002a4927a26f0, C4<0>, C4<0>;
L_000002a49274b9e0 .functor XOR 1, L_000002a4927a1bb0, L_000002a4927a2330, C4<0>, C4<0>;
L_000002a49274bac0 .functor XOR 1, L_000002a4927a0210, L_000002a49279ff90, C4<0>, C4<0>;
L_000002a49274cd90 .functor XOR 1, L_000002a4927a0d50, L_000002a4927a1a70, C4<0>, C4<0>;
L_000002a49274c460 .functor XOR 1, L_000002a4927a0350, L_000002a4927a2150, C4<0>, C4<0>;
L_000002a49274b900 .functor XOR 1, L_000002a4927a23d0, L_000002a4927a0e90, C4<0>, C4<0>;
L_000002a49274bba0 .functor XOR 1, L_000002a4927a0030, L_000002a4927a2470, C4<0>, C4<0>;
L_000002a49274ccb0 .functor XOR 1, L_000002a4927a0670, L_000002a4927a0990, C4<0>, C4<0>;
L_000002a49274cd20 .functor XOR 1, L_000002a4927a0490, L_000002a4927a0c10, C4<0>, C4<0>;
L_000002a49274c0e0 .functor XOR 1, L_000002a4927a0b70, L_000002a4927a1d90, C4<0>, C4<0>;
L_000002a49274c7e0 .functor XOR 1, L_000002a4927a00d0, L_000002a4927a1b10, C4<0>, C4<0>;
L_000002a49274ca10 .functor XOR 1, L_000002a4927a0170, L_000002a4927a19d0, C4<0>, C4<0>;
L_000002a49274bc10 .functor XOR 1, L_000002a4927a2010, L_000002a4927a1070, C4<0>, C4<0>;
L_000002a49274bc80 .functor XOR 1, L_000002a4927a0df0, L_000002a4927a02b0, C4<0>, C4<0>;
L_000002a49274ce70 .functor XOR 1, L_000002a4927a03f0, L_000002a4927a0f30, C4<0>, C4<0>;
L_000002a49274b6d0 .functor XOR 1, L_000002a4927a1390, L_000002a4927a07b0, C4<0>, C4<0>;
L_000002a49274c850 .functor XOR 1, L_000002a4927a0530, L_000002a4927a0fd0, C4<0>, C4<0>;
L_000002a49274c1c0 .functor XOR 1, L_000002a4927a1110, L_000002a4927a0710, C4<0>, C4<0>;
L_000002a49274c620 .functor XOR 1, L_000002a4927a11b0, L_000002a4927a1750, C4<0>, C4<0>;
L_000002a49274cee0 .functor XOR 1, L_000002a4927a1c50, L_000002a4927a0850, C4<0>, C4<0>;
L_000002a49274beb0 .functor XOR 1, L_000002a4927a2290, L_000002a4927a0ad0, C4<0>, C4<0>;
L_000002a49274bcf0 .functor XOR 1, L_000002a4927a20b0, L_000002a4927a1cf0, C4<0>, C4<0>;
L_000002a49274ca80/0/0 .functor OR 1, L_000002a4927a1f70, L_000002a4927a1250, L_000002a4927a21f0, L_000002a4927a1e30;
L_000002a49274ca80/0/4 .functor OR 1, L_000002a4927a14d0, L_000002a4927a1430, L_000002a4927a1890, L_000002a4927a1ed0;
L_000002a49274ca80/0/8 .functor OR 1, L_000002a4927a1570, L_000002a4927a1610, L_000002a4927a16b0, L_000002a4927a3550;
L_000002a49274ca80/0/12 .functor OR 1, L_000002a4927a4e50, L_000002a4927a2a10, L_000002a4927a3190, L_000002a4927a43b0;
L_000002a49274ca80/0/16 .functor OR 1, L_000002a4927a4b30, L_000002a4927a2d30, L_000002a4927a4810, L_000002a4927a2dd0;
L_000002a49274ca80/0/20 .functor OR 1, L_000002a4927a2ab0, L_000002a4927a4d10, L_000002a4927a2b50, L_000002a4927a41d0;
L_000002a49274ca80/0/24 .functor OR 1, L_000002a4927a44f0, L_000002a4927a39b0, L_000002a4927a2830, L_000002a4927a3b90;
L_000002a49274ca80/0/28 .functor OR 1, L_000002a4927a4450, L_000002a4927a48b0, L_000002a4927a4950, L_000002a4927a2970;
L_000002a49274ca80/1/0 .functor OR 1, L_000002a49274ca80/0/0, L_000002a49274ca80/0/4, L_000002a49274ca80/0/8, L_000002a49274ca80/0/12;
L_000002a49274ca80/1/4 .functor OR 1, L_000002a49274ca80/0/16, L_000002a49274ca80/0/20, L_000002a49274ca80/0/24, L_000002a49274ca80/0/28;
L_000002a49274ca80 .functor NOR 1, L_000002a49274ca80/1/0, L_000002a49274ca80/1/4, C4<0>, C4<0>;
v000002a4926f3e30_0 .net *"_ivl_0", 0 0, L_000002a49274b970;  1 drivers
v000002a4926f41f0_0 .net *"_ivl_101", 0 0, L_000002a4927a2470;  1 drivers
v000002a4926f3d90_0 .net *"_ivl_102", 0 0, L_000002a49274ccb0;  1 drivers
v000002a4926f39d0_0 .net *"_ivl_105", 0 0, L_000002a4927a0670;  1 drivers
v000002a4926f32f0_0 .net *"_ivl_107", 0 0, L_000002a4927a0990;  1 drivers
v000002a4926f4010_0 .net *"_ivl_108", 0 0, L_000002a49274cd20;  1 drivers
v000002a4926f4650_0 .net *"_ivl_11", 0 0, L_000002a49272fd00;  1 drivers
v000002a4926f46f0_0 .net *"_ivl_111", 0 0, L_000002a4927a0490;  1 drivers
v000002a4926f40b0_0 .net *"_ivl_113", 0 0, L_000002a4927a0c10;  1 drivers
v000002a4926f45b0_0 .net *"_ivl_114", 0 0, L_000002a49274c0e0;  1 drivers
v000002a4926f4790_0 .net *"_ivl_117", 0 0, L_000002a4927a0b70;  1 drivers
v000002a4926f2170_0 .net *"_ivl_119", 0 0, L_000002a4927a1d90;  1 drivers
v000002a4926f3430_0 .net *"_ivl_12", 0 0, L_000002a49274c770;  1 drivers
v000002a4926f2f30_0 .net *"_ivl_120", 0 0, L_000002a49274c7e0;  1 drivers
v000002a4926f27b0_0 .net *"_ivl_123", 0 0, L_000002a4927a00d0;  1 drivers
v000002a4926f23f0_0 .net *"_ivl_125", 0 0, L_000002a4927a1b10;  1 drivers
v000002a4926f3070_0 .net *"_ivl_126", 0 0, L_000002a49274ca10;  1 drivers
v000002a4926f3cf0_0 .net *"_ivl_129", 0 0, L_000002a4927a0170;  1 drivers
v000002a4926f3750_0 .net *"_ivl_131", 0 0, L_000002a4927a19d0;  1 drivers
v000002a4926f3f70_0 .net *"_ivl_132", 0 0, L_000002a49274bc10;  1 drivers
v000002a4926f20d0_0 .net *"_ivl_135", 0 0, L_000002a4927a2010;  1 drivers
v000002a4926f3110_0 .net *"_ivl_137", 0 0, L_000002a4927a1070;  1 drivers
v000002a4926f34d0_0 .net *"_ivl_138", 0 0, L_000002a49274bc80;  1 drivers
v000002a4926f37f0_0 .net *"_ivl_141", 0 0, L_000002a4927a0df0;  1 drivers
v000002a4926f2490_0 .net *"_ivl_143", 0 0, L_000002a4927a02b0;  1 drivers
v000002a4926f4290_0 .net *"_ivl_144", 0 0, L_000002a49274ce70;  1 drivers
v000002a4926f2530_0 .net *"_ivl_147", 0 0, L_000002a4927a03f0;  1 drivers
v000002a4926f25d0_0 .net *"_ivl_149", 0 0, L_000002a4927a0f30;  1 drivers
v000002a4926f31b0_0 .net *"_ivl_15", 0 0, L_000002a49272fee0;  1 drivers
v000002a4926f2850_0 .net *"_ivl_150", 0 0, L_000002a49274b6d0;  1 drivers
v000002a4926f28f0_0 .net *"_ivl_153", 0 0, L_000002a4927a1390;  1 drivers
v000002a4926f2a30_0 .net *"_ivl_155", 0 0, L_000002a4927a07b0;  1 drivers
v000002a4926f2cb0_0 .net *"_ivl_156", 0 0, L_000002a49274c850;  1 drivers
v000002a4926f3ed0_0 .net *"_ivl_159", 0 0, L_000002a4927a0530;  1 drivers
v000002a4926f4330_0 .net *"_ivl_161", 0 0, L_000002a4927a0fd0;  1 drivers
v000002a4926f3250_0 .net *"_ivl_162", 0 0, L_000002a49274c1c0;  1 drivers
v000002a4926f2ad0_0 .net *"_ivl_165", 0 0, L_000002a4927a1110;  1 drivers
v000002a4926f4150_0 .net *"_ivl_167", 0 0, L_000002a4927a0710;  1 drivers
v000002a4926f3570_0 .net *"_ivl_168", 0 0, L_000002a49274c620;  1 drivers
v000002a4926f2b70_0 .net *"_ivl_17", 0 0, L_000002a492730c00;  1 drivers
v000002a4926f3610_0 .net *"_ivl_171", 0 0, L_000002a4927a11b0;  1 drivers
v000002a4926f36b0_0 .net *"_ivl_173", 0 0, L_000002a4927a1750;  1 drivers
v000002a4926f3890_0 .net *"_ivl_174", 0 0, L_000002a49274cee0;  1 drivers
v000002a4926f3930_0 .net *"_ivl_177", 0 0, L_000002a4927a1c50;  1 drivers
v000002a4926f3a70_0 .net *"_ivl_179", 0 0, L_000002a4927a0850;  1 drivers
v000002a4926f3b10_0 .net *"_ivl_18", 0 0, L_000002a49274c9a0;  1 drivers
v000002a4926f3bb0_0 .net *"_ivl_180", 0 0, L_000002a49274beb0;  1 drivers
v000002a4926f3c50_0 .net *"_ivl_183", 0 0, L_000002a4927a2290;  1 drivers
v000002a4926f4470_0 .net *"_ivl_185", 0 0, L_000002a4927a0ad0;  1 drivers
v000002a4926f57d0_0 .net *"_ivl_186", 0 0, L_000002a49274bcf0;  1 drivers
v000002a4926f52d0_0 .net *"_ivl_190", 0 0, L_000002a4927a20b0;  1 drivers
v000002a4926f4bf0_0 .net *"_ivl_192", 0 0, L_000002a4927a1cf0;  1 drivers
v000002a4926f5230_0 .net *"_ivl_194", 0 0, L_000002a4927a1f70;  1 drivers
v000002a4926f5870_0 .net *"_ivl_196", 0 0, L_000002a4927a1250;  1 drivers
v000002a4926f4ab0_0 .net *"_ivl_198", 0 0, L_000002a4927a21f0;  1 drivers
v000002a4926f48d0_0 .net *"_ivl_200", 0 0, L_000002a4927a1e30;  1 drivers
v000002a4926f5a50_0 .net *"_ivl_202", 0 0, L_000002a4927a14d0;  1 drivers
v000002a4926f4c90_0 .net *"_ivl_204", 0 0, L_000002a4927a1430;  1 drivers
v000002a4926f5d70_0 .net *"_ivl_206", 0 0, L_000002a4927a1890;  1 drivers
v000002a4926f4e70_0 .net *"_ivl_208", 0 0, L_000002a4927a1ed0;  1 drivers
v000002a4926f5e10_0 .net *"_ivl_21", 0 0, L_000002a492730ca0;  1 drivers
v000002a4926f5af0_0 .net *"_ivl_210", 0 0, L_000002a4927a1570;  1 drivers
v000002a4926f5910_0 .net *"_ivl_212", 0 0, L_000002a4927a1610;  1 drivers
v000002a4926f4f10_0 .net *"_ivl_214", 0 0, L_000002a4927a16b0;  1 drivers
v000002a4926f5b90_0 .net *"_ivl_216", 0 0, L_000002a4927a3550;  1 drivers
v000002a4926f5c30_0 .net *"_ivl_218", 0 0, L_000002a4927a4e50;  1 drivers
v000002a4926f5eb0_0 .net *"_ivl_220", 0 0, L_000002a4927a2a10;  1 drivers
v000002a4926f5190_0 .net *"_ivl_222", 0 0, L_000002a4927a3190;  1 drivers
v000002a4926f4830_0 .net *"_ivl_224", 0 0, L_000002a4927a43b0;  1 drivers
v000002a4926f5370_0 .net *"_ivl_226", 0 0, L_000002a4927a4b30;  1 drivers
v000002a4926f54b0_0 .net *"_ivl_228", 0 0, L_000002a4927a2d30;  1 drivers
v000002a4926f5cd0_0 .net *"_ivl_23", 0 0, L_000002a492730de0;  1 drivers
v000002a4926f4b50_0 .net *"_ivl_230", 0 0, L_000002a4927a4810;  1 drivers
v000002a4926f5410_0 .net *"_ivl_232", 0 0, L_000002a4927a2dd0;  1 drivers
v000002a4926f4a10_0 .net *"_ivl_234", 0 0, L_000002a4927a2ab0;  1 drivers
v000002a4926f50f0_0 .net *"_ivl_236", 0 0, L_000002a4927a4d10;  1 drivers
v000002a4926f5550_0 .net *"_ivl_238", 0 0, L_000002a4927a2b50;  1 drivers
v000002a4926f4d30_0 .net *"_ivl_24", 0 0, L_000002a49274d1f0;  1 drivers
v000002a4926f4dd0_0 .net *"_ivl_240", 0 0, L_000002a4927a41d0;  1 drivers
v000002a4926f4970_0 .net *"_ivl_242", 0 0, L_000002a4927a44f0;  1 drivers
v000002a4926f59b0_0 .net *"_ivl_244", 0 0, L_000002a4927a39b0;  1 drivers
v000002a4926f4fb0_0 .net *"_ivl_246", 0 0, L_000002a4927a2830;  1 drivers
v000002a4926f55f0_0 .net *"_ivl_248", 0 0, L_000002a4927a3b90;  1 drivers
v000002a4926f5050_0 .net *"_ivl_250", 0 0, L_000002a4927a4450;  1 drivers
v000002a4926f5690_0 .net *"_ivl_252", 0 0, L_000002a4927a48b0;  1 drivers
v000002a4926f5730_0 .net *"_ivl_254", 0 0, L_000002a4927a4950;  1 drivers
v000002a492616040_0 .net *"_ivl_256", 0 0, L_000002a4927a2970;  1 drivers
v000002a4926f67c0_0 .net *"_ivl_27", 0 0, L_000002a492730e80;  1 drivers
v000002a4926f7b20_0 .net *"_ivl_29", 0 0, L_000002a492731240;  1 drivers
v000002a4926f7e40_0 .net *"_ivl_3", 0 0, L_000002a492730200;  1 drivers
v000002a4926f8480_0 .net *"_ivl_30", 0 0, L_000002a49274cb60;  1 drivers
v000002a4926f7620_0 .net *"_ivl_33", 0 0, L_000002a492730f20;  1 drivers
v000002a4926f73a0_0 .net *"_ivl_35", 0 0, L_000002a492731100;  1 drivers
v000002a4926f71c0_0 .net *"_ivl_36", 0 0, L_000002a49274ce00;  1 drivers
v000002a4926f7ee0_0 .net *"_ivl_39", 0 0, L_000002a4927a1930;  1 drivers
v000002a4926f8200_0 .net *"_ivl_41", 0 0, L_000002a4927a17f0;  1 drivers
v000002a4926f6720_0 .net *"_ivl_42", 0 0, L_000002a49274ba50;  1 drivers
v000002a4926f6900_0 .net *"_ivl_45", 0 0, L_000002a4927a25b0;  1 drivers
v000002a4926f6ea0_0 .net *"_ivl_47", 0 0, L_000002a4927a12f0;  1 drivers
v000002a4926f69a0_0 .net *"_ivl_48", 0 0, L_000002a49274be40;  1 drivers
v000002a4926f7da0_0 .net *"_ivl_5", 0 0, L_000002a492730340;  1 drivers
v000002a4926f7440_0 .net *"_ivl_51", 0 0, L_000002a4927a08f0;  1 drivers
v000002a4926f7d00_0 .net *"_ivl_53", 0 0, L_000002a4927a05d0;  1 drivers
v000002a4926f7760_0 .net *"_ivl_54", 0 0, L_000002a49274c310;  1 drivers
v000002a4926f7f80_0 .net *"_ivl_57", 0 0, L_000002a4927a0cb0;  1 drivers
v000002a4926f6040_0 .net *"_ivl_59", 0 0, L_000002a4927a2510;  1 drivers
v000002a4926f6f40_0 .net *"_ivl_6", 0 0, L_000002a49274c380;  1 drivers
v000002a4926f74e0_0 .net *"_ivl_60", 0 0, L_000002a49274bf20;  1 drivers
v000002a4926f7800_0 .net *"_ivl_63", 0 0, L_000002a4927a2650;  1 drivers
v000002a4926f8520_0 .net *"_ivl_65", 0 0, L_000002a4927a26f0;  1 drivers
v000002a4926f82a0_0 .net *"_ivl_66", 0 0, L_000002a49274b9e0;  1 drivers
v000002a4926f85c0_0 .net *"_ivl_69", 0 0, L_000002a4927a1bb0;  1 drivers
v000002a4926f6220_0 .net *"_ivl_71", 0 0, L_000002a4927a2330;  1 drivers
v000002a4926f6fe0_0 .net *"_ivl_72", 0 0, L_000002a49274bac0;  1 drivers
v000002a4926f6540_0 .net *"_ivl_75", 0 0, L_000002a4927a0210;  1 drivers
v000002a4926f6860_0 .net *"_ivl_77", 0 0, L_000002a49279ff90;  1 drivers
v000002a4926f6680_0 .net *"_ivl_78", 0 0, L_000002a49274cd90;  1 drivers
v000002a4926f6cc0_0 .net *"_ivl_81", 0 0, L_000002a4927a0d50;  1 drivers
v000002a4926f8020_0 .net *"_ivl_83", 0 0, L_000002a4927a1a70;  1 drivers
v000002a4926f8340_0 .net *"_ivl_84", 0 0, L_000002a49274c460;  1 drivers
v000002a4926f6c20_0 .net *"_ivl_87", 0 0, L_000002a4927a0350;  1 drivers
v000002a4926f60e0_0 .net *"_ivl_89", 0 0, L_000002a4927a2150;  1 drivers
v000002a4926f80c0_0 .net *"_ivl_9", 0 0, L_000002a492731420;  1 drivers
v000002a4926f7580_0 .net *"_ivl_90", 0 0, L_000002a49274b900;  1 drivers
v000002a4926f6180_0 .net *"_ivl_93", 0 0, L_000002a4927a23d0;  1 drivers
v000002a4926f7260_0 .net *"_ivl_95", 0 0, L_000002a4927a0e90;  1 drivers
v000002a4926f7080_0 .net *"_ivl_96", 0 0, L_000002a49274bba0;  1 drivers
v000002a4926f6d60_0 .net *"_ivl_99", 0 0, L_000002a4927a0030;  1 drivers
v000002a4926f76c0_0 .net "a", 31 0, v000002a492704770_0;  alias, 1 drivers
v000002a4926f62c0_0 .net "b", 31 0, v000002a492705030_0;  alias, 1 drivers
v000002a4926f6b80_0 .net "out", 0 0, L_000002a49274ca80;  alias, 1 drivers
v000002a4926f6a40_0 .net "temp", 31 0, L_000002a4927a0a30;  1 drivers
L_000002a492730200 .part v000002a492704770_0, 0, 1;
L_000002a492730340 .part v000002a492705030_0, 0, 1;
L_000002a492731420 .part v000002a492704770_0, 1, 1;
L_000002a49272fd00 .part v000002a492705030_0, 1, 1;
L_000002a49272fee0 .part v000002a492704770_0, 2, 1;
L_000002a492730c00 .part v000002a492705030_0, 2, 1;
L_000002a492730ca0 .part v000002a492704770_0, 3, 1;
L_000002a492730de0 .part v000002a492705030_0, 3, 1;
L_000002a492730e80 .part v000002a492704770_0, 4, 1;
L_000002a492731240 .part v000002a492705030_0, 4, 1;
L_000002a492730f20 .part v000002a492704770_0, 5, 1;
L_000002a492731100 .part v000002a492705030_0, 5, 1;
L_000002a4927a1930 .part v000002a492704770_0, 6, 1;
L_000002a4927a17f0 .part v000002a492705030_0, 6, 1;
L_000002a4927a25b0 .part v000002a492704770_0, 7, 1;
L_000002a4927a12f0 .part v000002a492705030_0, 7, 1;
L_000002a4927a08f0 .part v000002a492704770_0, 8, 1;
L_000002a4927a05d0 .part v000002a492705030_0, 8, 1;
L_000002a4927a0cb0 .part v000002a492704770_0, 9, 1;
L_000002a4927a2510 .part v000002a492705030_0, 9, 1;
L_000002a4927a2650 .part v000002a492704770_0, 10, 1;
L_000002a4927a26f0 .part v000002a492705030_0, 10, 1;
L_000002a4927a1bb0 .part v000002a492704770_0, 11, 1;
L_000002a4927a2330 .part v000002a492705030_0, 11, 1;
L_000002a4927a0210 .part v000002a492704770_0, 12, 1;
L_000002a49279ff90 .part v000002a492705030_0, 12, 1;
L_000002a4927a0d50 .part v000002a492704770_0, 13, 1;
L_000002a4927a1a70 .part v000002a492705030_0, 13, 1;
L_000002a4927a0350 .part v000002a492704770_0, 14, 1;
L_000002a4927a2150 .part v000002a492705030_0, 14, 1;
L_000002a4927a23d0 .part v000002a492704770_0, 15, 1;
L_000002a4927a0e90 .part v000002a492705030_0, 15, 1;
L_000002a4927a0030 .part v000002a492704770_0, 16, 1;
L_000002a4927a2470 .part v000002a492705030_0, 16, 1;
L_000002a4927a0670 .part v000002a492704770_0, 17, 1;
L_000002a4927a0990 .part v000002a492705030_0, 17, 1;
L_000002a4927a0490 .part v000002a492704770_0, 18, 1;
L_000002a4927a0c10 .part v000002a492705030_0, 18, 1;
L_000002a4927a0b70 .part v000002a492704770_0, 19, 1;
L_000002a4927a1d90 .part v000002a492705030_0, 19, 1;
L_000002a4927a00d0 .part v000002a492704770_0, 20, 1;
L_000002a4927a1b10 .part v000002a492705030_0, 20, 1;
L_000002a4927a0170 .part v000002a492704770_0, 21, 1;
L_000002a4927a19d0 .part v000002a492705030_0, 21, 1;
L_000002a4927a2010 .part v000002a492704770_0, 22, 1;
L_000002a4927a1070 .part v000002a492705030_0, 22, 1;
L_000002a4927a0df0 .part v000002a492704770_0, 23, 1;
L_000002a4927a02b0 .part v000002a492705030_0, 23, 1;
L_000002a4927a03f0 .part v000002a492704770_0, 24, 1;
L_000002a4927a0f30 .part v000002a492705030_0, 24, 1;
L_000002a4927a1390 .part v000002a492704770_0, 25, 1;
L_000002a4927a07b0 .part v000002a492705030_0, 25, 1;
L_000002a4927a0530 .part v000002a492704770_0, 26, 1;
L_000002a4927a0fd0 .part v000002a492705030_0, 26, 1;
L_000002a4927a1110 .part v000002a492704770_0, 27, 1;
L_000002a4927a0710 .part v000002a492705030_0, 27, 1;
L_000002a4927a11b0 .part v000002a492704770_0, 28, 1;
L_000002a4927a1750 .part v000002a492705030_0, 28, 1;
L_000002a4927a1c50 .part v000002a492704770_0, 29, 1;
L_000002a4927a0850 .part v000002a492705030_0, 29, 1;
L_000002a4927a2290 .part v000002a492704770_0, 30, 1;
L_000002a4927a0ad0 .part v000002a492705030_0, 30, 1;
LS_000002a4927a0a30_0_0 .concat8 [ 1 1 1 1], L_000002a49274b970, L_000002a49274c380, L_000002a49274c770, L_000002a49274c9a0;
LS_000002a4927a0a30_0_4 .concat8 [ 1 1 1 1], L_000002a49274d1f0, L_000002a49274cb60, L_000002a49274ce00, L_000002a49274ba50;
LS_000002a4927a0a30_0_8 .concat8 [ 1 1 1 1], L_000002a49274be40, L_000002a49274c310, L_000002a49274bf20, L_000002a49274b9e0;
LS_000002a4927a0a30_0_12 .concat8 [ 1 1 1 1], L_000002a49274bac0, L_000002a49274cd90, L_000002a49274c460, L_000002a49274b900;
LS_000002a4927a0a30_0_16 .concat8 [ 1 1 1 1], L_000002a49274bba0, L_000002a49274ccb0, L_000002a49274cd20, L_000002a49274c0e0;
LS_000002a4927a0a30_0_20 .concat8 [ 1 1 1 1], L_000002a49274c7e0, L_000002a49274ca10, L_000002a49274bc10, L_000002a49274bc80;
LS_000002a4927a0a30_0_24 .concat8 [ 1 1 1 1], L_000002a49274ce70, L_000002a49274b6d0, L_000002a49274c850, L_000002a49274c1c0;
LS_000002a4927a0a30_0_28 .concat8 [ 1 1 1 1], L_000002a49274c620, L_000002a49274cee0, L_000002a49274beb0, L_000002a49274bcf0;
LS_000002a4927a0a30_1_0 .concat8 [ 4 4 4 4], LS_000002a4927a0a30_0_0, LS_000002a4927a0a30_0_4, LS_000002a4927a0a30_0_8, LS_000002a4927a0a30_0_12;
LS_000002a4927a0a30_1_4 .concat8 [ 4 4 4 4], LS_000002a4927a0a30_0_16, LS_000002a4927a0a30_0_20, LS_000002a4927a0a30_0_24, LS_000002a4927a0a30_0_28;
L_000002a4927a0a30 .concat8 [ 16 16 0 0], LS_000002a4927a0a30_1_0, LS_000002a4927a0a30_1_4;
L_000002a4927a20b0 .part v000002a492704770_0, 31, 1;
L_000002a4927a1cf0 .part v000002a492705030_0, 31, 1;
L_000002a4927a1f70 .part L_000002a4927a0a30, 0, 1;
L_000002a4927a1250 .part L_000002a4927a0a30, 1, 1;
L_000002a4927a21f0 .part L_000002a4927a0a30, 2, 1;
L_000002a4927a1e30 .part L_000002a4927a0a30, 3, 1;
L_000002a4927a14d0 .part L_000002a4927a0a30, 4, 1;
L_000002a4927a1430 .part L_000002a4927a0a30, 5, 1;
L_000002a4927a1890 .part L_000002a4927a0a30, 6, 1;
L_000002a4927a1ed0 .part L_000002a4927a0a30, 7, 1;
L_000002a4927a1570 .part L_000002a4927a0a30, 8, 1;
L_000002a4927a1610 .part L_000002a4927a0a30, 9, 1;
L_000002a4927a16b0 .part L_000002a4927a0a30, 10, 1;
L_000002a4927a3550 .part L_000002a4927a0a30, 11, 1;
L_000002a4927a4e50 .part L_000002a4927a0a30, 12, 1;
L_000002a4927a2a10 .part L_000002a4927a0a30, 13, 1;
L_000002a4927a3190 .part L_000002a4927a0a30, 14, 1;
L_000002a4927a43b0 .part L_000002a4927a0a30, 15, 1;
L_000002a4927a4b30 .part L_000002a4927a0a30, 16, 1;
L_000002a4927a2d30 .part L_000002a4927a0a30, 17, 1;
L_000002a4927a4810 .part L_000002a4927a0a30, 18, 1;
L_000002a4927a2dd0 .part L_000002a4927a0a30, 19, 1;
L_000002a4927a2ab0 .part L_000002a4927a0a30, 20, 1;
L_000002a4927a4d10 .part L_000002a4927a0a30, 21, 1;
L_000002a4927a2b50 .part L_000002a4927a0a30, 22, 1;
L_000002a4927a41d0 .part L_000002a4927a0a30, 23, 1;
L_000002a4927a44f0 .part L_000002a4927a0a30, 24, 1;
L_000002a4927a39b0 .part L_000002a4927a0a30, 25, 1;
L_000002a4927a2830 .part L_000002a4927a0a30, 26, 1;
L_000002a4927a3b90 .part L_000002a4927a0a30, 27, 1;
L_000002a4927a4450 .part L_000002a4927a0a30, 28, 1;
L_000002a4927a48b0 .part L_000002a4927a0a30, 29, 1;
L_000002a4927a4950 .part L_000002a4927a0a30, 30, 1;
L_000002a4927a2970 .part L_000002a4927a0a30, 31, 1;
S_000002a4924c3300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002a492479ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002a492678ec0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002a49274d0a0 .functor NOT 1, L_000002a492730660, C4<0>, C4<0>, C4<0>;
v000002a4926f6e00_0 .net "A", 31 0, v000002a492704770_0;  alias, 1 drivers
v000002a4926f6360_0 .net "ALUOP", 3 0, v000002a4926f8700_0;  alias, 1 drivers
v000002a4926f8660_0 .net "B", 31 0, v000002a492705030_0;  alias, 1 drivers
v000002a4926f7120_0 .var "CF", 0 0;
v000002a4926f79e0_0 .net "ZF", 0 0, L_000002a49274d0a0;  alias, 1 drivers
v000002a4926f87a0_0 .net *"_ivl_1", 0 0, L_000002a492730660;  1 drivers
v000002a4926f7a80_0 .var "res", 31 0;
E_000002a492678d80 .event anyedge, v000002a4926f6360_0, v000002a4926f76c0_0, v000002a4926f62c0_0, v000002a4926f7120_0;
L_000002a492730660 .reduce/or v000002a4926f7a80_0;
S_000002a4924bc8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002a492479ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002a4926ace30 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a4926ace68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a4926acea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a4926aced8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a4926acf10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a4926acf48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a4926acf80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a4926acfb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a4926acff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a4926ad028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a4926ad060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a4926ad098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a4926ad0d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a4926ad108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a4926ad140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a4926ad178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a4926ad1b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a4926ad1e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a4926ad220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a4926ad258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a4926ad290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a4926ad2c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a4926ad300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a4926ad338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a4926ad370 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a4926f8700_0 .var "ALU_OP", 3 0;
v000002a4926f6400_0 .net "opcode", 11 0, v000002a4927050d0_0;  alias, 1 drivers
E_000002a492679600 .event anyedge, v000002a4925ff130_0;
S_000002a4924bca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002a492702470_0 .net "EX1_forward_to_B", 31 0, v000002a492702330_0;  alias, 1 drivers
v000002a492702510_0 .net "EX_PFC", 31 0, v000002a492703c30_0;  alias, 1 drivers
v000002a4927032d0_0 .net "EX_PFC_to_IF", 31 0, L_000002a492730160;  alias, 1 drivers
v000002a492701ed0_0 .net "alu_selA", 1 0, L_000002a492733fe0;  alias, 1 drivers
v000002a492702010_0 .net "alu_selB", 1 0, L_000002a4927348a0;  alias, 1 drivers
v000002a492702790_0 .net "ex_haz", 31 0, v000002a4926f2d50_0;  alias, 1 drivers
v000002a492701b10_0 .net "id_haz", 31 0, L_000002a49272fb20;  alias, 1 drivers
v000002a4927020b0_0 .net "is_jr", 0 0, v000002a492701cf0_0;  alias, 1 drivers
v000002a4927037d0_0 .net "mem_haz", 31 0, L_000002a4927b9c20;  alias, 1 drivers
v000002a492701f70_0 .net "oper1", 31 0, L_000002a492737320;  alias, 1 drivers
v000002a492701a70_0 .net "oper2", 31 0, L_000002a49274cfc0;  alias, 1 drivers
v000002a4927035f0_0 .net "pc", 31 0, v000002a492702150_0;  alias, 1 drivers
v000002a492701bb0_0 .net "rs1", 31 0, v000002a492702e70_0;  alias, 1 drivers
v000002a492701890_0 .net "rs2_in", 31 0, v000002a492702650_0;  alias, 1 drivers
v000002a492702f10_0 .net "rs2_out", 31 0, L_000002a49274cc40;  alias, 1 drivers
v000002a492701d90_0 .net "store_rs2_forward", 1 0, L_000002a492734ee0;  alias, 1 drivers
L_000002a492730160 .functor MUXZ 32, v000002a492703c30_0, L_000002a492737320, v000002a492701cf0_0, C4<>;
S_000002a492478230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002a4924bca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002a492678a40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002a492736520 .functor NOT 1, L_000002a492730520, C4<0>, C4<0>, C4<0>;
L_000002a4927369f0 .functor NOT 1, L_000002a492731ec0, C4<0>, C4<0>, C4<0>;
L_000002a492735b80 .functor NOT 1, L_000002a4927312e0, C4<0>, C4<0>, C4<0>;
L_000002a492735800 .functor NOT 1, L_000002a49272ff80, C4<0>, C4<0>, C4<0>;
L_000002a4927359c0 .functor AND 32, L_000002a4927356b0, v000002a492702e70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a492735c60 .functor AND 32, L_000002a492735720, L_000002a4927b9c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a492735d40 .functor OR 32, L_000002a4927359c0, L_000002a492735c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a492735db0 .functor AND 32, L_000002a492735790, v000002a4926f2d50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a4927372b0 .functor OR 32, L_000002a492735d40, L_000002a492735db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a492737080 .functor AND 32, L_000002a492735a30, L_000002a49272fb20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a492737320 .functor OR 32, L_000002a4927372b0, L_000002a492737080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a4926f8a20_0 .net *"_ivl_1", 0 0, L_000002a492730520;  1 drivers
v000002a4926f8ca0_0 .net *"_ivl_13", 0 0, L_000002a4927312e0;  1 drivers
v000002a4926f8fc0_0 .net *"_ivl_14", 0 0, L_000002a492735b80;  1 drivers
v000002a4926f9060_0 .net *"_ivl_19", 0 0, L_000002a49272fa80;  1 drivers
v000002a4926f8ac0_0 .net *"_ivl_2", 0 0, L_000002a492736520;  1 drivers
v000002a4926fe2f0_0 .net *"_ivl_23", 0 0, L_000002a4927314c0;  1 drivers
v000002a4926fe1b0_0 .net *"_ivl_27", 0 0, L_000002a49272ff80;  1 drivers
v000002a4926ff510_0 .net *"_ivl_28", 0 0, L_000002a492735800;  1 drivers
v000002a4926fe4d0_0 .net *"_ivl_33", 0 0, L_000002a492731600;  1 drivers
v000002a4926ff650_0 .net *"_ivl_37", 0 0, L_000002a4927308e0;  1 drivers
v000002a4926ff290_0 .net *"_ivl_40", 31 0, L_000002a4927359c0;  1 drivers
v000002a4926ff6f0_0 .net *"_ivl_42", 31 0, L_000002a492735c60;  1 drivers
v000002a4926fe070_0 .net *"_ivl_44", 31 0, L_000002a492735d40;  1 drivers
v000002a4926ff3d0_0 .net *"_ivl_46", 31 0, L_000002a492735db0;  1 drivers
v000002a4926fe570_0 .net *"_ivl_48", 31 0, L_000002a4927372b0;  1 drivers
v000002a4926fed90_0 .net *"_ivl_50", 31 0, L_000002a492737080;  1 drivers
v000002a4926fef70_0 .net *"_ivl_7", 0 0, L_000002a492731ec0;  1 drivers
v000002a4926fec50_0 .net *"_ivl_8", 0 0, L_000002a4927369f0;  1 drivers
v000002a4926fe890_0 .net "ina", 31 0, v000002a492702e70_0;  alias, 1 drivers
v000002a4926fe610_0 .net "inb", 31 0, L_000002a4927b9c20;  alias, 1 drivers
v000002a4926fe390_0 .net "inc", 31 0, v000002a4926f2d50_0;  alias, 1 drivers
v000002a4926fe930_0 .net "ind", 31 0, L_000002a49272fb20;  alias, 1 drivers
v000002a4926ff5b0_0 .net "out", 31 0, L_000002a492737320;  alias, 1 drivers
v000002a4926fe110_0 .net "s0", 31 0, L_000002a4927356b0;  1 drivers
v000002a4926fe250_0 .net "s1", 31 0, L_000002a492735720;  1 drivers
v000002a4926fe430_0 .net "s2", 31 0, L_000002a492735790;  1 drivers
v000002a4926fe6b0_0 .net "s3", 31 0, L_000002a492735a30;  1 drivers
v000002a4926ff330_0 .net "sel", 1 0, L_000002a492733fe0;  alias, 1 drivers
L_000002a492730520 .part L_000002a492733fe0, 1, 1;
LS_000002a4927317e0_0_0 .concat [ 1 1 1 1], L_000002a492736520, L_000002a492736520, L_000002a492736520, L_000002a492736520;
LS_000002a4927317e0_0_4 .concat [ 1 1 1 1], L_000002a492736520, L_000002a492736520, L_000002a492736520, L_000002a492736520;
LS_000002a4927317e0_0_8 .concat [ 1 1 1 1], L_000002a492736520, L_000002a492736520, L_000002a492736520, L_000002a492736520;
LS_000002a4927317e0_0_12 .concat [ 1 1 1 1], L_000002a492736520, L_000002a492736520, L_000002a492736520, L_000002a492736520;
LS_000002a4927317e0_0_16 .concat [ 1 1 1 1], L_000002a492736520, L_000002a492736520, L_000002a492736520, L_000002a492736520;
LS_000002a4927317e0_0_20 .concat [ 1 1 1 1], L_000002a492736520, L_000002a492736520, L_000002a492736520, L_000002a492736520;
LS_000002a4927317e0_0_24 .concat [ 1 1 1 1], L_000002a492736520, L_000002a492736520, L_000002a492736520, L_000002a492736520;
LS_000002a4927317e0_0_28 .concat [ 1 1 1 1], L_000002a492736520, L_000002a492736520, L_000002a492736520, L_000002a492736520;
LS_000002a4927317e0_1_0 .concat [ 4 4 4 4], LS_000002a4927317e0_0_0, LS_000002a4927317e0_0_4, LS_000002a4927317e0_0_8, LS_000002a4927317e0_0_12;
LS_000002a4927317e0_1_4 .concat [ 4 4 4 4], LS_000002a4927317e0_0_16, LS_000002a4927317e0_0_20, LS_000002a4927317e0_0_24, LS_000002a4927317e0_0_28;
L_000002a4927317e0 .concat [ 16 16 0 0], LS_000002a4927317e0_1_0, LS_000002a4927317e0_1_4;
L_000002a492731ec0 .part L_000002a492733fe0, 0, 1;
LS_000002a492731740_0_0 .concat [ 1 1 1 1], L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0;
LS_000002a492731740_0_4 .concat [ 1 1 1 1], L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0;
LS_000002a492731740_0_8 .concat [ 1 1 1 1], L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0;
LS_000002a492731740_0_12 .concat [ 1 1 1 1], L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0;
LS_000002a492731740_0_16 .concat [ 1 1 1 1], L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0;
LS_000002a492731740_0_20 .concat [ 1 1 1 1], L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0;
LS_000002a492731740_0_24 .concat [ 1 1 1 1], L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0;
LS_000002a492731740_0_28 .concat [ 1 1 1 1], L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0, L_000002a4927369f0;
LS_000002a492731740_1_0 .concat [ 4 4 4 4], LS_000002a492731740_0_0, LS_000002a492731740_0_4, LS_000002a492731740_0_8, LS_000002a492731740_0_12;
LS_000002a492731740_1_4 .concat [ 4 4 4 4], LS_000002a492731740_0_16, LS_000002a492731740_0_20, LS_000002a492731740_0_24, LS_000002a492731740_0_28;
L_000002a492731740 .concat [ 16 16 0 0], LS_000002a492731740_1_0, LS_000002a492731740_1_4;
L_000002a4927312e0 .part L_000002a492733fe0, 1, 1;
LS_000002a4927302a0_0_0 .concat [ 1 1 1 1], L_000002a492735b80, L_000002a492735b80, L_000002a492735b80, L_000002a492735b80;
LS_000002a4927302a0_0_4 .concat [ 1 1 1 1], L_000002a492735b80, L_000002a492735b80, L_000002a492735b80, L_000002a492735b80;
LS_000002a4927302a0_0_8 .concat [ 1 1 1 1], L_000002a492735b80, L_000002a492735b80, L_000002a492735b80, L_000002a492735b80;
LS_000002a4927302a0_0_12 .concat [ 1 1 1 1], L_000002a492735b80, L_000002a492735b80, L_000002a492735b80, L_000002a492735b80;
LS_000002a4927302a0_0_16 .concat [ 1 1 1 1], L_000002a492735b80, L_000002a492735b80, L_000002a492735b80, L_000002a492735b80;
LS_000002a4927302a0_0_20 .concat [ 1 1 1 1], L_000002a492735b80, L_000002a492735b80, L_000002a492735b80, L_000002a492735b80;
LS_000002a4927302a0_0_24 .concat [ 1 1 1 1], L_000002a492735b80, L_000002a492735b80, L_000002a492735b80, L_000002a492735b80;
LS_000002a4927302a0_0_28 .concat [ 1 1 1 1], L_000002a492735b80, L_000002a492735b80, L_000002a492735b80, L_000002a492735b80;
LS_000002a4927302a0_1_0 .concat [ 4 4 4 4], LS_000002a4927302a0_0_0, LS_000002a4927302a0_0_4, LS_000002a4927302a0_0_8, LS_000002a4927302a0_0_12;
LS_000002a4927302a0_1_4 .concat [ 4 4 4 4], LS_000002a4927302a0_0_16, LS_000002a4927302a0_0_20, LS_000002a4927302a0_0_24, LS_000002a4927302a0_0_28;
L_000002a4927302a0 .concat [ 16 16 0 0], LS_000002a4927302a0_1_0, LS_000002a4927302a0_1_4;
L_000002a49272fa80 .part L_000002a492733fe0, 0, 1;
LS_000002a492731880_0_0 .concat [ 1 1 1 1], L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80;
LS_000002a492731880_0_4 .concat [ 1 1 1 1], L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80;
LS_000002a492731880_0_8 .concat [ 1 1 1 1], L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80;
LS_000002a492731880_0_12 .concat [ 1 1 1 1], L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80;
LS_000002a492731880_0_16 .concat [ 1 1 1 1], L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80;
LS_000002a492731880_0_20 .concat [ 1 1 1 1], L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80;
LS_000002a492731880_0_24 .concat [ 1 1 1 1], L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80;
LS_000002a492731880_0_28 .concat [ 1 1 1 1], L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80, L_000002a49272fa80;
LS_000002a492731880_1_0 .concat [ 4 4 4 4], LS_000002a492731880_0_0, LS_000002a492731880_0_4, LS_000002a492731880_0_8, LS_000002a492731880_0_12;
LS_000002a492731880_1_4 .concat [ 4 4 4 4], LS_000002a492731880_0_16, LS_000002a492731880_0_20, LS_000002a492731880_0_24, LS_000002a492731880_0_28;
L_000002a492731880 .concat [ 16 16 0 0], LS_000002a492731880_1_0, LS_000002a492731880_1_4;
L_000002a4927314c0 .part L_000002a492733fe0, 1, 1;
LS_000002a49272fbc0_0_0 .concat [ 1 1 1 1], L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0;
LS_000002a49272fbc0_0_4 .concat [ 1 1 1 1], L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0;
LS_000002a49272fbc0_0_8 .concat [ 1 1 1 1], L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0;
LS_000002a49272fbc0_0_12 .concat [ 1 1 1 1], L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0;
LS_000002a49272fbc0_0_16 .concat [ 1 1 1 1], L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0;
LS_000002a49272fbc0_0_20 .concat [ 1 1 1 1], L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0;
LS_000002a49272fbc0_0_24 .concat [ 1 1 1 1], L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0;
LS_000002a49272fbc0_0_28 .concat [ 1 1 1 1], L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0, L_000002a4927314c0;
LS_000002a49272fbc0_1_0 .concat [ 4 4 4 4], LS_000002a49272fbc0_0_0, LS_000002a49272fbc0_0_4, LS_000002a49272fbc0_0_8, LS_000002a49272fbc0_0_12;
LS_000002a49272fbc0_1_4 .concat [ 4 4 4 4], LS_000002a49272fbc0_0_16, LS_000002a49272fbc0_0_20, LS_000002a49272fbc0_0_24, LS_000002a49272fbc0_0_28;
L_000002a49272fbc0 .concat [ 16 16 0 0], LS_000002a49272fbc0_1_0, LS_000002a49272fbc0_1_4;
L_000002a49272ff80 .part L_000002a492733fe0, 0, 1;
LS_000002a49272fe40_0_0 .concat [ 1 1 1 1], L_000002a492735800, L_000002a492735800, L_000002a492735800, L_000002a492735800;
LS_000002a49272fe40_0_4 .concat [ 1 1 1 1], L_000002a492735800, L_000002a492735800, L_000002a492735800, L_000002a492735800;
LS_000002a49272fe40_0_8 .concat [ 1 1 1 1], L_000002a492735800, L_000002a492735800, L_000002a492735800, L_000002a492735800;
LS_000002a49272fe40_0_12 .concat [ 1 1 1 1], L_000002a492735800, L_000002a492735800, L_000002a492735800, L_000002a492735800;
LS_000002a49272fe40_0_16 .concat [ 1 1 1 1], L_000002a492735800, L_000002a492735800, L_000002a492735800, L_000002a492735800;
LS_000002a49272fe40_0_20 .concat [ 1 1 1 1], L_000002a492735800, L_000002a492735800, L_000002a492735800, L_000002a492735800;
LS_000002a49272fe40_0_24 .concat [ 1 1 1 1], L_000002a492735800, L_000002a492735800, L_000002a492735800, L_000002a492735800;
LS_000002a49272fe40_0_28 .concat [ 1 1 1 1], L_000002a492735800, L_000002a492735800, L_000002a492735800, L_000002a492735800;
LS_000002a49272fe40_1_0 .concat [ 4 4 4 4], LS_000002a49272fe40_0_0, LS_000002a49272fe40_0_4, LS_000002a49272fe40_0_8, LS_000002a49272fe40_0_12;
LS_000002a49272fe40_1_4 .concat [ 4 4 4 4], LS_000002a49272fe40_0_16, LS_000002a49272fe40_0_20, LS_000002a49272fe40_0_24, LS_000002a49272fe40_0_28;
L_000002a49272fe40 .concat [ 16 16 0 0], LS_000002a49272fe40_1_0, LS_000002a49272fe40_1_4;
L_000002a492731600 .part L_000002a492733fe0, 1, 1;
LS_000002a492730980_0_0 .concat [ 1 1 1 1], L_000002a492731600, L_000002a492731600, L_000002a492731600, L_000002a492731600;
LS_000002a492730980_0_4 .concat [ 1 1 1 1], L_000002a492731600, L_000002a492731600, L_000002a492731600, L_000002a492731600;
LS_000002a492730980_0_8 .concat [ 1 1 1 1], L_000002a492731600, L_000002a492731600, L_000002a492731600, L_000002a492731600;
LS_000002a492730980_0_12 .concat [ 1 1 1 1], L_000002a492731600, L_000002a492731600, L_000002a492731600, L_000002a492731600;
LS_000002a492730980_0_16 .concat [ 1 1 1 1], L_000002a492731600, L_000002a492731600, L_000002a492731600, L_000002a492731600;
LS_000002a492730980_0_20 .concat [ 1 1 1 1], L_000002a492731600, L_000002a492731600, L_000002a492731600, L_000002a492731600;
LS_000002a492730980_0_24 .concat [ 1 1 1 1], L_000002a492731600, L_000002a492731600, L_000002a492731600, L_000002a492731600;
LS_000002a492730980_0_28 .concat [ 1 1 1 1], L_000002a492731600, L_000002a492731600, L_000002a492731600, L_000002a492731600;
LS_000002a492730980_1_0 .concat [ 4 4 4 4], LS_000002a492730980_0_0, LS_000002a492730980_0_4, LS_000002a492730980_0_8, LS_000002a492730980_0_12;
LS_000002a492730980_1_4 .concat [ 4 4 4 4], LS_000002a492730980_0_16, LS_000002a492730980_0_20, LS_000002a492730980_0_24, LS_000002a492730980_0_28;
L_000002a492730980 .concat [ 16 16 0 0], LS_000002a492730980_1_0, LS_000002a492730980_1_4;
L_000002a4927308e0 .part L_000002a492733fe0, 0, 1;
LS_000002a492731ba0_0_0 .concat [ 1 1 1 1], L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0;
LS_000002a492731ba0_0_4 .concat [ 1 1 1 1], L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0;
LS_000002a492731ba0_0_8 .concat [ 1 1 1 1], L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0;
LS_000002a492731ba0_0_12 .concat [ 1 1 1 1], L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0;
LS_000002a492731ba0_0_16 .concat [ 1 1 1 1], L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0;
LS_000002a492731ba0_0_20 .concat [ 1 1 1 1], L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0;
LS_000002a492731ba0_0_24 .concat [ 1 1 1 1], L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0;
LS_000002a492731ba0_0_28 .concat [ 1 1 1 1], L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0, L_000002a4927308e0;
LS_000002a492731ba0_1_0 .concat [ 4 4 4 4], LS_000002a492731ba0_0_0, LS_000002a492731ba0_0_4, LS_000002a492731ba0_0_8, LS_000002a492731ba0_0_12;
LS_000002a492731ba0_1_4 .concat [ 4 4 4 4], LS_000002a492731ba0_0_16, LS_000002a492731ba0_0_20, LS_000002a492731ba0_0_24, LS_000002a492731ba0_0_28;
L_000002a492731ba0 .concat [ 16 16 0 0], LS_000002a492731ba0_1_0, LS_000002a492731ba0_1_4;
S_000002a4924783c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002a492478230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a4927356b0 .functor AND 32, L_000002a4927317e0, L_000002a492731740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926f8840_0 .net "in1", 31 0, L_000002a4927317e0;  1 drivers
v000002a4926f9100_0 .net "in2", 31 0, L_000002a492731740;  1 drivers
v000002a4926f8d40_0 .net "out", 31 0, L_000002a4927356b0;  alias, 1 drivers
S_000002a4924b1570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002a492478230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a492735720 .functor AND 32, L_000002a4927302a0, L_000002a492731880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926f9420_0 .net "in1", 31 0, L_000002a4927302a0;  1 drivers
v000002a4926f8e80_0 .net "in2", 31 0, L_000002a492731880;  1 drivers
v000002a4926f8b60_0 .net "out", 31 0, L_000002a492735720;  alias, 1 drivers
S_000002a4924b1700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002a492478230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a492735790 .functor AND 32, L_000002a49272fbc0, L_000002a49272fe40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926f9b00_0 .net "in1", 31 0, L_000002a49272fbc0;  1 drivers
v000002a4926f96a0_0 .net "in2", 31 0, L_000002a49272fe40;  1 drivers
v000002a4926f9740_0 .net "out", 31 0, L_000002a492735790;  alias, 1 drivers
S_000002a4926fa9e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002a492478230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a492735a30 .functor AND 32, L_000002a492730980, L_000002a492731ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926f9d80_0 .net "in1", 31 0, L_000002a492730980;  1 drivers
v000002a4926f88e0_0 .net "in2", 31 0, L_000002a492731ba0;  1 drivers
v000002a4926f8980_0 .net "out", 31 0, L_000002a492735a30;  alias, 1 drivers
S_000002a4926fb4d0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002a4924bca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002a492679100 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002a492737160 .functor NOT 1, L_000002a492731560, C4<0>, C4<0>, C4<0>;
L_000002a492737010 .functor NOT 1, L_000002a492730fc0, C4<0>, C4<0>, C4<0>;
L_000002a4927371d0 .functor NOT 1, L_000002a4927307a0, C4<0>, C4<0>, C4<0>;
L_000002a49274d5e0 .functor NOT 1, L_000002a4927316a0, C4<0>, C4<0>, C4<0>;
L_000002a49274d2d0 .functor AND 32, L_000002a4927370f0, v000002a492702330_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a49274d340 .functor AND 32, L_000002a492737240, L_000002a4927b9c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a49274d3b0 .functor OR 32, L_000002a49274d2d0, L_000002a49274d340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a49274d490 .functor AND 32, L_000002a492671b50, v000002a4926f2d50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a49274d420 .functor OR 32, L_000002a49274d3b0, L_000002a49274d490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a49274d500 .functor AND 32, L_000002a49274d570, L_000002a49272fb20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a49274cfc0 .functor OR 32, L_000002a49274d420, L_000002a49274d500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a4926ff150_0 .net *"_ivl_1", 0 0, L_000002a492731560;  1 drivers
v000002a4926ff1f0_0 .net *"_ivl_13", 0 0, L_000002a4927307a0;  1 drivers
v000002a4926fd710_0 .net *"_ivl_14", 0 0, L_000002a4927371d0;  1 drivers
v000002a4926fbb90_0 .net *"_ivl_19", 0 0, L_000002a4927311a0;  1 drivers
v000002a4926fbaf0_0 .net *"_ivl_2", 0 0, L_000002a492737160;  1 drivers
v000002a4926fd490_0 .net *"_ivl_23", 0 0, L_000002a492731920;  1 drivers
v000002a4926fc310_0 .net *"_ivl_27", 0 0, L_000002a4927316a0;  1 drivers
v000002a4926fd8f0_0 .net *"_ivl_28", 0 0, L_000002a49274d5e0;  1 drivers
v000002a4926fdb70_0 .net *"_ivl_33", 0 0, L_000002a492730020;  1 drivers
v000002a4926fc630_0 .net *"_ivl_37", 0 0, L_000002a492731d80;  1 drivers
v000002a4926fd210_0 .net *"_ivl_40", 31 0, L_000002a49274d2d0;  1 drivers
v000002a4926fd5d0_0 .net *"_ivl_42", 31 0, L_000002a49274d340;  1 drivers
v000002a4926fd350_0 .net *"_ivl_44", 31 0, L_000002a49274d3b0;  1 drivers
v000002a4926fcc70_0 .net *"_ivl_46", 31 0, L_000002a49274d490;  1 drivers
v000002a4926fbeb0_0 .net *"_ivl_48", 31 0, L_000002a49274d420;  1 drivers
v000002a4926fd990_0 .net *"_ivl_50", 31 0, L_000002a49274d500;  1 drivers
v000002a4926fcd10_0 .net *"_ivl_7", 0 0, L_000002a492730fc0;  1 drivers
v000002a4926fdd50_0 .net *"_ivl_8", 0 0, L_000002a492737010;  1 drivers
v000002a4926fcdb0_0 .net "ina", 31 0, v000002a492702330_0;  alias, 1 drivers
v000002a4926fbd70_0 .net "inb", 31 0, L_000002a4927b9c20;  alias, 1 drivers
v000002a4926fce50_0 .net "inc", 31 0, v000002a4926f2d50_0;  alias, 1 drivers
v000002a4926fc090_0 .net "ind", 31 0, L_000002a49272fb20;  alias, 1 drivers
v000002a4926fda30_0 .net "out", 31 0, L_000002a49274cfc0;  alias, 1 drivers
v000002a4926fd670_0 .net "s0", 31 0, L_000002a4927370f0;  1 drivers
v000002a4926fd7b0_0 .net "s1", 31 0, L_000002a492737240;  1 drivers
v000002a4926fc9f0_0 .net "s2", 31 0, L_000002a492671b50;  1 drivers
v000002a4926fd850_0 .net "s3", 31 0, L_000002a49274d570;  1 drivers
v000002a4926fdad0_0 .net "sel", 1 0, L_000002a4927348a0;  alias, 1 drivers
L_000002a492731560 .part L_000002a4927348a0, 1, 1;
LS_000002a492730d40_0_0 .concat [ 1 1 1 1], L_000002a492737160, L_000002a492737160, L_000002a492737160, L_000002a492737160;
LS_000002a492730d40_0_4 .concat [ 1 1 1 1], L_000002a492737160, L_000002a492737160, L_000002a492737160, L_000002a492737160;
LS_000002a492730d40_0_8 .concat [ 1 1 1 1], L_000002a492737160, L_000002a492737160, L_000002a492737160, L_000002a492737160;
LS_000002a492730d40_0_12 .concat [ 1 1 1 1], L_000002a492737160, L_000002a492737160, L_000002a492737160, L_000002a492737160;
LS_000002a492730d40_0_16 .concat [ 1 1 1 1], L_000002a492737160, L_000002a492737160, L_000002a492737160, L_000002a492737160;
LS_000002a492730d40_0_20 .concat [ 1 1 1 1], L_000002a492737160, L_000002a492737160, L_000002a492737160, L_000002a492737160;
LS_000002a492730d40_0_24 .concat [ 1 1 1 1], L_000002a492737160, L_000002a492737160, L_000002a492737160, L_000002a492737160;
LS_000002a492730d40_0_28 .concat [ 1 1 1 1], L_000002a492737160, L_000002a492737160, L_000002a492737160, L_000002a492737160;
LS_000002a492730d40_1_0 .concat [ 4 4 4 4], LS_000002a492730d40_0_0, LS_000002a492730d40_0_4, LS_000002a492730d40_0_8, LS_000002a492730d40_0_12;
LS_000002a492730d40_1_4 .concat [ 4 4 4 4], LS_000002a492730d40_0_16, LS_000002a492730d40_0_20, LS_000002a492730d40_0_24, LS_000002a492730d40_0_28;
L_000002a492730d40 .concat [ 16 16 0 0], LS_000002a492730d40_1_0, LS_000002a492730d40_1_4;
L_000002a492730fc0 .part L_000002a4927348a0, 0, 1;
LS_000002a4927303e0_0_0 .concat [ 1 1 1 1], L_000002a492737010, L_000002a492737010, L_000002a492737010, L_000002a492737010;
LS_000002a4927303e0_0_4 .concat [ 1 1 1 1], L_000002a492737010, L_000002a492737010, L_000002a492737010, L_000002a492737010;
LS_000002a4927303e0_0_8 .concat [ 1 1 1 1], L_000002a492737010, L_000002a492737010, L_000002a492737010, L_000002a492737010;
LS_000002a4927303e0_0_12 .concat [ 1 1 1 1], L_000002a492737010, L_000002a492737010, L_000002a492737010, L_000002a492737010;
LS_000002a4927303e0_0_16 .concat [ 1 1 1 1], L_000002a492737010, L_000002a492737010, L_000002a492737010, L_000002a492737010;
LS_000002a4927303e0_0_20 .concat [ 1 1 1 1], L_000002a492737010, L_000002a492737010, L_000002a492737010, L_000002a492737010;
LS_000002a4927303e0_0_24 .concat [ 1 1 1 1], L_000002a492737010, L_000002a492737010, L_000002a492737010, L_000002a492737010;
LS_000002a4927303e0_0_28 .concat [ 1 1 1 1], L_000002a492737010, L_000002a492737010, L_000002a492737010, L_000002a492737010;
LS_000002a4927303e0_1_0 .concat [ 4 4 4 4], LS_000002a4927303e0_0_0, LS_000002a4927303e0_0_4, LS_000002a4927303e0_0_8, LS_000002a4927303e0_0_12;
LS_000002a4927303e0_1_4 .concat [ 4 4 4 4], LS_000002a4927303e0_0_16, LS_000002a4927303e0_0_20, LS_000002a4927303e0_0_24, LS_000002a4927303e0_0_28;
L_000002a4927303e0 .concat [ 16 16 0 0], LS_000002a4927303e0_1_0, LS_000002a4927303e0_1_4;
L_000002a4927307a0 .part L_000002a4927348a0, 1, 1;
LS_000002a4927305c0_0_0 .concat [ 1 1 1 1], L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0;
LS_000002a4927305c0_0_4 .concat [ 1 1 1 1], L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0;
LS_000002a4927305c0_0_8 .concat [ 1 1 1 1], L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0;
LS_000002a4927305c0_0_12 .concat [ 1 1 1 1], L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0;
LS_000002a4927305c0_0_16 .concat [ 1 1 1 1], L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0;
LS_000002a4927305c0_0_20 .concat [ 1 1 1 1], L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0;
LS_000002a4927305c0_0_24 .concat [ 1 1 1 1], L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0;
LS_000002a4927305c0_0_28 .concat [ 1 1 1 1], L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0, L_000002a4927371d0;
LS_000002a4927305c0_1_0 .concat [ 4 4 4 4], LS_000002a4927305c0_0_0, LS_000002a4927305c0_0_4, LS_000002a4927305c0_0_8, LS_000002a4927305c0_0_12;
LS_000002a4927305c0_1_4 .concat [ 4 4 4 4], LS_000002a4927305c0_0_16, LS_000002a4927305c0_0_20, LS_000002a4927305c0_0_24, LS_000002a4927305c0_0_28;
L_000002a4927305c0 .concat [ 16 16 0 0], LS_000002a4927305c0_1_0, LS_000002a4927305c0_1_4;
L_000002a4927311a0 .part L_000002a4927348a0, 0, 1;
LS_000002a492731e20_0_0 .concat [ 1 1 1 1], L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0;
LS_000002a492731e20_0_4 .concat [ 1 1 1 1], L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0;
LS_000002a492731e20_0_8 .concat [ 1 1 1 1], L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0;
LS_000002a492731e20_0_12 .concat [ 1 1 1 1], L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0;
LS_000002a492731e20_0_16 .concat [ 1 1 1 1], L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0;
LS_000002a492731e20_0_20 .concat [ 1 1 1 1], L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0;
LS_000002a492731e20_0_24 .concat [ 1 1 1 1], L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0;
LS_000002a492731e20_0_28 .concat [ 1 1 1 1], L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0, L_000002a4927311a0;
LS_000002a492731e20_1_0 .concat [ 4 4 4 4], LS_000002a492731e20_0_0, LS_000002a492731e20_0_4, LS_000002a492731e20_0_8, LS_000002a492731e20_0_12;
LS_000002a492731e20_1_4 .concat [ 4 4 4 4], LS_000002a492731e20_0_16, LS_000002a492731e20_0_20, LS_000002a492731e20_0_24, LS_000002a492731e20_0_28;
L_000002a492731e20 .concat [ 16 16 0 0], LS_000002a492731e20_1_0, LS_000002a492731e20_1_4;
L_000002a492731920 .part L_000002a4927348a0, 1, 1;
LS_000002a492730a20_0_0 .concat [ 1 1 1 1], L_000002a492731920, L_000002a492731920, L_000002a492731920, L_000002a492731920;
LS_000002a492730a20_0_4 .concat [ 1 1 1 1], L_000002a492731920, L_000002a492731920, L_000002a492731920, L_000002a492731920;
LS_000002a492730a20_0_8 .concat [ 1 1 1 1], L_000002a492731920, L_000002a492731920, L_000002a492731920, L_000002a492731920;
LS_000002a492730a20_0_12 .concat [ 1 1 1 1], L_000002a492731920, L_000002a492731920, L_000002a492731920, L_000002a492731920;
LS_000002a492730a20_0_16 .concat [ 1 1 1 1], L_000002a492731920, L_000002a492731920, L_000002a492731920, L_000002a492731920;
LS_000002a492730a20_0_20 .concat [ 1 1 1 1], L_000002a492731920, L_000002a492731920, L_000002a492731920, L_000002a492731920;
LS_000002a492730a20_0_24 .concat [ 1 1 1 1], L_000002a492731920, L_000002a492731920, L_000002a492731920, L_000002a492731920;
LS_000002a492730a20_0_28 .concat [ 1 1 1 1], L_000002a492731920, L_000002a492731920, L_000002a492731920, L_000002a492731920;
LS_000002a492730a20_1_0 .concat [ 4 4 4 4], LS_000002a492730a20_0_0, LS_000002a492730a20_0_4, LS_000002a492730a20_0_8, LS_000002a492730a20_0_12;
LS_000002a492730a20_1_4 .concat [ 4 4 4 4], LS_000002a492730a20_0_16, LS_000002a492730a20_0_20, LS_000002a492730a20_0_24, LS_000002a492730a20_0_28;
L_000002a492730a20 .concat [ 16 16 0 0], LS_000002a492730a20_1_0, LS_000002a492730a20_1_4;
L_000002a4927316a0 .part L_000002a4927348a0, 0, 1;
LS_000002a492731f60_0_0 .concat [ 1 1 1 1], L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0;
LS_000002a492731f60_0_4 .concat [ 1 1 1 1], L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0;
LS_000002a492731f60_0_8 .concat [ 1 1 1 1], L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0;
LS_000002a492731f60_0_12 .concat [ 1 1 1 1], L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0;
LS_000002a492731f60_0_16 .concat [ 1 1 1 1], L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0;
LS_000002a492731f60_0_20 .concat [ 1 1 1 1], L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0;
LS_000002a492731f60_0_24 .concat [ 1 1 1 1], L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0;
LS_000002a492731f60_0_28 .concat [ 1 1 1 1], L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0, L_000002a49274d5e0;
LS_000002a492731f60_1_0 .concat [ 4 4 4 4], LS_000002a492731f60_0_0, LS_000002a492731f60_0_4, LS_000002a492731f60_0_8, LS_000002a492731f60_0_12;
LS_000002a492731f60_1_4 .concat [ 4 4 4 4], LS_000002a492731f60_0_16, LS_000002a492731f60_0_20, LS_000002a492731f60_0_24, LS_000002a492731f60_0_28;
L_000002a492731f60 .concat [ 16 16 0 0], LS_000002a492731f60_1_0, LS_000002a492731f60_1_4;
L_000002a492730020 .part L_000002a4927348a0, 1, 1;
LS_000002a49272fda0_0_0 .concat [ 1 1 1 1], L_000002a492730020, L_000002a492730020, L_000002a492730020, L_000002a492730020;
LS_000002a49272fda0_0_4 .concat [ 1 1 1 1], L_000002a492730020, L_000002a492730020, L_000002a492730020, L_000002a492730020;
LS_000002a49272fda0_0_8 .concat [ 1 1 1 1], L_000002a492730020, L_000002a492730020, L_000002a492730020, L_000002a492730020;
LS_000002a49272fda0_0_12 .concat [ 1 1 1 1], L_000002a492730020, L_000002a492730020, L_000002a492730020, L_000002a492730020;
LS_000002a49272fda0_0_16 .concat [ 1 1 1 1], L_000002a492730020, L_000002a492730020, L_000002a492730020, L_000002a492730020;
LS_000002a49272fda0_0_20 .concat [ 1 1 1 1], L_000002a492730020, L_000002a492730020, L_000002a492730020, L_000002a492730020;
LS_000002a49272fda0_0_24 .concat [ 1 1 1 1], L_000002a492730020, L_000002a492730020, L_000002a492730020, L_000002a492730020;
LS_000002a49272fda0_0_28 .concat [ 1 1 1 1], L_000002a492730020, L_000002a492730020, L_000002a492730020, L_000002a492730020;
LS_000002a49272fda0_1_0 .concat [ 4 4 4 4], LS_000002a49272fda0_0_0, LS_000002a49272fda0_0_4, LS_000002a49272fda0_0_8, LS_000002a49272fda0_0_12;
LS_000002a49272fda0_1_4 .concat [ 4 4 4 4], LS_000002a49272fda0_0_16, LS_000002a49272fda0_0_20, LS_000002a49272fda0_0_24, LS_000002a49272fda0_0_28;
L_000002a49272fda0 .concat [ 16 16 0 0], LS_000002a49272fda0_1_0, LS_000002a49272fda0_1_4;
L_000002a492731d80 .part L_000002a4927348a0, 0, 1;
LS_000002a492730840_0_0 .concat [ 1 1 1 1], L_000002a492731d80, L_000002a492731d80, L_000002a492731d80, L_000002a492731d80;
LS_000002a492730840_0_4 .concat [ 1 1 1 1], L_000002a492731d80, L_000002a492731d80, L_000002a492731d80, L_000002a492731d80;
LS_000002a492730840_0_8 .concat [ 1 1 1 1], L_000002a492731d80, L_000002a492731d80, L_000002a492731d80, L_000002a492731d80;
LS_000002a492730840_0_12 .concat [ 1 1 1 1], L_000002a492731d80, L_000002a492731d80, L_000002a492731d80, L_000002a492731d80;
LS_000002a492730840_0_16 .concat [ 1 1 1 1], L_000002a492731d80, L_000002a492731d80, L_000002a492731d80, L_000002a492731d80;
LS_000002a492730840_0_20 .concat [ 1 1 1 1], L_000002a492731d80, L_000002a492731d80, L_000002a492731d80, L_000002a492731d80;
LS_000002a492730840_0_24 .concat [ 1 1 1 1], L_000002a492731d80, L_000002a492731d80, L_000002a492731d80, L_000002a492731d80;
LS_000002a492730840_0_28 .concat [ 1 1 1 1], L_000002a492731d80, L_000002a492731d80, L_000002a492731d80, L_000002a492731d80;
LS_000002a492730840_1_0 .concat [ 4 4 4 4], LS_000002a492730840_0_0, LS_000002a492730840_0_4, LS_000002a492730840_0_8, LS_000002a492730840_0_12;
LS_000002a492730840_1_4 .concat [ 4 4 4 4], LS_000002a492730840_0_16, LS_000002a492730840_0_20, LS_000002a492730840_0_24, LS_000002a492730840_0_28;
L_000002a492730840 .concat [ 16 16 0 0], LS_000002a492730840_1_0, LS_000002a492730840_1_4;
S_000002a4926fad00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002a4926fb4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a4927370f0 .functor AND 32, L_000002a492730d40, L_000002a4927303e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926fe750_0 .net "in1", 31 0, L_000002a492730d40;  1 drivers
v000002a4926feb10_0 .net "in2", 31 0, L_000002a4927303e0;  1 drivers
v000002a4926fe7f0_0 .net "out", 31 0, L_000002a4927370f0;  alias, 1 drivers
S_000002a4926fae90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002a4926fb4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a492737240 .functor AND 32, L_000002a4927305c0, L_000002a492731e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926fe9d0_0 .net "in1", 31 0, L_000002a4927305c0;  1 drivers
v000002a4926fea70_0 .net "in2", 31 0, L_000002a492731e20;  1 drivers
v000002a4926ff470_0 .net "out", 31 0, L_000002a492737240;  alias, 1 drivers
S_000002a4926fb020 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002a4926fb4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a492671b50 .functor AND 32, L_000002a492730a20, L_000002a492731f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926febb0_0 .net "in1", 31 0, L_000002a492730a20;  1 drivers
v000002a4926fecf0_0 .net "in2", 31 0, L_000002a492731f60;  1 drivers
v000002a4926feed0_0 .net "out", 31 0, L_000002a492671b50;  alias, 1 drivers
S_000002a4926fb1b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002a4926fb4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a49274d570 .functor AND 32, L_000002a49272fda0, L_000002a492730840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926fee30_0 .net "in1", 31 0, L_000002a49272fda0;  1 drivers
v000002a4926ff010_0 .net "in2", 31 0, L_000002a492730840;  1 drivers
v000002a4926ff0b0_0 .net "out", 31 0, L_000002a49274d570;  alias, 1 drivers
S_000002a4926fab70 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002a4924bca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002a49267a000 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002a49274b820 .functor NOT 1, L_000002a4927319c0, C4<0>, C4<0>, C4<0>;
L_000002a49274c700 .functor NOT 1, L_000002a492730ac0, C4<0>, C4<0>, C4<0>;
L_000002a49274d180 .functor NOT 1, L_000002a492730b60, C4<0>, C4<0>, C4<0>;
L_000002a49274c2a0 .functor NOT 1, L_000002a49272f940, C4<0>, C4<0>, C4<0>;
L_000002a49274b890 .functor AND 32, L_000002a49274cbd0, v000002a492702650_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a49274c070 .functor AND 32, L_000002a49274c690, L_000002a4927b9c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a49274c5b0 .functor OR 32, L_000002a49274b890, L_000002a49274c070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a49274bf90 .functor AND 32, L_000002a49274caf0, v000002a4926f2d50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a49274d030 .functor OR 32, L_000002a49274c5b0, L_000002a49274bf90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a49274bb30 .functor AND 32, L_000002a49274c000, L_000002a49272fb20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a49274cc40 .functor OR 32, L_000002a49274d030, L_000002a49274bb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a4926fca90_0 .net *"_ivl_1", 0 0, L_000002a4927319c0;  1 drivers
v000002a4926fc8b0_0 .net *"_ivl_13", 0 0, L_000002a492730b60;  1 drivers
v000002a4926fddf0_0 .net *"_ivl_14", 0 0, L_000002a49274d180;  1 drivers
v000002a4926fde90_0 .net *"_ivl_19", 0 0, L_000002a492731c40;  1 drivers
v000002a4926fdf30_0 .net *"_ivl_2", 0 0, L_000002a49274b820;  1 drivers
v000002a4926fcb30_0 .net *"_ivl_23", 0 0, L_000002a492730700;  1 drivers
v000002a4926fdfd0_0 .net *"_ivl_27", 0 0, L_000002a49272f940;  1 drivers
v000002a4926fb870_0 .net *"_ivl_28", 0 0, L_000002a49274c2a0;  1 drivers
v000002a4926fb9b0_0 .net *"_ivl_33", 0 0, L_000002a492731380;  1 drivers
v000002a4926fc130_0 .net *"_ivl_37", 0 0, L_000002a492731ce0;  1 drivers
v000002a4926fc770_0 .net *"_ivl_40", 31 0, L_000002a49274b890;  1 drivers
v000002a4926fc270_0 .net *"_ivl_42", 31 0, L_000002a49274c070;  1 drivers
v000002a4926fb910_0 .net *"_ivl_44", 31 0, L_000002a49274c5b0;  1 drivers
v000002a4926fcf90_0 .net *"_ivl_46", 31 0, L_000002a49274bf90;  1 drivers
v000002a4926fba50_0 .net *"_ivl_48", 31 0, L_000002a49274d030;  1 drivers
v000002a4926fd030_0 .net *"_ivl_50", 31 0, L_000002a49274bb30;  1 drivers
v000002a4926fbc30_0 .net *"_ivl_7", 0 0, L_000002a492730ac0;  1 drivers
v000002a4926fc450_0 .net *"_ivl_8", 0 0, L_000002a49274c700;  1 drivers
v000002a4926fd0d0_0 .net "ina", 31 0, v000002a492702650_0;  alias, 1 drivers
v000002a4926fc4f0_0 .net "inb", 31 0, L_000002a4927b9c20;  alias, 1 drivers
v000002a4926fbcd0_0 .net "inc", 31 0, v000002a4926f2d50_0;  alias, 1 drivers
v000002a4926fbe10_0 .net "ind", 31 0, L_000002a49272fb20;  alias, 1 drivers
v000002a4926fc590_0 .net "out", 31 0, L_000002a49274cc40;  alias, 1 drivers
v000002a4926fc810_0 .net "s0", 31 0, L_000002a49274cbd0;  1 drivers
v000002a4926fc950_0 .net "s1", 31 0, L_000002a49274c690;  1 drivers
v000002a4926fd170_0 .net "s2", 31 0, L_000002a49274caf0;  1 drivers
v000002a492703e10_0 .net "s3", 31 0, L_000002a49274c000;  1 drivers
v000002a492703f50_0 .net "sel", 1 0, L_000002a492734ee0;  alias, 1 drivers
L_000002a4927319c0 .part L_000002a492734ee0, 1, 1;
LS_000002a492730480_0_0 .concat [ 1 1 1 1], L_000002a49274b820, L_000002a49274b820, L_000002a49274b820, L_000002a49274b820;
LS_000002a492730480_0_4 .concat [ 1 1 1 1], L_000002a49274b820, L_000002a49274b820, L_000002a49274b820, L_000002a49274b820;
LS_000002a492730480_0_8 .concat [ 1 1 1 1], L_000002a49274b820, L_000002a49274b820, L_000002a49274b820, L_000002a49274b820;
LS_000002a492730480_0_12 .concat [ 1 1 1 1], L_000002a49274b820, L_000002a49274b820, L_000002a49274b820, L_000002a49274b820;
LS_000002a492730480_0_16 .concat [ 1 1 1 1], L_000002a49274b820, L_000002a49274b820, L_000002a49274b820, L_000002a49274b820;
LS_000002a492730480_0_20 .concat [ 1 1 1 1], L_000002a49274b820, L_000002a49274b820, L_000002a49274b820, L_000002a49274b820;
LS_000002a492730480_0_24 .concat [ 1 1 1 1], L_000002a49274b820, L_000002a49274b820, L_000002a49274b820, L_000002a49274b820;
LS_000002a492730480_0_28 .concat [ 1 1 1 1], L_000002a49274b820, L_000002a49274b820, L_000002a49274b820, L_000002a49274b820;
LS_000002a492730480_1_0 .concat [ 4 4 4 4], LS_000002a492730480_0_0, LS_000002a492730480_0_4, LS_000002a492730480_0_8, LS_000002a492730480_0_12;
LS_000002a492730480_1_4 .concat [ 4 4 4 4], LS_000002a492730480_0_16, LS_000002a492730480_0_20, LS_000002a492730480_0_24, LS_000002a492730480_0_28;
L_000002a492730480 .concat [ 16 16 0 0], LS_000002a492730480_1_0, LS_000002a492730480_1_4;
L_000002a492730ac0 .part L_000002a492734ee0, 0, 1;
LS_000002a49272f800_0_0 .concat [ 1 1 1 1], L_000002a49274c700, L_000002a49274c700, L_000002a49274c700, L_000002a49274c700;
LS_000002a49272f800_0_4 .concat [ 1 1 1 1], L_000002a49274c700, L_000002a49274c700, L_000002a49274c700, L_000002a49274c700;
LS_000002a49272f800_0_8 .concat [ 1 1 1 1], L_000002a49274c700, L_000002a49274c700, L_000002a49274c700, L_000002a49274c700;
LS_000002a49272f800_0_12 .concat [ 1 1 1 1], L_000002a49274c700, L_000002a49274c700, L_000002a49274c700, L_000002a49274c700;
LS_000002a49272f800_0_16 .concat [ 1 1 1 1], L_000002a49274c700, L_000002a49274c700, L_000002a49274c700, L_000002a49274c700;
LS_000002a49272f800_0_20 .concat [ 1 1 1 1], L_000002a49274c700, L_000002a49274c700, L_000002a49274c700, L_000002a49274c700;
LS_000002a49272f800_0_24 .concat [ 1 1 1 1], L_000002a49274c700, L_000002a49274c700, L_000002a49274c700, L_000002a49274c700;
LS_000002a49272f800_0_28 .concat [ 1 1 1 1], L_000002a49274c700, L_000002a49274c700, L_000002a49274c700, L_000002a49274c700;
LS_000002a49272f800_1_0 .concat [ 4 4 4 4], LS_000002a49272f800_0_0, LS_000002a49272f800_0_4, LS_000002a49272f800_0_8, LS_000002a49272f800_0_12;
LS_000002a49272f800_1_4 .concat [ 4 4 4 4], LS_000002a49272f800_0_16, LS_000002a49272f800_0_20, LS_000002a49272f800_0_24, LS_000002a49272f800_0_28;
L_000002a49272f800 .concat [ 16 16 0 0], LS_000002a49272f800_1_0, LS_000002a49272f800_1_4;
L_000002a492730b60 .part L_000002a492734ee0, 1, 1;
LS_000002a4927300c0_0_0 .concat [ 1 1 1 1], L_000002a49274d180, L_000002a49274d180, L_000002a49274d180, L_000002a49274d180;
LS_000002a4927300c0_0_4 .concat [ 1 1 1 1], L_000002a49274d180, L_000002a49274d180, L_000002a49274d180, L_000002a49274d180;
LS_000002a4927300c0_0_8 .concat [ 1 1 1 1], L_000002a49274d180, L_000002a49274d180, L_000002a49274d180, L_000002a49274d180;
LS_000002a4927300c0_0_12 .concat [ 1 1 1 1], L_000002a49274d180, L_000002a49274d180, L_000002a49274d180, L_000002a49274d180;
LS_000002a4927300c0_0_16 .concat [ 1 1 1 1], L_000002a49274d180, L_000002a49274d180, L_000002a49274d180, L_000002a49274d180;
LS_000002a4927300c0_0_20 .concat [ 1 1 1 1], L_000002a49274d180, L_000002a49274d180, L_000002a49274d180, L_000002a49274d180;
LS_000002a4927300c0_0_24 .concat [ 1 1 1 1], L_000002a49274d180, L_000002a49274d180, L_000002a49274d180, L_000002a49274d180;
LS_000002a4927300c0_0_28 .concat [ 1 1 1 1], L_000002a49274d180, L_000002a49274d180, L_000002a49274d180, L_000002a49274d180;
LS_000002a4927300c0_1_0 .concat [ 4 4 4 4], LS_000002a4927300c0_0_0, LS_000002a4927300c0_0_4, LS_000002a4927300c0_0_8, LS_000002a4927300c0_0_12;
LS_000002a4927300c0_1_4 .concat [ 4 4 4 4], LS_000002a4927300c0_0_16, LS_000002a4927300c0_0_20, LS_000002a4927300c0_0_24, LS_000002a4927300c0_0_28;
L_000002a4927300c0 .concat [ 16 16 0 0], LS_000002a4927300c0_1_0, LS_000002a4927300c0_1_4;
L_000002a492731c40 .part L_000002a492734ee0, 0, 1;
LS_000002a492731060_0_0 .concat [ 1 1 1 1], L_000002a492731c40, L_000002a492731c40, L_000002a492731c40, L_000002a492731c40;
LS_000002a492731060_0_4 .concat [ 1 1 1 1], L_000002a492731c40, L_000002a492731c40, L_000002a492731c40, L_000002a492731c40;
LS_000002a492731060_0_8 .concat [ 1 1 1 1], L_000002a492731c40, L_000002a492731c40, L_000002a492731c40, L_000002a492731c40;
LS_000002a492731060_0_12 .concat [ 1 1 1 1], L_000002a492731c40, L_000002a492731c40, L_000002a492731c40, L_000002a492731c40;
LS_000002a492731060_0_16 .concat [ 1 1 1 1], L_000002a492731c40, L_000002a492731c40, L_000002a492731c40, L_000002a492731c40;
LS_000002a492731060_0_20 .concat [ 1 1 1 1], L_000002a492731c40, L_000002a492731c40, L_000002a492731c40, L_000002a492731c40;
LS_000002a492731060_0_24 .concat [ 1 1 1 1], L_000002a492731c40, L_000002a492731c40, L_000002a492731c40, L_000002a492731c40;
LS_000002a492731060_0_28 .concat [ 1 1 1 1], L_000002a492731c40, L_000002a492731c40, L_000002a492731c40, L_000002a492731c40;
LS_000002a492731060_1_0 .concat [ 4 4 4 4], LS_000002a492731060_0_0, LS_000002a492731060_0_4, LS_000002a492731060_0_8, LS_000002a492731060_0_12;
LS_000002a492731060_1_4 .concat [ 4 4 4 4], LS_000002a492731060_0_16, LS_000002a492731060_0_20, LS_000002a492731060_0_24, LS_000002a492731060_0_28;
L_000002a492731060 .concat [ 16 16 0 0], LS_000002a492731060_1_0, LS_000002a492731060_1_4;
L_000002a492730700 .part L_000002a492734ee0, 1, 1;
LS_000002a49272f8a0_0_0 .concat [ 1 1 1 1], L_000002a492730700, L_000002a492730700, L_000002a492730700, L_000002a492730700;
LS_000002a49272f8a0_0_4 .concat [ 1 1 1 1], L_000002a492730700, L_000002a492730700, L_000002a492730700, L_000002a492730700;
LS_000002a49272f8a0_0_8 .concat [ 1 1 1 1], L_000002a492730700, L_000002a492730700, L_000002a492730700, L_000002a492730700;
LS_000002a49272f8a0_0_12 .concat [ 1 1 1 1], L_000002a492730700, L_000002a492730700, L_000002a492730700, L_000002a492730700;
LS_000002a49272f8a0_0_16 .concat [ 1 1 1 1], L_000002a492730700, L_000002a492730700, L_000002a492730700, L_000002a492730700;
LS_000002a49272f8a0_0_20 .concat [ 1 1 1 1], L_000002a492730700, L_000002a492730700, L_000002a492730700, L_000002a492730700;
LS_000002a49272f8a0_0_24 .concat [ 1 1 1 1], L_000002a492730700, L_000002a492730700, L_000002a492730700, L_000002a492730700;
LS_000002a49272f8a0_0_28 .concat [ 1 1 1 1], L_000002a492730700, L_000002a492730700, L_000002a492730700, L_000002a492730700;
LS_000002a49272f8a0_1_0 .concat [ 4 4 4 4], LS_000002a49272f8a0_0_0, LS_000002a49272f8a0_0_4, LS_000002a49272f8a0_0_8, LS_000002a49272f8a0_0_12;
LS_000002a49272f8a0_1_4 .concat [ 4 4 4 4], LS_000002a49272f8a0_0_16, LS_000002a49272f8a0_0_20, LS_000002a49272f8a0_0_24, LS_000002a49272f8a0_0_28;
L_000002a49272f8a0 .concat [ 16 16 0 0], LS_000002a49272f8a0_1_0, LS_000002a49272f8a0_1_4;
L_000002a49272f940 .part L_000002a492734ee0, 0, 1;
LS_000002a492731a60_0_0 .concat [ 1 1 1 1], L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0;
LS_000002a492731a60_0_4 .concat [ 1 1 1 1], L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0;
LS_000002a492731a60_0_8 .concat [ 1 1 1 1], L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0;
LS_000002a492731a60_0_12 .concat [ 1 1 1 1], L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0;
LS_000002a492731a60_0_16 .concat [ 1 1 1 1], L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0;
LS_000002a492731a60_0_20 .concat [ 1 1 1 1], L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0;
LS_000002a492731a60_0_24 .concat [ 1 1 1 1], L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0;
LS_000002a492731a60_0_28 .concat [ 1 1 1 1], L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0, L_000002a49274c2a0;
LS_000002a492731a60_1_0 .concat [ 4 4 4 4], LS_000002a492731a60_0_0, LS_000002a492731a60_0_4, LS_000002a492731a60_0_8, LS_000002a492731a60_0_12;
LS_000002a492731a60_1_4 .concat [ 4 4 4 4], LS_000002a492731a60_0_16, LS_000002a492731a60_0_20, LS_000002a492731a60_0_24, LS_000002a492731a60_0_28;
L_000002a492731a60 .concat [ 16 16 0 0], LS_000002a492731a60_1_0, LS_000002a492731a60_1_4;
L_000002a492731380 .part L_000002a492734ee0, 1, 1;
LS_000002a492731b00_0_0 .concat [ 1 1 1 1], L_000002a492731380, L_000002a492731380, L_000002a492731380, L_000002a492731380;
LS_000002a492731b00_0_4 .concat [ 1 1 1 1], L_000002a492731380, L_000002a492731380, L_000002a492731380, L_000002a492731380;
LS_000002a492731b00_0_8 .concat [ 1 1 1 1], L_000002a492731380, L_000002a492731380, L_000002a492731380, L_000002a492731380;
LS_000002a492731b00_0_12 .concat [ 1 1 1 1], L_000002a492731380, L_000002a492731380, L_000002a492731380, L_000002a492731380;
LS_000002a492731b00_0_16 .concat [ 1 1 1 1], L_000002a492731380, L_000002a492731380, L_000002a492731380, L_000002a492731380;
LS_000002a492731b00_0_20 .concat [ 1 1 1 1], L_000002a492731380, L_000002a492731380, L_000002a492731380, L_000002a492731380;
LS_000002a492731b00_0_24 .concat [ 1 1 1 1], L_000002a492731380, L_000002a492731380, L_000002a492731380, L_000002a492731380;
LS_000002a492731b00_0_28 .concat [ 1 1 1 1], L_000002a492731380, L_000002a492731380, L_000002a492731380, L_000002a492731380;
LS_000002a492731b00_1_0 .concat [ 4 4 4 4], LS_000002a492731b00_0_0, LS_000002a492731b00_0_4, LS_000002a492731b00_0_8, LS_000002a492731b00_0_12;
LS_000002a492731b00_1_4 .concat [ 4 4 4 4], LS_000002a492731b00_0_16, LS_000002a492731b00_0_20, LS_000002a492731b00_0_24, LS_000002a492731b00_0_28;
L_000002a492731b00 .concat [ 16 16 0 0], LS_000002a492731b00_1_0, LS_000002a492731b00_1_4;
L_000002a492731ce0 .part L_000002a492734ee0, 0, 1;
LS_000002a49272f9e0_0_0 .concat [ 1 1 1 1], L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0;
LS_000002a49272f9e0_0_4 .concat [ 1 1 1 1], L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0;
LS_000002a49272f9e0_0_8 .concat [ 1 1 1 1], L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0;
LS_000002a49272f9e0_0_12 .concat [ 1 1 1 1], L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0;
LS_000002a49272f9e0_0_16 .concat [ 1 1 1 1], L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0;
LS_000002a49272f9e0_0_20 .concat [ 1 1 1 1], L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0;
LS_000002a49272f9e0_0_24 .concat [ 1 1 1 1], L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0;
LS_000002a49272f9e0_0_28 .concat [ 1 1 1 1], L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0, L_000002a492731ce0;
LS_000002a49272f9e0_1_0 .concat [ 4 4 4 4], LS_000002a49272f9e0_0_0, LS_000002a49272f9e0_0_4, LS_000002a49272f9e0_0_8, LS_000002a49272f9e0_0_12;
LS_000002a49272f9e0_1_4 .concat [ 4 4 4 4], LS_000002a49272f9e0_0_16, LS_000002a49272f9e0_0_20, LS_000002a49272f9e0_0_24, LS_000002a49272f9e0_0_28;
L_000002a49272f9e0 .concat [ 16 16 0 0], LS_000002a49272f9e0_1_0, LS_000002a49272f9e0_1_4;
S_000002a4926fb340 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002a4926fab70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a49274cbd0 .functor AND 32, L_000002a492730480, L_000002a49272f800, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926fd3f0_0 .net "in1", 31 0, L_000002a492730480;  1 drivers
v000002a4926fd530_0 .net "in2", 31 0, L_000002a49272f800;  1 drivers
v000002a4926fc3b0_0 .net "out", 31 0, L_000002a49274cbd0;  alias, 1 drivers
S_000002a4926fb660 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002a4926fab70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a49274c690 .functor AND 32, L_000002a4927300c0, L_000002a492731060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926fd2b0_0 .net "in1", 31 0, L_000002a4927300c0;  1 drivers
v000002a4926fc6d0_0 .net "in2", 31 0, L_000002a492731060;  1 drivers
v000002a4926fcbd0_0 .net "out", 31 0, L_000002a49274c690;  alias, 1 drivers
S_000002a4926fa850 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002a4926fab70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a49274caf0 .functor AND 32, L_000002a49272f8a0, L_000002a492731a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926fbff0_0 .net "in1", 31 0, L_000002a49272f8a0;  1 drivers
v000002a4926fcef0_0 .net "in2", 31 0, L_000002a492731a60;  1 drivers
v000002a4926fbf50_0 .net "out", 31 0, L_000002a49274caf0;  alias, 1 drivers
S_000002a492700fe0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002a4926fab70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a49274c000 .functor AND 32, L_000002a492731b00, L_000002a49272f9e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a4926fdc10_0 .net "in1", 31 0, L_000002a492731b00;  1 drivers
v000002a4926fc1d0_0 .net "in2", 31 0, L_000002a49272f9e0;  1 drivers
v000002a4926fdcb0_0 .net "out", 31 0, L_000002a49274c000;  alias, 1 drivers
S_000002a492700e50 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002a492705840 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a492705878 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a4927058b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a4927058e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a492705920 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a492705958 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a492705990 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a4927059c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a492705a00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a492705a38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a492705a70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a492705aa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a492705ae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a492705b18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a492705b50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a492705b88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a492705bc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a492705bf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a492705c30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a492705c68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a492705ca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a492705cd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a492705d10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a492705d48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a492705d80 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a492702150_0 .var "EX1_PC", 31 0;
v000002a492703c30_0 .var "EX1_PFC", 31 0;
v000002a492702330_0 .var "EX1_forward_to_B", 31 0;
v000002a4927021f0_0 .var "EX1_is_beq", 0 0;
v000002a492702290_0 .var "EX1_is_bne", 0 0;
v000002a4927023d0_0 .var "EX1_is_jal", 0 0;
v000002a492701cf0_0 .var "EX1_is_jr", 0 0;
v000002a492702970_0 .var "EX1_is_oper2_immed", 0 0;
v000002a492702fb0_0 .var "EX1_memread", 0 0;
v000002a492702a10_0 .var "EX1_memwrite", 0 0;
v000002a4927025b0_0 .var "EX1_opcode", 11 0;
v000002a492703370_0 .var "EX1_predicted", 0 0;
v000002a492703ff0_0 .var "EX1_rd_ind", 4 0;
v000002a492703050_0 .var "EX1_rd_indzero", 0 0;
v000002a492703eb0_0 .var "EX1_regwrite", 0 0;
v000002a492702e70_0 .var "EX1_rs1", 31 0;
v000002a492702bf0_0 .var "EX1_rs1_ind", 4 0;
v000002a492702650_0 .var "EX1_rs2", 31 0;
v000002a4927030f0_0 .var "EX1_rs2_ind", 4 0;
v000002a492703230_0 .net "FLUSH", 0 0, v000002a49270c0c0_0;  alias, 1 drivers
v000002a4927026f0_0 .net "ID_PC", 31 0, v000002a492709b40_0;  alias, 1 drivers
v000002a492702830_0 .net "ID_PFC_to_EX", 31 0, L_000002a49272f1c0;  alias, 1 drivers
v000002a4927028d0_0 .net "ID_forward_to_B", 31 0, L_000002a49272e2c0;  alias, 1 drivers
v000002a492702ab0_0 .net "ID_is_beq", 0 0, L_000002a49272f300;  alias, 1 drivers
v000002a492701c50_0 .net "ID_is_bne", 0 0, L_000002a49272d3c0;  alias, 1 drivers
v000002a492703190_0 .net "ID_is_jal", 0 0, L_000002a49272f620;  alias, 1 drivers
v000002a492702c90_0 .net "ID_is_jr", 0 0, L_000002a49272f580;  alias, 1 drivers
v000002a492703cd0_0 .net "ID_is_oper2_immed", 0 0, L_000002a492736440;  alias, 1 drivers
v000002a492702b50_0 .net "ID_memread", 0 0, L_000002a49272dc80;  alias, 1 drivers
v000002a492703410_0 .net "ID_memwrite", 0 0, L_000002a49272d5a0;  alias, 1 drivers
v000002a492701930_0 .net "ID_opcode", 11 0, v000002a49271cfd0_0;  alias, 1 drivers
v000002a4927019d0_0 .net "ID_predicted", 0 0, v000002a49270c840_0;  alias, 1 drivers
v000002a492702d30_0 .net "ID_rd_ind", 4 0, v000002a49271ae10_0;  alias, 1 drivers
v000002a492702dd0_0 .net "ID_rd_indzero", 0 0, L_000002a49272da00;  1 drivers
v000002a4927034b0_0 .net "ID_regwrite", 0 0, L_000002a49272d1e0;  alias, 1 drivers
v000002a492703550_0 .net "ID_rs1", 31 0, v000002a4927075c0_0;  alias, 1 drivers
v000002a492703690_0 .net "ID_rs1_ind", 4 0, v000002a49271b4f0_0;  alias, 1 drivers
v000002a492701e30_0 .net "ID_rs2", 31 0, v000002a492706c60_0;  alias, 1 drivers
v000002a492703730_0 .net "ID_rs2_ind", 4 0, v000002a49271bb30_0;  alias, 1 drivers
v000002a492703870_0 .net "clk", 0 0, L_000002a492735640;  1 drivers
v000002a492703910_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
E_000002a492679b40 .event posedge, v000002a4926f2c10_0, v000002a492703870_0;
S_000002a4926ffd20 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002a492705dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a492705df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a492705e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a492705e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a492705ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a492705ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a492705f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a492705f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a492705f80 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a492705fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a492705ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a492706028 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a492706060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a492706098 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a4927060d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a492706108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a492706140 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a492706178 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a4927061b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a4927061e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a492706220 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a492706258 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a492706290 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a4927062c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a492706300 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a4927039b0_0 .net "EX1_ALU_OPER1", 31 0, L_000002a492737320;  alias, 1 drivers
v000002a492703a50_0 .net "EX1_ALU_OPER2", 31 0, L_000002a49274cfc0;  alias, 1 drivers
v000002a492703af0_0 .net "EX1_PC", 31 0, v000002a492702150_0;  alias, 1 drivers
v000002a492703b90_0 .net "EX1_PFC_to_IF", 31 0, L_000002a492730160;  alias, 1 drivers
v000002a492703d70_0 .net "EX1_forward_to_B", 31 0, v000002a492702330_0;  alias, 1 drivers
v000002a4927044f0_0 .net "EX1_is_beq", 0 0, v000002a4927021f0_0;  alias, 1 drivers
v000002a492704810_0 .net "EX1_is_bne", 0 0, v000002a492702290_0;  alias, 1 drivers
v000002a492704bd0_0 .net "EX1_is_jal", 0 0, v000002a4927023d0_0;  alias, 1 drivers
v000002a492704450_0 .net "EX1_is_jr", 0 0, v000002a492701cf0_0;  alias, 1 drivers
v000002a492704ef0_0 .net "EX1_is_oper2_immed", 0 0, v000002a492702970_0;  alias, 1 drivers
v000002a492704590_0 .net "EX1_memread", 0 0, v000002a492702fb0_0;  alias, 1 drivers
v000002a492705670_0 .net "EX1_memwrite", 0 0, v000002a492702a10_0;  alias, 1 drivers
v000002a492705530_0 .net "EX1_opcode", 11 0, v000002a4927025b0_0;  alias, 1 drivers
v000002a492704d10_0 .net "EX1_predicted", 0 0, v000002a492703370_0;  alias, 1 drivers
v000002a492704c70_0 .net "EX1_rd_ind", 4 0, v000002a492703ff0_0;  alias, 1 drivers
v000002a492704630_0 .net "EX1_rd_indzero", 0 0, v000002a492703050_0;  alias, 1 drivers
v000002a4927046d0_0 .net "EX1_regwrite", 0 0, v000002a492703eb0_0;  alias, 1 drivers
v000002a4927043b0_0 .net "EX1_rs1", 31 0, v000002a492702e70_0;  alias, 1 drivers
v000002a492704310_0 .net "EX1_rs1_ind", 4 0, v000002a492702bf0_0;  alias, 1 drivers
v000002a4927041d0_0 .net "EX1_rs2_ind", 4 0, v000002a4927030f0_0;  alias, 1 drivers
v000002a4927055d0_0 .net "EX1_rs2_out", 31 0, L_000002a49274cc40;  alias, 1 drivers
v000002a492704770_0 .var "EX2_ALU_OPER1", 31 0;
v000002a492705030_0 .var "EX2_ALU_OPER2", 31 0;
v000002a492705210_0 .var "EX2_PC", 31 0;
v000002a492705710_0 .var "EX2_PFC_to_IF", 31 0;
v000002a492704db0_0 .var "EX2_forward_to_B", 31 0;
v000002a492704e50_0 .var "EX2_is_beq", 0 0;
v000002a492704a90_0 .var "EX2_is_bne", 0 0;
v000002a4927048b0_0 .var "EX2_is_jal", 0 0;
v000002a4927052b0_0 .var "EX2_is_jr", 0 0;
v000002a492704090_0 .var "EX2_is_oper2_immed", 0 0;
v000002a492704f90_0 .var "EX2_memread", 0 0;
v000002a492704950_0 .var "EX2_memwrite", 0 0;
v000002a4927050d0_0 .var "EX2_opcode", 11 0;
v000002a492705350_0 .var "EX2_predicted", 0 0;
v000002a4927049f0_0 .var "EX2_rd_ind", 4 0;
v000002a492704b30_0 .var "EX2_rd_indzero", 0 0;
v000002a492705170_0 .var "EX2_regwrite", 0 0;
v000002a4927053f0_0 .var "EX2_rs1", 31 0;
v000002a492704130_0 .var "EX2_rs1_ind", 4 0;
v000002a492705490_0 .var "EX2_rs2_ind", 4 0;
v000002a492704270_0 .var "EX2_rs2_out", 31 0;
v000002a49270da60_0 .net "FLUSH", 0 0, v000002a49270cca0_0;  alias, 1 drivers
v000002a49270b9e0_0 .net "clk", 0 0, L_000002a49274c150;  1 drivers
v000002a49270c200_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
E_000002a49267a300 .event posedge, v000002a4926f2c10_0, v000002a49270b9e0_0;
S_000002a492700cc0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002a49270e350 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a49270e388 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a49270e3c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a49270e3f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a49270e430 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a49270e468 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a49270e4a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a49270e4d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a49270e510 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a49270e548 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a49270e580 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a49270e5b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a49270e5f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a49270e628 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a49270e660 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a49270e698 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a49270e6d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a49270e708 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a49270e740 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a49270e778 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a49270e7b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a49270e7e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a49270e820 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a49270e858 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a49270e890 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a492736c90 .functor OR 1, L_000002a49272f300, L_000002a49272d3c0, C4<0>, C4<0>;
L_000002a492736c20 .functor AND 1, L_000002a492736c90, L_000002a4927360c0, C4<1>, C4<1>;
L_000002a492735f00 .functor OR 1, L_000002a49272f300, L_000002a49272d3c0, C4<0>, C4<0>;
L_000002a492736d00 .functor AND 1, L_000002a492735f00, L_000002a4927360c0, C4<1>, C4<1>;
L_000002a492736d70 .functor OR 1, L_000002a49272f300, L_000002a49272d3c0, C4<0>, C4<0>;
L_000002a4927354f0 .functor AND 1, L_000002a492736d70, v000002a49270c840_0, C4<1>, C4<1>;
v000002a49270ac20_0 .net "EX1_memread", 0 0, v000002a492702fb0_0;  alias, 1 drivers
v000002a4927091e0_0 .net "EX1_opcode", 11 0, v000002a4927025b0_0;  alias, 1 drivers
v000002a49270ad60_0 .net "EX1_rd_ind", 4 0, v000002a492703ff0_0;  alias, 1 drivers
v000002a49270acc0_0 .net "EX1_rd_indzero", 0 0, v000002a492703050_0;  alias, 1 drivers
v000002a492709be0_0 .net "EX2_memread", 0 0, v000002a492704f90_0;  alias, 1 drivers
v000002a49270ae00_0 .net "EX2_opcode", 11 0, v000002a4927050d0_0;  alias, 1 drivers
v000002a49270a900_0 .net "EX2_rd_ind", 4 0, v000002a4927049f0_0;  alias, 1 drivers
v000002a492709dc0_0 .net "EX2_rd_indzero", 0 0, v000002a492704b30_0;  alias, 1 drivers
v000002a492708c40_0 .net "ID_EX1_flush", 0 0, v000002a49270c0c0_0;  alias, 1 drivers
v000002a492708ec0_0 .net "ID_EX2_flush", 0 0, v000002a49270cca0_0;  alias, 1 drivers
v000002a492709280_0 .net "ID_is_beq", 0 0, L_000002a49272f300;  alias, 1 drivers
v000002a492708f60_0 .net "ID_is_bne", 0 0, L_000002a49272d3c0;  alias, 1 drivers
v000002a49270aea0_0 .net "ID_is_j", 0 0, L_000002a49272f6c0;  alias, 1 drivers
v000002a49270a040_0 .net "ID_is_jal", 0 0, L_000002a49272f620;  alias, 1 drivers
v000002a492708d80_0 .net "ID_is_jr", 0 0, L_000002a49272f580;  alias, 1 drivers
v000002a49270b080_0 .net "ID_opcode", 11 0, v000002a49271cfd0_0;  alias, 1 drivers
v000002a49270b260_0 .net "ID_rs1_ind", 4 0, v000002a49271b4f0_0;  alias, 1 drivers
v000002a492709320_0 .net "ID_rs2_ind", 4 0, v000002a49271bb30_0;  alias, 1 drivers
v000002a4927093c0_0 .net "IF_ID_flush", 0 0, v000002a49270de20_0;  alias, 1 drivers
v000002a49270a0e0_0 .net "IF_ID_write", 0 0, v000002a49270e0a0_0;  alias, 1 drivers
v000002a492709780_0 .net "PC_src", 2 0, L_000002a49272e9a0;  alias, 1 drivers
v000002a49270af40_0 .net "PFC_to_EX", 31 0, L_000002a49272f1c0;  alias, 1 drivers
v000002a49270a220_0 .net "PFC_to_IF", 31 0, L_000002a49272daa0;  alias, 1 drivers
v000002a49270a9a0_0 .net "WB_rd_ind", 4 0, v000002a49271eab0_0;  alias, 1 drivers
v000002a492709d20_0 .net "Wrong_prediction", 0 0, L_000002a49274c230;  alias, 1 drivers
v000002a492709c80_0 .net *"_ivl_11", 0 0, L_000002a492736d00;  1 drivers
v000002a492709460_0 .net *"_ivl_13", 9 0, L_000002a49272d460;  1 drivers
v000002a49270aa40_0 .net *"_ivl_15", 9 0, L_000002a49272e5e0;  1 drivers
v000002a49270a2c0_0 .net *"_ivl_16", 9 0, L_000002a49272d000;  1 drivers
v000002a492709e60_0 .net *"_ivl_19", 9 0, L_000002a49272e040;  1 drivers
v000002a492709500_0 .net *"_ivl_20", 9 0, L_000002a49272e180;  1 drivers
v000002a49270b1c0_0 .net *"_ivl_25", 0 0, L_000002a492736d70;  1 drivers
v000002a49270aae0_0 .net *"_ivl_27", 0 0, L_000002a4927354f0;  1 drivers
v000002a49270a360_0 .net *"_ivl_29", 9 0, L_000002a49272e220;  1 drivers
v000002a49270afe0_0 .net *"_ivl_3", 0 0, L_000002a492736c90;  1 drivers
L_000002a4927501f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002a49270b300_0 .net/2u *"_ivl_30", 9 0, L_000002a4927501f0;  1 drivers
v000002a49270b120_0 .net *"_ivl_32", 9 0, L_000002a49272d960;  1 drivers
v000002a4927095a0_0 .net *"_ivl_35", 9 0, L_000002a49272e720;  1 drivers
v000002a49270a400_0 .net *"_ivl_37", 9 0, L_000002a49272f120;  1 drivers
v000002a49270a540_0 .net *"_ivl_38", 9 0, L_000002a49272df00;  1 drivers
v000002a492709f00_0 .net *"_ivl_40", 9 0, L_000002a49272dbe0;  1 drivers
L_000002a492750238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a49270ab80_0 .net/2s *"_ivl_45", 21 0, L_000002a492750238;  1 drivers
L_000002a492750280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a492709fa0_0 .net/2s *"_ivl_50", 21 0, L_000002a492750280;  1 drivers
v000002a49270a180_0 .net *"_ivl_9", 0 0, L_000002a492735f00;  1 drivers
v000002a492708ba0_0 .net "clk", 0 0, L_000002a492672170;  alias, 1 drivers
v000002a49270a4a0_0 .net "forward_to_B", 31 0, L_000002a49272e2c0;  alias, 1 drivers
v000002a492708ce0_0 .net "imm", 31 0, v000002a4927086a0_0;  1 drivers
v000002a49270a5e0_0 .net "inst", 31 0, v000002a49270a860_0;  alias, 1 drivers
v000002a4927098c0_0 .net "is_branch_and_taken", 0 0, L_000002a492736c20;  alias, 1 drivers
v000002a49270a680_0 .net "is_oper2_immed", 0 0, L_000002a492736440;  alias, 1 drivers
v000002a492708e20_0 .net "mem_read", 0 0, L_000002a49272dc80;  alias, 1 drivers
v000002a492709640_0 .net "mem_write", 0 0, L_000002a49272d5a0;  alias, 1 drivers
v000002a492709a00_0 .net "pc", 31 0, v000002a492709b40_0;  alias, 1 drivers
v000002a49270a720_0 .net "pc_write", 0 0, v000002a49270e1e0_0;  alias, 1 drivers
v000002a492709aa0_0 .net "predicted", 0 0, L_000002a4927360c0;  1 drivers
v000002a492709000_0 .net "predicted_to_EX", 0 0, v000002a49270c840_0;  alias, 1 drivers
v000002a49270a7c0_0 .net "reg_write", 0 0, L_000002a49272d1e0;  alias, 1 drivers
v000002a4927090a0_0 .net "reg_write_from_wb", 0 0, v000002a49271f2d0_0;  alias, 1 drivers
v000002a492709140_0 .net "rs1", 31 0, v000002a4927075c0_0;  alias, 1 drivers
v000002a4927096e0_0 .net "rs2", 31 0, v000002a492706c60_0;  alias, 1 drivers
v000002a492709820_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
v000002a492709960_0 .net "wr_reg_data", 31 0, L_000002a4927b9c20;  alias, 1 drivers
L_000002a49272e2c0 .functor MUXZ 32, v000002a492706c60_0, v000002a4927086a0_0, L_000002a492736440, C4<>;
L_000002a49272d460 .part v000002a492709b40_0, 0, 10;
L_000002a49272e5e0 .part v000002a49270a860_0, 0, 10;
L_000002a49272d000 .arith/sum 10, L_000002a49272d460, L_000002a49272e5e0;
L_000002a49272e040 .part v000002a49270a860_0, 0, 10;
L_000002a49272e180 .functor MUXZ 10, L_000002a49272e040, L_000002a49272d000, L_000002a492736d00, C4<>;
L_000002a49272e220 .part v000002a492709b40_0, 0, 10;
L_000002a49272d960 .arith/sum 10, L_000002a49272e220, L_000002a4927501f0;
L_000002a49272e720 .part v000002a492709b40_0, 0, 10;
L_000002a49272f120 .part v000002a49270a860_0, 0, 10;
L_000002a49272df00 .arith/sum 10, L_000002a49272e720, L_000002a49272f120;
L_000002a49272dbe0 .functor MUXZ 10, L_000002a49272df00, L_000002a49272d960, L_000002a4927354f0, C4<>;
L_000002a49272daa0 .concat8 [ 10 22 0 0], L_000002a49272e180, L_000002a492750238;
L_000002a49272f1c0 .concat8 [ 10 22 0 0], L_000002a49272dbe0, L_000002a492750280;
S_000002a492701170 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002a492700cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002a49270e8d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a49270e908 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a49270e940 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a49270e978 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a49270e9b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a49270e9e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a49270ea20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a49270ea58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a49270ea90 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a49270eac8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a49270eb00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a49270eb38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a49270eb70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a49270eba8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a49270ebe0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a49270ec18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a49270ec50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a49270ec88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a49270ecc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a49270ecf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a49270ed30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a49270ed68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a49270eda0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a49270edd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a49270ee10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a492736fa0 .functor OR 1, L_000002a4927360c0, L_000002a49272db40, C4<0>, C4<0>;
L_000002a492736de0 .functor OR 1, L_000002a492736fa0, L_000002a49272dfa0, C4<0>, C4<0>;
v000002a49270d880_0 .net "EX1_opcode", 11 0, v000002a4927025b0_0;  alias, 1 drivers
v000002a49270ce80_0 .net "EX2_opcode", 11 0, v000002a4927050d0_0;  alias, 1 drivers
v000002a49270c700_0 .net "ID_opcode", 11 0, v000002a49271cfd0_0;  alias, 1 drivers
v000002a49270d380_0 .net "PC_src", 2 0, L_000002a49272e9a0;  alias, 1 drivers
v000002a49270c8e0_0 .net "Wrong_prediction", 0 0, L_000002a49274c230;  alias, 1 drivers
L_000002a4927503e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002a49270b3a0_0 .net/2u *"_ivl_0", 2 0, L_000002a4927503e8;  1 drivers
v000002a49270c480_0 .net *"_ivl_10", 0 0, L_000002a49272d280;  1 drivers
L_000002a492750508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002a49270c980_0 .net/2u *"_ivl_12", 2 0, L_000002a492750508;  1 drivers
L_000002a492750550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002a49270bc60_0 .net/2u *"_ivl_14", 11 0, L_000002a492750550;  1 drivers
v000002a49270ca20_0 .net *"_ivl_16", 0 0, L_000002a49272db40;  1 drivers
v000002a49270cf20_0 .net *"_ivl_19", 0 0, L_000002a492736fa0;  1 drivers
L_000002a492750430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002a49270b6c0_0 .net/2u *"_ivl_2", 11 0, L_000002a492750430;  1 drivers
L_000002a492750598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002a49270d1a0_0 .net/2u *"_ivl_20", 11 0, L_000002a492750598;  1 drivers
v000002a49270b760_0 .net *"_ivl_22", 0 0, L_000002a49272dfa0;  1 drivers
v000002a49270b8a0_0 .net *"_ivl_25", 0 0, L_000002a492736de0;  1 drivers
L_000002a4927505e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002a49270d240_0 .net/2u *"_ivl_26", 2 0, L_000002a4927505e0;  1 drivers
L_000002a492750628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002a49270c520_0 .net/2u *"_ivl_28", 2 0, L_000002a492750628;  1 drivers
v000002a49270bee0_0 .net *"_ivl_30", 2 0, L_000002a49272e900;  1 drivers
v000002a49270d4c0_0 .net *"_ivl_32", 2 0, L_000002a49272f260;  1 drivers
v000002a49270d560_0 .net *"_ivl_34", 2 0, L_000002a49272e360;  1 drivers
v000002a49270b940_0 .net *"_ivl_4", 0 0, L_000002a49272dd20;  1 drivers
L_000002a492750478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002a49270bd00_0 .net/2u *"_ivl_6", 2 0, L_000002a492750478;  1 drivers
L_000002a4927504c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002a49270bda0_0 .net/2u *"_ivl_8", 11 0, L_000002a4927504c0;  1 drivers
v000002a49270d420_0 .net "clk", 0 0, L_000002a492672170;  alias, 1 drivers
v000002a49270c5c0_0 .net "predicted", 0 0, L_000002a4927360c0;  alias, 1 drivers
v000002a49270be40_0 .net "predicted_to_EX", 0 0, v000002a49270c840_0;  alias, 1 drivers
v000002a49270bf80_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
v000002a49270d600_0 .net "state", 1 0, v000002a49270d9c0_0;  1 drivers
L_000002a49272dd20 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750430;
L_000002a49272d280 .cmp/eq 12, v000002a4927025b0_0, L_000002a4927504c0;
L_000002a49272db40 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750550;
L_000002a49272dfa0 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750598;
L_000002a49272e900 .functor MUXZ 3, L_000002a492750628, L_000002a4927505e0, L_000002a492736de0, C4<>;
L_000002a49272f260 .functor MUXZ 3, L_000002a49272e900, L_000002a492750508, L_000002a49272d280, C4<>;
L_000002a49272e360 .functor MUXZ 3, L_000002a49272f260, L_000002a492750478, L_000002a49272dd20, C4<>;
L_000002a49272e9a0 .functor MUXZ 3, L_000002a49272e360, L_000002a4927503e8, L_000002a49274c230, C4<>;
S_000002a492701490 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002a492701170;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002a49270ee50 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a49270ee88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a49270eec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a49270eef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a49270ef30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a49270ef68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a49270efa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a49270efd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a49270f010 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a49270f048 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a49270f080 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a49270f0b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a49270f0f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a49270f128 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a49270f160 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a49270f198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a49270f1d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a49270f208 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a49270f240 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a49270f278 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a49270f2b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a49270f2e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a49270f320 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a49270f358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a49270f390 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a4927366e0 .functor OR 1, L_000002a49272e400, L_000002a49272ef40, C4<0>, C4<0>;
L_000002a492736050 .functor OR 1, L_000002a49272e7c0, L_000002a49272e860, C4<0>, C4<0>;
L_000002a492736750 .functor AND 1, L_000002a4927366e0, L_000002a492736050, C4<1>, C4<1>;
L_000002a492736f30 .functor NOT 1, L_000002a492736750, C4<0>, C4<0>, C4<0>;
L_000002a492735560 .functor OR 1, v000002a492733720_0, L_000002a492736f30, C4<0>, C4<0>;
L_000002a4927360c0 .functor NOT 1, L_000002a492735560, C4<0>, C4<0>, C4<0>;
v000002a49270cde0_0 .net "EX_opcode", 11 0, v000002a4927050d0_0;  alias, 1 drivers
v000002a49270ba80_0 .net "ID_opcode", 11 0, v000002a49271cfd0_0;  alias, 1 drivers
v000002a49270db00_0 .net "Wrong_prediction", 0 0, L_000002a49274c230;  alias, 1 drivers
L_000002a4927502c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002a49270c2a0_0 .net/2u *"_ivl_0", 11 0, L_000002a4927502c8;  1 drivers
L_000002a492750358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002a49270b620_0 .net/2u *"_ivl_10", 1 0, L_000002a492750358;  1 drivers
v000002a49270d2e0_0 .net *"_ivl_12", 0 0, L_000002a49272e7c0;  1 drivers
L_000002a4927503a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002a49270c7a0_0 .net/2u *"_ivl_14", 1 0, L_000002a4927503a0;  1 drivers
v000002a49270b440_0 .net *"_ivl_16", 0 0, L_000002a49272e860;  1 drivers
v000002a49270b800_0 .net *"_ivl_19", 0 0, L_000002a492736050;  1 drivers
v000002a49270bbc0_0 .net *"_ivl_2", 0 0, L_000002a49272e400;  1 drivers
v000002a49270b580_0 .net *"_ivl_21", 0 0, L_000002a492736750;  1 drivers
v000002a49270c340_0 .net *"_ivl_22", 0 0, L_000002a492736f30;  1 drivers
v000002a49270d7e0_0 .net *"_ivl_25", 0 0, L_000002a492735560;  1 drivers
L_000002a492750310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002a49270d920_0 .net/2u *"_ivl_4", 11 0, L_000002a492750310;  1 drivers
v000002a49270c660_0 .net *"_ivl_6", 0 0, L_000002a49272ef40;  1 drivers
v000002a49270b4e0_0 .net *"_ivl_9", 0 0, L_000002a4927366e0;  1 drivers
v000002a49270c3e0_0 .net "clk", 0 0, L_000002a492672170;  alias, 1 drivers
v000002a49270d100_0 .net "predicted", 0 0, L_000002a4927360c0;  alias, 1 drivers
v000002a49270c840_0 .var "predicted_to_EX", 0 0;
v000002a49270c160_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
v000002a49270d9c0_0 .var "state", 1 0;
E_000002a492679c00 .event posedge, v000002a49270c3e0_0, v000002a4926f2c10_0;
L_000002a49272e400 .cmp/eq 12, v000002a49271cfd0_0, L_000002a4927502c8;
L_000002a49272ef40 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750310;
L_000002a49272e7c0 .cmp/eq 2, v000002a49270d9c0_0, L_000002a492750358;
L_000002a49272e860 .cmp/eq 2, v000002a49270d9c0_0, L_000002a4927503a0;
S_000002a492701300 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002a492700cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002a4927193f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a492719428 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a492719460 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a492719498 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a4927194d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a492719508 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a492719540 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a492719578 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a4927195b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a4927195e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a492719620 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a492719658 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a492719690 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a4927196c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a492719700 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a492719738 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a492719770 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a4927197a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a4927197e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a492719818 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a492719850 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a492719888 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a4927198c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a4927198f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a492719930 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a49270cac0_0 .net "EX1_memread", 0 0, v000002a492702fb0_0;  alias, 1 drivers
v000002a49270d6a0_0 .net "EX1_rd_ind", 4 0, v000002a492703ff0_0;  alias, 1 drivers
v000002a49270cb60_0 .net "EX1_rd_indzero", 0 0, v000002a492703050_0;  alias, 1 drivers
v000002a49270cc00_0 .net "EX2_memread", 0 0, v000002a492704f90_0;  alias, 1 drivers
v000002a49270c020_0 .net "EX2_rd_ind", 4 0, v000002a4927049f0_0;  alias, 1 drivers
v000002a49270d740_0 .net "EX2_rd_indzero", 0 0, v000002a492704b30_0;  alias, 1 drivers
v000002a49270c0c0_0 .var "ID_EX1_flush", 0 0;
v000002a49270cca0_0 .var "ID_EX2_flush", 0 0;
v000002a49270cd40_0 .net "ID_opcode", 11 0, v000002a49271cfd0_0;  alias, 1 drivers
v000002a49270cfc0_0 .net "ID_rs1_ind", 4 0, v000002a49271b4f0_0;  alias, 1 drivers
v000002a49270d060_0 .net "ID_rs2_ind", 4 0, v000002a49271bb30_0;  alias, 1 drivers
v000002a49270e0a0_0 .var "IF_ID_Write", 0 0;
v000002a49270de20_0 .var "IF_ID_flush", 0 0;
v000002a49270e1e0_0 .var "PC_Write", 0 0;
v000002a49270e140_0 .net "Wrong_prediction", 0 0, L_000002a49274c230;  alias, 1 drivers
E_000002a4926798c0/0 .event anyedge, v000002a4926f99c0_0, v000002a492702fb0_0, v000002a492703050_0, v000002a492703690_0;
E_000002a4926798c0/1 .event anyedge, v000002a492703ff0_0, v000002a492703730_0, v000002a492616a40_0, v000002a492704b30_0;
E_000002a4926798c0/2 .event anyedge, v000002a4926f3390_0, v000002a492701930_0;
E_000002a4926798c0 .event/or E_000002a4926798c0/0, E_000002a4926798c0/1, E_000002a4926798c0/2;
S_000002a492700360 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002a492700cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002a492719970 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a4927199a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a4927199e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a492719a18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a492719a50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a492719a88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a492719ac0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a492719af8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a492719b30 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a492719b68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a492719ba0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a492719bd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a492719c10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a492719c48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a492719c80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a492719cb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a492719cf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a492719d28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a492719d60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a492719d98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a492719dd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a492719e08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a492719e40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a492719e78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a492719eb0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a492736130 .functor OR 1, L_000002a49272f440, L_000002a49272ea40, C4<0>, C4<0>;
L_000002a492735cd0 .functor OR 1, L_000002a492736130, L_000002a49272eb80, C4<0>, C4<0>;
L_000002a492736a60 .functor OR 1, L_000002a492735cd0, L_000002a49272ec20, C4<0>, C4<0>;
L_000002a4927361a0 .functor OR 1, L_000002a492736a60, L_000002a49272ecc0, C4<0>, C4<0>;
L_000002a492736360 .functor OR 1, L_000002a4927361a0, L_000002a49272ee00, C4<0>, C4<0>;
L_000002a492736590 .functor OR 1, L_000002a492736360, L_000002a49272d820, C4<0>, C4<0>;
L_000002a492736e50 .functor OR 1, L_000002a492736590, L_000002a49272eea0, C4<0>, C4<0>;
L_000002a492736440 .functor OR 1, L_000002a492736e50, L_000002a49272efe0, C4<0>, C4<0>;
L_000002a4927364b0 .functor OR 1, L_000002a49272f760, L_000002a49272d8c0, C4<0>, C4<0>;
L_000002a492736910 .functor OR 1, L_000002a4927364b0, L_000002a49272d0a0, C4<0>, C4<0>;
L_000002a492735950 .functor OR 1, L_000002a492736910, L_000002a49272d140, C4<0>, C4<0>;
L_000002a4927367c0 .functor OR 1, L_000002a492735950, L_000002a49272d320, C4<0>, C4<0>;
v000002a49270dd80_0 .net "ID_opcode", 11 0, v000002a49271cfd0_0;  alias, 1 drivers
L_000002a492750670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002a49270dba0_0 .net/2u *"_ivl_0", 11 0, L_000002a492750670;  1 drivers
L_000002a492750700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002a49270df60_0 .net/2u *"_ivl_10", 11 0, L_000002a492750700;  1 drivers
L_000002a492750bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002a49270dec0_0 .net/2u *"_ivl_102", 11 0, L_000002a492750bc8;  1 drivers
L_000002a492750c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002a49270e000_0 .net/2u *"_ivl_106", 11 0, L_000002a492750c10;  1 drivers
v000002a49270e280_0 .net *"_ivl_12", 0 0, L_000002a49272eb80;  1 drivers
v000002a49270dc40_0 .net *"_ivl_15", 0 0, L_000002a492735cd0;  1 drivers
L_000002a492750748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002a49270dce0_0 .net/2u *"_ivl_16", 11 0, L_000002a492750748;  1 drivers
v000002a492708100_0 .net *"_ivl_18", 0 0, L_000002a49272ec20;  1 drivers
v000002a492706f80_0 .net *"_ivl_2", 0 0, L_000002a49272f440;  1 drivers
v000002a492708060_0 .net *"_ivl_21", 0 0, L_000002a492736a60;  1 drivers
L_000002a492750790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002a4927078e0_0 .net/2u *"_ivl_22", 11 0, L_000002a492750790;  1 drivers
v000002a492708420_0 .net *"_ivl_24", 0 0, L_000002a49272ecc0;  1 drivers
v000002a492707980_0 .net *"_ivl_27", 0 0, L_000002a4927361a0;  1 drivers
L_000002a4927507d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002a492707020_0 .net/2u *"_ivl_28", 11 0, L_000002a4927507d8;  1 drivers
v000002a4927081a0_0 .net *"_ivl_30", 0 0, L_000002a49272ee00;  1 drivers
v000002a4927070c0_0 .net *"_ivl_33", 0 0, L_000002a492736360;  1 drivers
L_000002a492750820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002a492707de0_0 .net/2u *"_ivl_34", 11 0, L_000002a492750820;  1 drivers
v000002a492707660_0 .net *"_ivl_36", 0 0, L_000002a49272d820;  1 drivers
v000002a492707e80_0 .net *"_ivl_39", 0 0, L_000002a492736590;  1 drivers
L_000002a4927506b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002a492708380_0 .net/2u *"_ivl_4", 11 0, L_000002a4927506b8;  1 drivers
L_000002a492750868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002a492707a20_0 .net/2u *"_ivl_40", 11 0, L_000002a492750868;  1 drivers
v000002a492708a60_0 .net *"_ivl_42", 0 0, L_000002a49272eea0;  1 drivers
v000002a492708600_0 .net *"_ivl_45", 0 0, L_000002a492736e50;  1 drivers
L_000002a4927508b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002a492707520_0 .net/2u *"_ivl_46", 11 0, L_000002a4927508b0;  1 drivers
v000002a492707200_0 .net *"_ivl_48", 0 0, L_000002a49272efe0;  1 drivers
L_000002a4927508f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002a492707160_0 .net/2u *"_ivl_52", 11 0, L_000002a4927508f8;  1 drivers
L_000002a492750940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002a4927077a0_0 .net/2u *"_ivl_56", 11 0, L_000002a492750940;  1 drivers
v000002a492706440_0 .net *"_ivl_6", 0 0, L_000002a49272ea40;  1 drivers
L_000002a492750988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002a492706800_0 .net/2u *"_ivl_60", 11 0, L_000002a492750988;  1 drivers
L_000002a4927509d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002a492706a80_0 .net/2u *"_ivl_64", 11 0, L_000002a4927509d0;  1 drivers
L_000002a492750a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002a492708240_0 .net/2u *"_ivl_68", 11 0, L_000002a492750a18;  1 drivers
L_000002a492750a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002a4927082e0_0 .net/2u *"_ivl_72", 11 0, L_000002a492750a60;  1 drivers
v000002a4927072a0_0 .net *"_ivl_74", 0 0, L_000002a49272f760;  1 drivers
L_000002a492750aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002a492707f20_0 .net/2u *"_ivl_76", 11 0, L_000002a492750aa8;  1 drivers
v000002a492706ee0_0 .net *"_ivl_78", 0 0, L_000002a49272d8c0;  1 drivers
v000002a4927068a0_0 .net *"_ivl_81", 0 0, L_000002a4927364b0;  1 drivers
L_000002a492750af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002a492707340_0 .net/2u *"_ivl_82", 11 0, L_000002a492750af0;  1 drivers
v000002a4927084c0_0 .net *"_ivl_84", 0 0, L_000002a49272d0a0;  1 drivers
v000002a492708b00_0 .net *"_ivl_87", 0 0, L_000002a492736910;  1 drivers
L_000002a492750b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002a492706940_0 .net/2u *"_ivl_88", 11 0, L_000002a492750b38;  1 drivers
v000002a492706580_0 .net *"_ivl_9", 0 0, L_000002a492736130;  1 drivers
v000002a492706e40_0 .net *"_ivl_90", 0 0, L_000002a49272d140;  1 drivers
v000002a492707840_0 .net *"_ivl_93", 0 0, L_000002a492735950;  1 drivers
L_000002a492750b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002a492706bc0_0 .net/2u *"_ivl_94", 11 0, L_000002a492750b80;  1 drivers
v000002a492708920_0 .net *"_ivl_96", 0 0, L_000002a49272d320;  1 drivers
v000002a4927073e0_0 .net *"_ivl_99", 0 0, L_000002a4927367c0;  1 drivers
v000002a492707480_0 .net "is_beq", 0 0, L_000002a49272f300;  alias, 1 drivers
v000002a4927063a0_0 .net "is_bne", 0 0, L_000002a49272d3c0;  alias, 1 drivers
v000002a492706620_0 .net "is_j", 0 0, L_000002a49272f6c0;  alias, 1 drivers
v000002a492706da0_0 .net "is_jal", 0 0, L_000002a49272f620;  alias, 1 drivers
v000002a492707fc0_0 .net "is_jr", 0 0, L_000002a49272f580;  alias, 1 drivers
v000002a492708740_0 .net "is_oper2_immed", 0 0, L_000002a492736440;  alias, 1 drivers
v000002a4927069e0_0 .net "memread", 0 0, L_000002a49272dc80;  alias, 1 drivers
v000002a492708560_0 .net "memwrite", 0 0, L_000002a49272d5a0;  alias, 1 drivers
v000002a492706b20_0 .net "regwrite", 0 0, L_000002a49272d1e0;  alias, 1 drivers
L_000002a49272f440 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750670;
L_000002a49272ea40 .cmp/eq 12, v000002a49271cfd0_0, L_000002a4927506b8;
L_000002a49272eb80 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750700;
L_000002a49272ec20 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750748;
L_000002a49272ecc0 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750790;
L_000002a49272ee00 .cmp/eq 12, v000002a49271cfd0_0, L_000002a4927507d8;
L_000002a49272d820 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750820;
L_000002a49272eea0 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750868;
L_000002a49272efe0 .cmp/eq 12, v000002a49271cfd0_0, L_000002a4927508b0;
L_000002a49272f300 .cmp/eq 12, v000002a49271cfd0_0, L_000002a4927508f8;
L_000002a49272d3c0 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750940;
L_000002a49272f580 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750988;
L_000002a49272f620 .cmp/eq 12, v000002a49271cfd0_0, L_000002a4927509d0;
L_000002a49272f6c0 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750a18;
L_000002a49272f760 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750a60;
L_000002a49272d8c0 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750aa8;
L_000002a49272d0a0 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750af0;
L_000002a49272d140 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750b38;
L_000002a49272d320 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750b80;
L_000002a49272d1e0 .reduce/nor L_000002a4927367c0;
L_000002a49272dc80 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750bc8;
L_000002a49272d5a0 .cmp/eq 12, v000002a49271cfd0_0, L_000002a492750c10;
S_000002a492700680 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002a492700cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002a492719ef0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a492719f28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a492719f60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a492719f98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a492719fd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a49271a008 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a49271a040 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a49271a078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a49271a0b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a49271a0e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a49271a120 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a49271a158 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a49271a190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a49271a1c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a49271a200 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a49271a238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a49271a270 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a49271a2a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a49271a2e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a49271a318 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a49271a350 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a49271a388 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a49271a3c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a49271a3f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a49271a430 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a4927086a0_0 .var "Immed", 31 0;
v000002a4927066c0_0 .net "Inst", 31 0, v000002a49270a860_0;  alias, 1 drivers
v000002a4927087e0_0 .net "opcode", 11 0, v000002a49271cfd0_0;  alias, 1 drivers
E_000002a492679c40 .event anyedge, v000002a492701930_0, v000002a4927066c0_0;
S_000002a4926ffb90 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002a492700cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002a4927075c0_0 .var "Read_data1", 31 0;
v000002a492706c60_0 .var "Read_data2", 31 0;
v000002a4927089c0_0 .net "Read_reg1", 4 0, v000002a49271b4f0_0;  alias, 1 drivers
v000002a4927064e0_0 .net "Read_reg2", 4 0, v000002a49271bb30_0;  alias, 1 drivers
v000002a492706760_0 .net "Write_data", 31 0, L_000002a4927b9c20;  alias, 1 drivers
v000002a492706d00_0 .net "Write_en", 0 0, v000002a49271f2d0_0;  alias, 1 drivers
v000002a492707700_0 .net "Write_reg", 4 0, v000002a49271eab0_0;  alias, 1 drivers
v000002a492707b60_0 .net "clk", 0 0, L_000002a492672170;  alias, 1 drivers
v000002a492707c00_0 .var/i "i", 31 0;
v000002a492707ca0 .array "reg_file", 0 31, 31 0;
v000002a492707d40_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
E_000002a492679a00 .event posedge, v000002a49270c3e0_0;
S_000002a4926ff870 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002a4926ffb90;
 .timescale 0 0;
v000002a492708880_0 .var/i "i", 31 0;
S_000002a492701620 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002a49271a470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a49271a4a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a49271a4e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a49271a518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a49271a550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a49271a588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a49271a5c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a49271a5f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a49271a630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a49271a668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a49271a6a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a49271a6d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a49271a710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a49271a748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a49271a780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a49271a7b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a49271a7f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a49271a828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a49271a860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a49271a898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a49271a8d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a49271a908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a49271a940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a49271a978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a49271a9b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a49270a860_0 .var "ID_INST", 31 0;
v000002a492709b40_0 .var "ID_PC", 31 0;
v000002a49271cfd0_0 .var "ID_opcode", 11 0;
v000002a49271ae10_0 .var "ID_rd_ind", 4 0;
v000002a49271b4f0_0 .var "ID_rs1_ind", 4 0;
v000002a49271bb30_0 .var "ID_rs2_ind", 4 0;
v000002a49271c490_0 .net "IF_FLUSH", 0 0, v000002a49270de20_0;  alias, 1 drivers
v000002a49271bc70_0 .net "IF_INST", 31 0, L_000002a4927358e0;  alias, 1 drivers
v000002a49271c5d0_0 .net "IF_PC", 31 0, v000002a49271cdf0_0;  alias, 1 drivers
v000002a49271bf90_0 .net "clk", 0 0, L_000002a492735e90;  1 drivers
v000002a49271ac30_0 .net "if_id_Write", 0 0, v000002a49270e0a0_0;  alias, 1 drivers
v000002a49271b590_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
E_000002a49267a700 .event posedge, v000002a4926f2c10_0, v000002a49271bf90_0;
S_000002a4926ffeb0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002a49271dbb0_0 .net "EX1_PFC", 31 0, L_000002a492730160;  alias, 1 drivers
v000002a49271db10_0 .net "EX2_PFC", 31 0, v000002a492705710_0;  alias, 1 drivers
v000002a49271e330_0 .net "ID_PFC", 31 0, L_000002a49272daa0;  alias, 1 drivers
v000002a49271f690_0 .net "PC_src", 2 0, L_000002a49272e9a0;  alias, 1 drivers
v000002a49271ee70_0 .net "PC_write", 0 0, v000002a49270e1e0_0;  alias, 1 drivers
L_000002a492750088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a49271dcf0_0 .net/2u *"_ivl_0", 31 0, L_000002a492750088;  1 drivers
v000002a49271f870_0 .net "clk", 0 0, L_000002a492672170;  alias, 1 drivers
v000002a49271f9b0_0 .net "inst", 31 0, L_000002a4927358e0;  alias, 1 drivers
v000002a49271e970_0 .net "inst_mem_in", 31 0, v000002a49271cdf0_0;  alias, 1 drivers
v000002a49271e830_0 .net "pc_reg_in", 31 0, L_000002a4927362f0;  1 drivers
v000002a49271e5b0_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
L_000002a49272f4e0 .arith/sum 32, v000002a49271cdf0_0, L_000002a492750088;
S_000002a4926ffa00 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002a4926ffeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002a4927358e0 .functor BUFZ 32, L_000002a49272ed60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a49271ab90_0 .net "Data_Out", 31 0, L_000002a4927358e0;  alias, 1 drivers
v000002a49271cd50 .array "InstMem", 0 1023, 31 0;
v000002a49271d070_0 .net *"_ivl_0", 31 0, L_000002a49272ed60;  1 drivers
v000002a49271c3f0_0 .net *"_ivl_3", 9 0, L_000002a49272de60;  1 drivers
v000002a49271c7b0_0 .net *"_ivl_4", 11 0, L_000002a49272e540;  1 drivers
L_000002a4927501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a49271aaf0_0 .net *"_ivl_7", 1 0, L_000002a4927501a8;  1 drivers
v000002a49271ad70_0 .net "addr", 31 0, v000002a49271cdf0_0;  alias, 1 drivers
v000002a49271cad0_0 .net "clk", 0 0, L_000002a492672170;  alias, 1 drivers
v000002a49271cb70_0 .var/i "i", 31 0;
L_000002a49272ed60 .array/port v000002a49271cd50, L_000002a49272e540;
L_000002a49272de60 .part v000002a49271cdf0_0, 0, 10;
L_000002a49272e540 .concat [ 10 2 0 0], L_000002a49272de60, L_000002a4927501a8;
S_000002a4927009a0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002a4926ffeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002a492679f00 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002a49271b1d0_0 .net "DataIn", 31 0, L_000002a4927362f0;  alias, 1 drivers
v000002a49271cdf0_0 .var "DataOut", 31 0;
v000002a49271b630_0 .net "PC_Write", 0 0, v000002a49270e1e0_0;  alias, 1 drivers
v000002a49271c350_0 .net "clk", 0 0, L_000002a492672170;  alias, 1 drivers
v000002a49271b090_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
S_000002a492700040 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002a4926ffeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002a49267a440 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002a492672640 .functor NOT 1, L_000002a492734940, C4<0>, C4<0>, C4<0>;
L_000002a4926726b0 .functor NOT 1, L_000002a4927349e0, C4<0>, C4<0>, C4<0>;
L_000002a492672410 .functor AND 1, L_000002a492672640, L_000002a4926726b0, C4<1>, C4<1>;
L_000002a49260c470 .functor NOT 1, L_000002a492734800, C4<0>, C4<0>, C4<0>;
L_000002a49260cf60 .functor AND 1, L_000002a492672410, L_000002a49260c470, C4<1>, C4<1>;
L_000002a49260c550 .functor AND 32, L_000002a492734a80, L_000002a49272f4e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a49260c7f0 .functor NOT 1, L_000002a492734b20, C4<0>, C4<0>, C4<0>;
L_000002a492735fe0 .functor NOT 1, L_000002a492734d00, C4<0>, C4<0>, C4<0>;
L_000002a4927368a0 .functor AND 1, L_000002a49260c7f0, L_000002a492735fe0, C4<1>, C4<1>;
L_000002a492736980 .functor AND 1, L_000002a4927368a0, L_000002a492734bc0, C4<1>, C4<1>;
L_000002a492735bf0 .functor AND 32, L_000002a492734c60, L_000002a49272daa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a492736b40 .functor OR 32, L_000002a49260c550, L_000002a492735bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a492736ad0 .functor NOT 1, L_000002a492734da0, C4<0>, C4<0>, C4<0>;
L_000002a492736bb0 .functor AND 1, L_000002a492736ad0, L_000002a492734e40, C4<1>, C4<1>;
L_000002a492735480 .functor NOT 1, L_000002a49272ddc0, C4<0>, C4<0>, C4<0>;
L_000002a492735870 .functor AND 1, L_000002a492736bb0, L_000002a492735480, C4<1>, C4<1>;
L_000002a492736210 .functor AND 32, L_000002a49272e4a0, v000002a49271cdf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a492736600 .functor OR 32, L_000002a492736b40, L_000002a492736210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a4927363d0 .functor NOT 1, L_000002a49272f3a0, C4<0>, C4<0>, C4<0>;
L_000002a492735f70 .functor AND 1, L_000002a4927363d0, L_000002a49272d640, C4<1>, C4<1>;
L_000002a492735aa0 .functor AND 1, L_000002a492735f70, L_000002a49272d500, C4<1>, C4<1>;
L_000002a492736ec0 .functor AND 32, L_000002a49272eae0, L_000002a492730160, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a492736830 .functor OR 32, L_000002a492736600, L_000002a492736ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a492736670 .functor NOT 1, L_000002a49272e680, C4<0>, C4<0>, C4<0>;
L_000002a492736280 .functor AND 1, L_000002a49272d780, L_000002a492736670, C4<1>, C4<1>;
L_000002a492735b10 .functor NOT 1, L_000002a49272e0e0, C4<0>, C4<0>, C4<0>;
L_000002a492735e20 .functor AND 1, L_000002a492736280, L_000002a492735b10, C4<1>, C4<1>;
L_000002a492735410 .functor AND 32, L_000002a49272f080, v000002a492705710_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a4927362f0 .functor OR 32, L_000002a492736830, L_000002a492735410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a49271c030_0 .net *"_ivl_1", 0 0, L_000002a492734940;  1 drivers
v000002a49271b130_0 .net *"_ivl_11", 0 0, L_000002a492734800;  1 drivers
v000002a49271be50_0 .net *"_ivl_12", 0 0, L_000002a49260c470;  1 drivers
v000002a49271c210_0 .net *"_ivl_14", 0 0, L_000002a49260cf60;  1 drivers
v000002a49271cf30_0 .net *"_ivl_16", 31 0, L_000002a492734a80;  1 drivers
v000002a49271b770_0 .net *"_ivl_18", 31 0, L_000002a49260c550;  1 drivers
v000002a49271ba90_0 .net *"_ivl_2", 0 0, L_000002a492672640;  1 drivers
v000002a49271c850_0 .net *"_ivl_21", 0 0, L_000002a492734b20;  1 drivers
v000002a49271b6d0_0 .net *"_ivl_22", 0 0, L_000002a49260c7f0;  1 drivers
v000002a49271c0d0_0 .net *"_ivl_25", 0 0, L_000002a492734d00;  1 drivers
v000002a49271cc10_0 .net *"_ivl_26", 0 0, L_000002a492735fe0;  1 drivers
v000002a49271b810_0 .net *"_ivl_28", 0 0, L_000002a4927368a0;  1 drivers
v000002a49271b270_0 .net *"_ivl_31", 0 0, L_000002a492734bc0;  1 drivers
v000002a49271b8b0_0 .net *"_ivl_32", 0 0, L_000002a492736980;  1 drivers
v000002a49271c670_0 .net *"_ivl_34", 31 0, L_000002a492734c60;  1 drivers
v000002a49271bd10_0 .net *"_ivl_36", 31 0, L_000002a492735bf0;  1 drivers
v000002a49271ccb0_0 .net *"_ivl_38", 31 0, L_000002a492736b40;  1 drivers
v000002a49271d1b0_0 .net *"_ivl_41", 0 0, L_000002a492734da0;  1 drivers
v000002a49271b9f0_0 .net *"_ivl_42", 0 0, L_000002a492736ad0;  1 drivers
v000002a49271bbd0_0 .net *"_ivl_45", 0 0, L_000002a492734e40;  1 drivers
v000002a49271b950_0 .net *"_ivl_46", 0 0, L_000002a492736bb0;  1 drivers
v000002a49271c990_0 .net *"_ivl_49", 0 0, L_000002a49272ddc0;  1 drivers
v000002a49271b310_0 .net *"_ivl_5", 0 0, L_000002a4927349e0;  1 drivers
v000002a49271acd0_0 .net *"_ivl_50", 0 0, L_000002a492735480;  1 drivers
v000002a49271c8f0_0 .net *"_ivl_52", 0 0, L_000002a492735870;  1 drivers
v000002a49271aeb0_0 .net *"_ivl_54", 31 0, L_000002a49272e4a0;  1 drivers
v000002a49271aa50_0 .net *"_ivl_56", 31 0, L_000002a492736210;  1 drivers
v000002a49271bdb0_0 .net *"_ivl_58", 31 0, L_000002a492736600;  1 drivers
v000002a49271bef0_0 .net *"_ivl_6", 0 0, L_000002a4926726b0;  1 drivers
v000002a49271c170_0 .net *"_ivl_61", 0 0, L_000002a49272f3a0;  1 drivers
v000002a49271c710_0 .net *"_ivl_62", 0 0, L_000002a4927363d0;  1 drivers
v000002a49271ce90_0 .net *"_ivl_65", 0 0, L_000002a49272d640;  1 drivers
v000002a49271d110_0 .net *"_ivl_66", 0 0, L_000002a492735f70;  1 drivers
v000002a49271c2b0_0 .net *"_ivl_69", 0 0, L_000002a49272d500;  1 drivers
v000002a49271aff0_0 .net *"_ivl_70", 0 0, L_000002a492735aa0;  1 drivers
v000002a49271ca30_0 .net *"_ivl_72", 31 0, L_000002a49272eae0;  1 drivers
v000002a49271af50_0 .net *"_ivl_74", 31 0, L_000002a492736ec0;  1 drivers
v000002a49271b3b0_0 .net *"_ivl_76", 31 0, L_000002a492736830;  1 drivers
v000002a49271b450_0 .net *"_ivl_79", 0 0, L_000002a49272d780;  1 drivers
v000002a49271ed30_0 .net *"_ivl_8", 0 0, L_000002a492672410;  1 drivers
v000002a49271dc50_0 .net *"_ivl_81", 0 0, L_000002a49272e680;  1 drivers
v000002a49271da70_0 .net *"_ivl_82", 0 0, L_000002a492736670;  1 drivers
v000002a49271d7f0_0 .net *"_ivl_84", 0 0, L_000002a492736280;  1 drivers
v000002a49271f910_0 .net *"_ivl_87", 0 0, L_000002a49272e0e0;  1 drivers
v000002a49271d4d0_0 .net *"_ivl_88", 0 0, L_000002a492735b10;  1 drivers
v000002a49271e010_0 .net *"_ivl_90", 0 0, L_000002a492735e20;  1 drivers
v000002a49271ebf0_0 .net *"_ivl_92", 31 0, L_000002a49272f080;  1 drivers
v000002a49271efb0_0 .net *"_ivl_94", 31 0, L_000002a492735410;  1 drivers
v000002a49271edd0_0 .net "ina", 31 0, L_000002a49272f4e0;  1 drivers
v000002a49271e650_0 .net "inb", 31 0, L_000002a49272daa0;  alias, 1 drivers
v000002a49271d890_0 .net "inc", 31 0, v000002a49271cdf0_0;  alias, 1 drivers
v000002a49271d610_0 .net "ind", 31 0, L_000002a492730160;  alias, 1 drivers
v000002a49271e470_0 .net "ine", 31 0, v000002a492705710_0;  alias, 1 drivers
L_000002a4927500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a49271d430_0 .net "inf", 31 0, L_000002a4927500d0;  1 drivers
L_000002a492750118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a49271df70_0 .net "ing", 31 0, L_000002a492750118;  1 drivers
L_000002a492750160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a49271e150_0 .net "inh", 31 0, L_000002a492750160;  1 drivers
v000002a49271d930_0 .net "out", 31 0, L_000002a4927362f0;  alias, 1 drivers
v000002a49271d9d0_0 .net "sel", 2 0, L_000002a49272e9a0;  alias, 1 drivers
L_000002a492734940 .part L_000002a49272e9a0, 2, 1;
L_000002a4927349e0 .part L_000002a49272e9a0, 1, 1;
L_000002a492734800 .part L_000002a49272e9a0, 0, 1;
LS_000002a492734a80_0_0 .concat [ 1 1 1 1], L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60;
LS_000002a492734a80_0_4 .concat [ 1 1 1 1], L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60;
LS_000002a492734a80_0_8 .concat [ 1 1 1 1], L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60;
LS_000002a492734a80_0_12 .concat [ 1 1 1 1], L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60;
LS_000002a492734a80_0_16 .concat [ 1 1 1 1], L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60;
LS_000002a492734a80_0_20 .concat [ 1 1 1 1], L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60;
LS_000002a492734a80_0_24 .concat [ 1 1 1 1], L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60;
LS_000002a492734a80_0_28 .concat [ 1 1 1 1], L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60, L_000002a49260cf60;
LS_000002a492734a80_1_0 .concat [ 4 4 4 4], LS_000002a492734a80_0_0, LS_000002a492734a80_0_4, LS_000002a492734a80_0_8, LS_000002a492734a80_0_12;
LS_000002a492734a80_1_4 .concat [ 4 4 4 4], LS_000002a492734a80_0_16, LS_000002a492734a80_0_20, LS_000002a492734a80_0_24, LS_000002a492734a80_0_28;
L_000002a492734a80 .concat [ 16 16 0 0], LS_000002a492734a80_1_0, LS_000002a492734a80_1_4;
L_000002a492734b20 .part L_000002a49272e9a0, 2, 1;
L_000002a492734d00 .part L_000002a49272e9a0, 1, 1;
L_000002a492734bc0 .part L_000002a49272e9a0, 0, 1;
LS_000002a492734c60_0_0 .concat [ 1 1 1 1], L_000002a492736980, L_000002a492736980, L_000002a492736980, L_000002a492736980;
LS_000002a492734c60_0_4 .concat [ 1 1 1 1], L_000002a492736980, L_000002a492736980, L_000002a492736980, L_000002a492736980;
LS_000002a492734c60_0_8 .concat [ 1 1 1 1], L_000002a492736980, L_000002a492736980, L_000002a492736980, L_000002a492736980;
LS_000002a492734c60_0_12 .concat [ 1 1 1 1], L_000002a492736980, L_000002a492736980, L_000002a492736980, L_000002a492736980;
LS_000002a492734c60_0_16 .concat [ 1 1 1 1], L_000002a492736980, L_000002a492736980, L_000002a492736980, L_000002a492736980;
LS_000002a492734c60_0_20 .concat [ 1 1 1 1], L_000002a492736980, L_000002a492736980, L_000002a492736980, L_000002a492736980;
LS_000002a492734c60_0_24 .concat [ 1 1 1 1], L_000002a492736980, L_000002a492736980, L_000002a492736980, L_000002a492736980;
LS_000002a492734c60_0_28 .concat [ 1 1 1 1], L_000002a492736980, L_000002a492736980, L_000002a492736980, L_000002a492736980;
LS_000002a492734c60_1_0 .concat [ 4 4 4 4], LS_000002a492734c60_0_0, LS_000002a492734c60_0_4, LS_000002a492734c60_0_8, LS_000002a492734c60_0_12;
LS_000002a492734c60_1_4 .concat [ 4 4 4 4], LS_000002a492734c60_0_16, LS_000002a492734c60_0_20, LS_000002a492734c60_0_24, LS_000002a492734c60_0_28;
L_000002a492734c60 .concat [ 16 16 0 0], LS_000002a492734c60_1_0, LS_000002a492734c60_1_4;
L_000002a492734da0 .part L_000002a49272e9a0, 2, 1;
L_000002a492734e40 .part L_000002a49272e9a0, 1, 1;
L_000002a49272ddc0 .part L_000002a49272e9a0, 0, 1;
LS_000002a49272e4a0_0_0 .concat [ 1 1 1 1], L_000002a492735870, L_000002a492735870, L_000002a492735870, L_000002a492735870;
LS_000002a49272e4a0_0_4 .concat [ 1 1 1 1], L_000002a492735870, L_000002a492735870, L_000002a492735870, L_000002a492735870;
LS_000002a49272e4a0_0_8 .concat [ 1 1 1 1], L_000002a492735870, L_000002a492735870, L_000002a492735870, L_000002a492735870;
LS_000002a49272e4a0_0_12 .concat [ 1 1 1 1], L_000002a492735870, L_000002a492735870, L_000002a492735870, L_000002a492735870;
LS_000002a49272e4a0_0_16 .concat [ 1 1 1 1], L_000002a492735870, L_000002a492735870, L_000002a492735870, L_000002a492735870;
LS_000002a49272e4a0_0_20 .concat [ 1 1 1 1], L_000002a492735870, L_000002a492735870, L_000002a492735870, L_000002a492735870;
LS_000002a49272e4a0_0_24 .concat [ 1 1 1 1], L_000002a492735870, L_000002a492735870, L_000002a492735870, L_000002a492735870;
LS_000002a49272e4a0_0_28 .concat [ 1 1 1 1], L_000002a492735870, L_000002a492735870, L_000002a492735870, L_000002a492735870;
LS_000002a49272e4a0_1_0 .concat [ 4 4 4 4], LS_000002a49272e4a0_0_0, LS_000002a49272e4a0_0_4, LS_000002a49272e4a0_0_8, LS_000002a49272e4a0_0_12;
LS_000002a49272e4a0_1_4 .concat [ 4 4 4 4], LS_000002a49272e4a0_0_16, LS_000002a49272e4a0_0_20, LS_000002a49272e4a0_0_24, LS_000002a49272e4a0_0_28;
L_000002a49272e4a0 .concat [ 16 16 0 0], LS_000002a49272e4a0_1_0, LS_000002a49272e4a0_1_4;
L_000002a49272f3a0 .part L_000002a49272e9a0, 2, 1;
L_000002a49272d640 .part L_000002a49272e9a0, 1, 1;
L_000002a49272d500 .part L_000002a49272e9a0, 0, 1;
LS_000002a49272eae0_0_0 .concat [ 1 1 1 1], L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0;
LS_000002a49272eae0_0_4 .concat [ 1 1 1 1], L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0;
LS_000002a49272eae0_0_8 .concat [ 1 1 1 1], L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0;
LS_000002a49272eae0_0_12 .concat [ 1 1 1 1], L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0;
LS_000002a49272eae0_0_16 .concat [ 1 1 1 1], L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0;
LS_000002a49272eae0_0_20 .concat [ 1 1 1 1], L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0;
LS_000002a49272eae0_0_24 .concat [ 1 1 1 1], L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0;
LS_000002a49272eae0_0_28 .concat [ 1 1 1 1], L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0, L_000002a492735aa0;
LS_000002a49272eae0_1_0 .concat [ 4 4 4 4], LS_000002a49272eae0_0_0, LS_000002a49272eae0_0_4, LS_000002a49272eae0_0_8, LS_000002a49272eae0_0_12;
LS_000002a49272eae0_1_4 .concat [ 4 4 4 4], LS_000002a49272eae0_0_16, LS_000002a49272eae0_0_20, LS_000002a49272eae0_0_24, LS_000002a49272eae0_0_28;
L_000002a49272eae0 .concat [ 16 16 0 0], LS_000002a49272eae0_1_0, LS_000002a49272eae0_1_4;
L_000002a49272d780 .part L_000002a49272e9a0, 2, 1;
L_000002a49272e680 .part L_000002a49272e9a0, 1, 1;
L_000002a49272e0e0 .part L_000002a49272e9a0, 0, 1;
LS_000002a49272f080_0_0 .concat [ 1 1 1 1], L_000002a492735e20, L_000002a492735e20, L_000002a492735e20, L_000002a492735e20;
LS_000002a49272f080_0_4 .concat [ 1 1 1 1], L_000002a492735e20, L_000002a492735e20, L_000002a492735e20, L_000002a492735e20;
LS_000002a49272f080_0_8 .concat [ 1 1 1 1], L_000002a492735e20, L_000002a492735e20, L_000002a492735e20, L_000002a492735e20;
LS_000002a49272f080_0_12 .concat [ 1 1 1 1], L_000002a492735e20, L_000002a492735e20, L_000002a492735e20, L_000002a492735e20;
LS_000002a49272f080_0_16 .concat [ 1 1 1 1], L_000002a492735e20, L_000002a492735e20, L_000002a492735e20, L_000002a492735e20;
LS_000002a49272f080_0_20 .concat [ 1 1 1 1], L_000002a492735e20, L_000002a492735e20, L_000002a492735e20, L_000002a492735e20;
LS_000002a49272f080_0_24 .concat [ 1 1 1 1], L_000002a492735e20, L_000002a492735e20, L_000002a492735e20, L_000002a492735e20;
LS_000002a49272f080_0_28 .concat [ 1 1 1 1], L_000002a492735e20, L_000002a492735e20, L_000002a492735e20, L_000002a492735e20;
LS_000002a49272f080_1_0 .concat [ 4 4 4 4], LS_000002a49272f080_0_0, LS_000002a49272f080_0_4, LS_000002a49272f080_0_8, LS_000002a49272f080_0_12;
LS_000002a49272f080_1_4 .concat [ 4 4 4 4], LS_000002a49272f080_0_16, LS_000002a49272f080_0_20, LS_000002a49272f080_0_24, LS_000002a49272f080_0_28;
L_000002a49272f080 .concat [ 16 16 0 0], LS_000002a49272f080_1_0, LS_000002a49272f080_1_4;
S_000002a4927001d0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002a49271f5f0_0 .net "Write_Data", 31 0, v000002a4926f2df0_0;  alias, 1 drivers
v000002a49271f0f0_0 .net "addr", 31 0, v000002a4926f2d50_0;  alias, 1 drivers
v000002a49271ded0_0 .net "clk", 0 0, L_000002a492672170;  alias, 1 drivers
v000002a49271d250_0 .net "mem_out", 31 0, v000002a49271f410_0;  alias, 1 drivers
v000002a49271e1f0_0 .net "mem_read", 0 0, v000002a4926f2210_0;  alias, 1 drivers
v000002a49271e6f0_0 .net "mem_write", 0 0, v000002a4926f2990_0;  alias, 1 drivers
S_000002a492700b30 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002a4927001d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002a49271dd90 .array "DataMem", 1023 0, 31 0;
v000002a49271d6b0_0 .net "Data_In", 31 0, v000002a4926f2df0_0;  alias, 1 drivers
v000002a49271f410_0 .var "Data_Out", 31 0;
v000002a49271e3d0_0 .net "Write_en", 0 0, v000002a4926f2990_0;  alias, 1 drivers
v000002a49271de30_0 .net "addr", 31 0, v000002a4926f2d50_0;  alias, 1 drivers
v000002a49271e0b0_0 .net "clk", 0 0, L_000002a492672170;  alias, 1 drivers
v000002a49271e510_0 .var/i "i", 31 0;
S_000002a4927004f0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002a49272ca20 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a49272ca58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a49272ca90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a49272cac8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a49272cb00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a49272cb38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a49272cb70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a49272cba8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a49272cbe0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a49272cc18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a49272cc50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a49272cc88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a49272ccc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a49272ccf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a49272cd30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a49272cd68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a49272cda0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a49272cdd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a49272ce10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a49272ce48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a49272ce80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a49272ceb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a49272cef0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a49272cf28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a49272cf60 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a49271f370_0 .net "MEM_ALU_OUT", 31 0, v000002a4926f2d50_0;  alias, 1 drivers
v000002a49271d2f0_0 .net "MEM_Data_mem_out", 31 0, v000002a49271f410_0;  alias, 1 drivers
v000002a49271f190_0 .net "MEM_memread", 0 0, v000002a4926f2210_0;  alias, 1 drivers
v000002a49271e290_0 .net "MEM_opcode", 11 0, v000002a4926f2350_0;  alias, 1 drivers
v000002a49271e790_0 .net "MEM_rd_ind", 4 0, v000002a4926f22b0_0;  alias, 1 drivers
v000002a49271f7d0_0 .net "MEM_rd_indzero", 0 0, v000002a4926f2fd0_0;  alias, 1 drivers
v000002a49271e8d0_0 .net "MEM_regwrite", 0 0, v000002a4926f2670_0;  alias, 1 drivers
v000002a49271ea10_0 .var "WB_ALU_OUT", 31 0;
v000002a49271ef10_0 .var "WB_Data_mem_out", 31 0;
v000002a49271f050_0 .var "WB_memread", 0 0;
v000002a49271eab0_0 .var "WB_rd_ind", 4 0;
v000002a49271eb50_0 .var "WB_rd_indzero", 0 0;
v000002a49271f2d0_0 .var "WB_regwrite", 0 0;
v000002a49271ec90_0 .net "clk", 0 0, L_000002a49274b7b0;  1 drivers
v000002a49271d570_0 .var "hlt", 0 0;
v000002a49271d390_0 .net "rst", 0 0, v000002a492733720_0;  alias, 1 drivers
E_000002a49267a3c0 .event posedge, v000002a4926f2c10_0, v000002a49271ec90_0;
S_000002a492700810 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000002a4924996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002a49274c3f0 .functor AND 32, v000002a49271ef10_0, L_000002a4927a49f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a49274c4d0 .functor NOT 1, v000002a49271f050_0, C4<0>, C4<0>, C4<0>;
L_000002a49274c540 .functor AND 32, v000002a49271ea10_0, L_000002a4927a2f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a4927b9c20 .functor OR 32, L_000002a49274c3f0, L_000002a49274c540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a49271f230_0 .net "Write_Data_RegFile", 31 0, L_000002a4927b9c20;  alias, 1 drivers
v000002a49271f4b0_0 .net *"_ivl_0", 31 0, L_000002a4927a49f0;  1 drivers
v000002a49271f550_0 .net *"_ivl_2", 31 0, L_000002a49274c3f0;  1 drivers
v000002a49271f730_0 .net *"_ivl_4", 0 0, L_000002a49274c4d0;  1 drivers
v000002a49271d750_0 .net *"_ivl_6", 31 0, L_000002a4927a2f10;  1 drivers
v000002a492721df0_0 .net *"_ivl_8", 31 0, L_000002a49274c540;  1 drivers
v000002a4927210d0_0 .net "alu_out", 31 0, v000002a49271ea10_0;  alias, 1 drivers
v000002a492721850_0 .net "mem_out", 31 0, v000002a49271ef10_0;  alias, 1 drivers
v000002a492720bd0_0 .net "mem_read", 0 0, v000002a49271f050_0;  alias, 1 drivers
LS_000002a4927a49f0_0_0 .concat [ 1 1 1 1], v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0;
LS_000002a4927a49f0_0_4 .concat [ 1 1 1 1], v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0;
LS_000002a4927a49f0_0_8 .concat [ 1 1 1 1], v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0;
LS_000002a4927a49f0_0_12 .concat [ 1 1 1 1], v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0;
LS_000002a4927a49f0_0_16 .concat [ 1 1 1 1], v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0;
LS_000002a4927a49f0_0_20 .concat [ 1 1 1 1], v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0;
LS_000002a4927a49f0_0_24 .concat [ 1 1 1 1], v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0;
LS_000002a4927a49f0_0_28 .concat [ 1 1 1 1], v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0, v000002a49271f050_0;
LS_000002a4927a49f0_1_0 .concat [ 4 4 4 4], LS_000002a4927a49f0_0_0, LS_000002a4927a49f0_0_4, LS_000002a4927a49f0_0_8, LS_000002a4927a49f0_0_12;
LS_000002a4927a49f0_1_4 .concat [ 4 4 4 4], LS_000002a4927a49f0_0_16, LS_000002a4927a49f0_0_20, LS_000002a4927a49f0_0_24, LS_000002a4927a49f0_0_28;
L_000002a4927a49f0 .concat [ 16 16 0 0], LS_000002a4927a49f0_1_0, LS_000002a4927a49f0_1_4;
LS_000002a4927a2f10_0_0 .concat [ 1 1 1 1], L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0;
LS_000002a4927a2f10_0_4 .concat [ 1 1 1 1], L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0;
LS_000002a4927a2f10_0_8 .concat [ 1 1 1 1], L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0;
LS_000002a4927a2f10_0_12 .concat [ 1 1 1 1], L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0;
LS_000002a4927a2f10_0_16 .concat [ 1 1 1 1], L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0;
LS_000002a4927a2f10_0_20 .concat [ 1 1 1 1], L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0;
LS_000002a4927a2f10_0_24 .concat [ 1 1 1 1], L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0;
LS_000002a4927a2f10_0_28 .concat [ 1 1 1 1], L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0, L_000002a49274c4d0;
LS_000002a4927a2f10_1_0 .concat [ 4 4 4 4], LS_000002a4927a2f10_0_0, LS_000002a4927a2f10_0_4, LS_000002a4927a2f10_0_8, LS_000002a4927a2f10_0_12;
LS_000002a4927a2f10_1_4 .concat [ 4 4 4 4], LS_000002a4927a2f10_0_16, LS_000002a4927a2f10_0_20, LS_000002a4927a2f10_0_24, LS_000002a4927a2f10_0_28;
L_000002a4927a2f10 .concat [ 16 16 0 0], LS_000002a4927a2f10_1_0, LS_000002a4927a2f10_1_4;
    .scope S_000002a4927009a0;
T_0 ;
    %wait E_000002a492679c00;
    %load/vec4 v000002a49271b090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a49271cdf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a49271b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002a49271b1d0_0;
    %assign/vec4 v000002a49271cdf0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a4926ffa00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a49271cb70_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002a49271cb70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a49271cb70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %load/vec4 v000002a49271cb70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a49271cb70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271cd50, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002a492701620;
T_2 ;
    %wait E_000002a49267a700;
    %load/vec4 v000002a49271b590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002a492709b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a49270a860_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a49271ae10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a49271bb30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a49271b4f0_0, 0;
    %assign/vec4 v000002a49271cfd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002a49271ac30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002a49271c490_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002a492709b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a49270a860_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a49271ae10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a49271bb30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a49271b4f0_0, 0;
    %assign/vec4 v000002a49271cfd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002a49271ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002a49271bc70_0;
    %assign/vec4 v000002a49270a860_0, 0;
    %load/vec4 v000002a49271c5d0_0;
    %assign/vec4 v000002a492709b40_0, 0;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002a49271bb30_0, 0;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a49271cfd0_0, 4, 5;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a49271cfd0_0, 4, 5;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002a49271bc70_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002a49271b4f0_0, 0;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002a49271ae10_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002a49271ae10_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002a49271bc70_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002a49271ae10_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a4926ffb90;
T_3 ;
    %wait E_000002a492679c00;
    %load/vec4 v000002a492707d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a492707c00_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002a492707c00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a492707c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a492707ca0, 0, 4;
    %load/vec4 v000002a492707c00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a492707c00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002a492707700_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002a492706d00_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002a492706760_0;
    %load/vec4 v000002a492707700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a492707ca0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a492707ca0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a4926ffb90;
T_4 ;
    %wait E_000002a492679a00;
    %load/vec4 v000002a492707700_0;
    %load/vec4 v000002a4927089c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002a492707700_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002a492706d00_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002a492706760_0;
    %assign/vec4 v000002a4927075c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002a4927089c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002a492707ca0, 4;
    %assign/vec4 v000002a4927075c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a4926ffb90;
T_5 ;
    %wait E_000002a492679a00;
    %load/vec4 v000002a492707700_0;
    %load/vec4 v000002a4927064e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002a492707700_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002a492706d00_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002a492706760_0;
    %assign/vec4 v000002a492706c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002a4927064e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002a492707ca0, 4;
    %assign/vec4 v000002a492706c60_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a4926ffb90;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002a4926ff870;
    %jmp t_0;
    .scope S_000002a4926ff870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a492708880_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002a492708880_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002a492708880_0;
    %ix/getv/s 4, v000002a492708880_0;
    %load/vec4a v000002a492707ca0, 4;
    %ix/getv/s 4, v000002a492708880_0;
    %load/vec4a v000002a492707ca0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002a492708880_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a492708880_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002a4926ffb90;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002a492700680;
T_7 ;
    %wait E_000002a492679c40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a4927086a0_0, 0, 32;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002a4927066c0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002a4927086a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002a4927066c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002a4927086a0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a4927087e0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000002a4927066c0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002a4927066c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002a4927086a0_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002a492701490;
T_8 ;
    %wait E_000002a492679c00;
    %load/vec4 v000002a49270c160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a49270d9c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002a49270cde0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a49270cde0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002a49270d9c0_0;
    %load/vec4 v000002a49270db00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a49270d9c0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a49270d9c0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a49270d9c0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002a49270d9c0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a49270d9c0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a49270d9c0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002a492701490;
T_9 ;
    %wait E_000002a492679c00;
    %load/vec4 v000002a49270c160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270c840_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002a49270d100_0;
    %assign/vec4 v000002a49270c840_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002a492701300;
T_10 ;
    %wait E_000002a4926798c0;
    %load/vec4 v000002a49270e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a49270e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a49270e0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270de20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a49270c0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a49270cca0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002a49270cac0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002a49270cb60_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002a49270cfc0_0;
    %load/vec4 v000002a49270d6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002a49270d060_0;
    %load/vec4 v000002a49270d6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002a49270cc00_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002a49270d740_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002a49270cfc0_0;
    %load/vec4 v000002a49270c020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002a49270d060_0;
    %load/vec4 v000002a49270c020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270e1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270e0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270de20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a49270c0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270cca0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002a49270cd40_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a49270e0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a49270de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270c0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270cca0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a49270e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a49270e0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270de20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270c0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a49270cca0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002a492700e50;
T_11 ;
    %wait E_000002a492679b40;
    %load/vec4 v000002a492703910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002a492703050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492702330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4927023d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492701cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492702290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4927021f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492702970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492703370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492703c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492702a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492702fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492703eb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492702650_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492702e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492702150_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a492703ff0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a4927030f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a492702bf0_0, 0;
    %assign/vec4 v000002a4927025b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002a492703230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002a492701930_0;
    %assign/vec4 v000002a4927025b0_0, 0;
    %load/vec4 v000002a492703690_0;
    %assign/vec4 v000002a492702bf0_0, 0;
    %load/vec4 v000002a492703730_0;
    %assign/vec4 v000002a4927030f0_0, 0;
    %load/vec4 v000002a492702d30_0;
    %assign/vec4 v000002a492703ff0_0, 0;
    %load/vec4 v000002a4927026f0_0;
    %assign/vec4 v000002a492702150_0, 0;
    %load/vec4 v000002a492703550_0;
    %assign/vec4 v000002a492702e70_0, 0;
    %load/vec4 v000002a492701e30_0;
    %assign/vec4 v000002a492702650_0, 0;
    %load/vec4 v000002a4927034b0_0;
    %assign/vec4 v000002a492703eb0_0, 0;
    %load/vec4 v000002a492702b50_0;
    %assign/vec4 v000002a492702fb0_0, 0;
    %load/vec4 v000002a492703410_0;
    %assign/vec4 v000002a492702a10_0, 0;
    %load/vec4 v000002a492702830_0;
    %assign/vec4 v000002a492703c30_0, 0;
    %load/vec4 v000002a4927019d0_0;
    %assign/vec4 v000002a492703370_0, 0;
    %load/vec4 v000002a492703cd0_0;
    %assign/vec4 v000002a492702970_0, 0;
    %load/vec4 v000002a492702ab0_0;
    %assign/vec4 v000002a4927021f0_0, 0;
    %load/vec4 v000002a492701c50_0;
    %assign/vec4 v000002a492702290_0, 0;
    %load/vec4 v000002a492702c90_0;
    %assign/vec4 v000002a492701cf0_0, 0;
    %load/vec4 v000002a492703190_0;
    %assign/vec4 v000002a4927023d0_0, 0;
    %load/vec4 v000002a4927028d0_0;
    %assign/vec4 v000002a492702330_0, 0;
    %load/vec4 v000002a492702dd0_0;
    %assign/vec4 v000002a492703050_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002a492703050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492702330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4927023d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492701cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492702290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4927021f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492702970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492703370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492703c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492702a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492702fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492703eb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492702650_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492702e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492702150_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a492703ff0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a4927030f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a492702bf0_0, 0;
    %assign/vec4 v000002a4927025b0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002a4926ffd20;
T_12 ;
    %wait E_000002a49267a300;
    %load/vec4 v000002a49270c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002a492704b30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492705710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492704db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4927048b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4927052b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492704a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492704e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492704090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492705350_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492704950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492704f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492705170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492704270_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a4927053f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492705210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a4927049f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a492705490_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a492704130_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002a4927050d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492705030_0, 0;
    %assign/vec4 v000002a492704770_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002a49270da60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002a4927039b0_0;
    %assign/vec4 v000002a492704770_0, 0;
    %load/vec4 v000002a492703a50_0;
    %assign/vec4 v000002a492705030_0, 0;
    %load/vec4 v000002a492705530_0;
    %assign/vec4 v000002a4927050d0_0, 0;
    %load/vec4 v000002a492704310_0;
    %assign/vec4 v000002a492704130_0, 0;
    %load/vec4 v000002a4927041d0_0;
    %assign/vec4 v000002a492705490_0, 0;
    %load/vec4 v000002a492704c70_0;
    %assign/vec4 v000002a4927049f0_0, 0;
    %load/vec4 v000002a492703af0_0;
    %assign/vec4 v000002a492705210_0, 0;
    %load/vec4 v000002a4927043b0_0;
    %assign/vec4 v000002a4927053f0_0, 0;
    %load/vec4 v000002a4927055d0_0;
    %assign/vec4 v000002a492704270_0, 0;
    %load/vec4 v000002a4927046d0_0;
    %assign/vec4 v000002a492705170_0, 0;
    %load/vec4 v000002a492704590_0;
    %assign/vec4 v000002a492704f90_0, 0;
    %load/vec4 v000002a492705670_0;
    %assign/vec4 v000002a492704950_0, 0;
    %load/vec4 v000002a492704d10_0;
    %assign/vec4 v000002a492705350_0, 0;
    %load/vec4 v000002a492704ef0_0;
    %assign/vec4 v000002a492704090_0, 0;
    %load/vec4 v000002a4927044f0_0;
    %assign/vec4 v000002a492704e50_0, 0;
    %load/vec4 v000002a492704810_0;
    %assign/vec4 v000002a492704a90_0, 0;
    %load/vec4 v000002a492704450_0;
    %assign/vec4 v000002a4927052b0_0, 0;
    %load/vec4 v000002a492704bd0_0;
    %assign/vec4 v000002a4927048b0_0, 0;
    %load/vec4 v000002a492703d70_0;
    %assign/vec4 v000002a492704db0_0, 0;
    %load/vec4 v000002a492703b90_0;
    %assign/vec4 v000002a492705710_0, 0;
    %load/vec4 v000002a492704630_0;
    %assign/vec4 v000002a492704b30_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002a492704b30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492705710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492704db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4927048b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4927052b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492704a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492704e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492704090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492705350_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492704950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492704f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a492705170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492704270_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a4927053f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492705210_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a4927049f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a492705490_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a492704130_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002a4927050d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a492705030_0, 0;
    %assign/vec4 v000002a492704770_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002a4924bc8c0;
T_13 ;
    %wait E_000002a492679600;
    %load/vec4 v000002a4926f6400_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002a4926f8700_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002a4924c3300;
T_14 ;
    %wait E_000002a492678d80;
    %load/vec4 v000002a4926f6360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002a4926f6e00_0;
    %pad/u 33;
    %load/vec4 v000002a4926f8660_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002a4926f7a80_0, 0;
    %assign/vec4 v000002a4926f7120_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002a4926f6e00_0;
    %pad/u 33;
    %load/vec4 v000002a4926f8660_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002a4926f7a80_0, 0;
    %assign/vec4 v000002a4926f7120_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002a4926f6e00_0;
    %pad/u 33;
    %load/vec4 v000002a4926f8660_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002a4926f7a80_0, 0;
    %assign/vec4 v000002a4926f7120_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002a4926f6e00_0;
    %pad/u 33;
    %load/vec4 v000002a4926f8660_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002a4926f7a80_0, 0;
    %assign/vec4 v000002a4926f7120_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002a4926f6e00_0;
    %pad/u 33;
    %load/vec4 v000002a4926f8660_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002a4926f7a80_0, 0;
    %assign/vec4 v000002a4926f7120_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002a4926f6e00_0;
    %pad/u 33;
    %load/vec4 v000002a4926f8660_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002a4926f7a80_0, 0;
    %assign/vec4 v000002a4926f7120_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002a4926f8660_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002a4926f7120_0;
    %load/vec4 v000002a4926f8660_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002a4926f6e00_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002a4926f8660_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002a4926f8660_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002a4926f7120_0, 0;
    %load/vec4 v000002a4926f6e00_0;
    %ix/getv 4, v000002a4926f8660_0;
    %shiftl 4;
    %assign/vec4 v000002a4926f7a80_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002a4926f8660_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002a4926f7120_0;
    %load/vec4 v000002a4926f8660_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002a4926f6e00_0;
    %load/vec4 v000002a4926f8660_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002a4926f8660_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002a4926f7120_0, 0;
    %load/vec4 v000002a4926f6e00_0;
    %ix/getv 4, v000002a4926f8660_0;
    %shiftr 4;
    %assign/vec4 v000002a4926f7a80_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a4926f7120_0, 0;
    %load/vec4 v000002a4926f6e00_0;
    %load/vec4 v000002a4926f8660_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002a4926f7a80_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a4926f7120_0, 0;
    %load/vec4 v000002a4926f8660_0;
    %load/vec4 v000002a4926f6e00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002a4926f7a80_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002a492546b50;
T_15 ;
    %wait E_000002a492679840;
    %load/vec4 v000002a4926f2c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002a4926f2fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4926f2670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4926f2990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a4926f2210_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002a4926f2350_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a4926f22b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a4926f2df0_0, 0;
    %assign/vec4 v000002a4926f2d50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002a492616900_0;
    %assign/vec4 v000002a4926f2d50_0, 0;
    %load/vec4 v000002a4926f2030_0;
    %assign/vec4 v000002a4926f2df0_0, 0;
    %load/vec4 v000002a4926f3390_0;
    %assign/vec4 v000002a4926f22b0_0, 0;
    %load/vec4 v000002a4925ff130_0;
    %assign/vec4 v000002a4926f2350_0, 0;
    %load/vec4 v000002a492616a40_0;
    %assign/vec4 v000002a4926f2210_0, 0;
    %load/vec4 v000002a4925fe7d0_0;
    %assign/vec4 v000002a4926f2990_0, 0;
    %load/vec4 v000002a4926f4510_0;
    %assign/vec4 v000002a4926f2670_0, 0;
    %load/vec4 v000002a4926f43d0_0;
    %assign/vec4 v000002a4926f2fd0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002a492700b30;
T_16 ;
    %wait E_000002a492679a00;
    %load/vec4 v000002a49271e3d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002a49271d6b0_0;
    %load/vec4 v000002a49271de30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271dd90, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002a492700b30;
T_17 ;
    %wait E_000002a492679a00;
    %load/vec4 v000002a49271de30_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002a49271dd90, 4;
    %assign/vec4 v000002a49271f410_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002a492700b30;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a49271e510_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002a49271e510_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a49271e510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a49271dd90, 0, 4;
    %load/vec4 v000002a49271e510_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a49271e510_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002a492700b30;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a49271e510_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002a49271e510_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002a49271e510_0;
    %load/vec4a v000002a49271dd90, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002a49271e510_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002a49271e510_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a49271e510_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002a4927004f0;
T_20 ;
    %wait E_000002a49267a3c0;
    %load/vec4 v000002a49271d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002a49271eb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a49271d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a49271f2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a49271f050_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a49271eab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a49271ef10_0, 0;
    %assign/vec4 v000002a49271ea10_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002a49271f370_0;
    %assign/vec4 v000002a49271ea10_0, 0;
    %load/vec4 v000002a49271d2f0_0;
    %assign/vec4 v000002a49271ef10_0, 0;
    %load/vec4 v000002a49271f190_0;
    %assign/vec4 v000002a49271f050_0, 0;
    %load/vec4 v000002a49271e790_0;
    %assign/vec4 v000002a49271eab0_0, 0;
    %load/vec4 v000002a49271e8d0_0;
    %assign/vec4 v000002a49271f2d0_0, 0;
    %load/vec4 v000002a49271f7d0_0;
    %assign/vec4 v000002a49271eb50_0, 0;
    %load/vec4 v000002a49271e290_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002a49271d570_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002a4924996a0;
T_21 ;
    %wait E_000002a4926795c0;
    %load/vec4 v000002a4927341c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a492732460_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002a492732460_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a492732460_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002a492489f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a492733180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a492733720_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002a492489f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002a492733180_0;
    %inv;
    %assign/vec4 v000002a492733180_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002a492489f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a492733720_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a492733720_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002a492733ae0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
