0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/caravel-soc_fpga-lab-main/lab-fir/project_1/project_1.sim/sim_1/synth/timing/xsim/fir_tb_time_synth.v,1697019969,verilog,,,,fir_tb;glbl,,,,,,,,
