
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_ep_00 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul8u_pwr_0_391_ep_00.v) [C](mul8u_pwr_0_391_ep_00.c) |
| mul8u_pwr_0_388_ep_09 | 12.0 | 192 | 9.375 | 0.1290791119 |  [Verilog](mul8u_pwr_0_388_ep_09.v) [C](mul8u_pwr_0_388_ep_09.c) |
| mul8u_pwr_0_371_ep_19 | 731.4375 | 10176 | 19.82421875 | 2.6384056738 |  [Verilog](mul8u_pwr_0_371_ep_19.v) [C](mul8u_pwr_0_371_ep_19.c) |
| mul8u_pwr_0_356_ep_29 | 37.03516 | 748 | 29.931640625 | 0.5138953143 |  [Verilog](mul8u_pwr_0_356_ep_29.v) [C](mul8u_pwr_0_356_ep_29.c) |
| mul8u_pwr_0_329_ep_39 | 87.25391 | 1558 | 39.9291992188 | 1.0449041894 |  [Verilog](mul8u_pwr_0_329_ep_39.v) [C](mul8u_pwr_0_329_ep_39.c) |
| mul8u_pwr_0_309_ep_49 | 284.3125 | 2938 | 49.9145507812 | 2.612778045 |  [Verilog](mul8u_pwr_0_309_ep_49.v) [C](mul8u_pwr_0_309_ep_49.c) |
| mul8u_pwr_0_254_ep_64 | 165.82373 | 1826 | 64.7338867188 | 1.9859357887 |  [Verilog](mul8u_pwr_0_254_ep_64.v) [C](mul8u_pwr_0_254_ep_64.c) |
| mul8u_pwr_0_189_ep_74 | 1011.25342 | 9124 | 74.9130249023 | 7.4580379643 |  [Verilog](mul8u_pwr_0_189_ep_74.v) [C](mul8u_pwr_0_189_ep_74.c) |
| mul8u_pwr_0_061_ep_88 | 3169.33789 | 32258 | 88.7115478516 | 15.6569060675 |  [Verilog](mul8u_pwr_0_061_ep_88.v) [C](mul8u_pwr_0_061_ep_88.c) |
| mul8u_pwr_0_000_ep_99 | 10765.26596 | 33411 | 99.9206542969 | 273.171936268 |  [Verilog](mul8u_pwr_0_000_ep_99.v) [C](mul8u_pwr_0_000_ep_99.c) |

Parameters
--------------
![Parameters figure](fig.png)
         