.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text, "ax"

glabel osStartThread
/* 20170 8001F570 27BDFFE0 */  addiu      $sp, $sp, -0x20
/* 20174 8001F574 AFB00010 */  sw         $s0, 0x10($sp)
/* 20178 8001F578 00808021 */  addu       $s0, $a0, $zero
/* 2017C 8001F57C AFBF001C */  sw         $ra, 0x1C($sp)
/* 20180 8001F580 AFB20018 */  sw         $s2, 0x18($sp)
/* 20184 8001F584 0C005734 */  jal        func_80015CD0
/* 20188 8001F588 AFB10014 */   sw        $s1, 0x14($sp)
/* 2018C 8001F58C 96030010 */  lhu        $v1, 0x10($s0)
/* 20190 8001F590 00409021 */  addu       $s2, $v0, $zero
/* 20194 8001F594 24020001 */  addiu      $v0, $zero, 0x1
/* 20198 8001F598 10620008 */  beq        $v1, $v0, .L8001F5BC
/* 2019C 8001F59C 24020008 */   addiu     $v0, $zero, 0x8
/* 201A0 8001F5A0 1462001E */  bne        $v1, $v0, .L8001F61C
/* 201A4 8001F5A4 24020002 */   addiu     $v0, $zero, 0x2
/* 201A8 8001F5A8 A6020010 */  sh         $v0, 0x10($s0)
/* 201AC 8001F5AC 3C048003 */  lui        $a0, %hi(D_800310A8)
/* 201B0 8001F5B0 248410A8 */  addiu      $a0, $a0, %lo(D_800310A8)
/* 201B4 8001F5B4 08007D85 */  j          .L8001F614
/* 201B8 8001F5B8 02002821 */   addu      $a1, $s0, $zero
.L8001F5BC:
/* 201BC 8001F5BC 8E020008 */  lw         $v0, 0x8($s0)
/* 201C0 8001F5C0 50400006 */  beql       $v0, $zero, .L8001F5DC
/* 201C4 8001F5C4 24020002 */   addiu     $v0, $zero, 0x2
/* 201C8 8001F5C8 3C118003 */  lui        $s1, %hi(D_800310A8)
/* 201CC 8001F5CC 263110A8 */  addiu      $s1, $s1, %lo(D_800310A8)
/* 201D0 8001F5D0 14510007 */  bne        $v0, $s1, .L8001F5F0
/* 201D4 8001F5D4 02002821 */   addu      $a1, $s0, $zero
/* 201D8 8001F5D8 24020002 */  addiu      $v0, $zero, 0x2
.L8001F5DC:
/* 201DC 8001F5DC A6020010 */  sh         $v0, 0x10($s0)
/* 201E0 8001F5E0 3C048003 */  lui        $a0, %hi(D_800310A8)
/* 201E4 8001F5E4 248410A8 */  addiu      $a0, $a0, %lo(D_800310A8)
/* 201E8 8001F5E8 08007D85 */  j          .L8001F614
/* 201EC 8001F5EC 02002821 */   addu      $a1, $s0, $zero
.L8001F5F0:
/* 201F0 8001F5F0 8E040008 */  lw         $a0, 0x8($s0)
/* 201F4 8001F5F4 24020008 */  addiu      $v0, $zero, 0x8
/* 201F8 8001F5F8 0C0076A5 */  jal        func_8001DA94
/* 201FC 8001F5FC A6020010 */   sh        $v0, 0x10($s0)
/* 20200 8001F600 8E040008 */  lw         $a0, 0x8($s0)
/* 20204 8001F604 0C0076B7 */  jal        func_8001DADC
/* 20208 8001F608 00000000 */   nop
/* 2020C 8001F60C 02202021 */  addu       $a0, $s1, $zero
/* 20210 8001F610 00402821 */  addu       $a1, $v0, $zero
.L8001F614:
/* 20214 8001F614 0C0076A5 */  jal        func_8001DA94
/* 20218 8001F618 00000000 */   nop
.L8001F61C:
/* 2021C 8001F61C 3C048003 */  lui        $a0, %hi(D_800310B0)
/* 20220 8001F620 8C8410B0 */  lw         $a0, %lo(D_800310B0)($a0)
/* 20224 8001F624 14800005 */  bnez       $a0, .L8001F63C
/* 20228 8001F628 00000000 */   nop
/* 2022C 8001F62C 0C0076BB */  jal        .L8001DAEC
/* 20230 8001F630 00000000 */   nop
/* 20234 8001F634 08007D9A */  j          .L8001F668
/* 20238 8001F638 00000000 */   nop
.L8001F63C:
/* 2023C 8001F63C 3C028003 */  lui        $v0, %hi(D_800310A8)
/* 20240 8001F640 8C4210A8 */  lw         $v0, %lo(D_800310A8)($v0)
/* 20244 8001F644 8C830004 */  lw         $v1, 0x4($a0)
/* 20248 8001F648 8C420004 */  lw         $v0, 0x4($v0)
/* 2024C 8001F64C 0062182A */  slt        $v1, $v1, $v0
/* 20250 8001F650 10600005 */  beqz       $v1, .L8001F668
/* 20254 8001F654 24020002 */   addiu     $v0, $zero, 0x2
/* 20258 8001F658 A4820010 */  sh         $v0, 0x10($a0)
/* 2025C 8001F65C 3C048003 */  lui        $a0, %hi(D_800310A8)
/* 20260 8001F660 0C007663 */  jal        func_8001D98C
/* 20264 8001F664 248410A8 */   addiu     $a0, $a0, %lo(D_800310A8)
.L8001F668:
/* 20268 8001F668 0C005750 */  jal        func_80015D40
/* 2026C 8001F66C 02402021 */   addu      $a0, $s2, $zero
/* 20270 8001F670 8FBF001C */  lw         $ra, 0x1C($sp)
/* 20274 8001F674 8FB20018 */  lw         $s2, 0x18($sp)
/* 20278 8001F678 8FB10014 */  lw         $s1, 0x14($sp)
/* 2027C 8001F67C 8FB00010 */  lw         $s0, 0x10($sp)
/* 20280 8001F680 03E00008 */  jr         $ra
/* 20284 8001F684 27BD0020 */   addiu     $sp, $sp, 0x20
/* 20288 8001F688 00000000 */  nop
/* 2028C 8001F68C 00000000 */  nop
