# -------------------------------------------------------------------------- #
#
# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# Date created = 19:05:23  December 28, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		DUC_AM_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY DUC_AM
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:05:23  DECEMBER 28, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/carrier.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/AM_module.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/WaveformGen_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/WaveformGen.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/subFilter_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/subFilter.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/SimpleDualPortRAM_generic.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/NCO1.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/NCO.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/LookUpTableGen_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/LookUpTableGen.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Lookup_Table_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Lookup_Table.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Halfband_Filter_2.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Halfband_Filter_1.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/FirRdyLogic_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/FirRdyLogic.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/FilterTapSystolicWvldInC0.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/FilterTapSystolicPreAddWvlIn_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/FilterTapSystolicPreAddWvlIn.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/FilterTapSystolicPreAdd_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/FilterTapSystolicPreAdd.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/FilterCoef_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/FilterCoef.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Filter_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Filter.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/DUC1.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/DUC_module_tc.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/DUC_module.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/DUC.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/DitherGen_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/DitherGen.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/CIC_Comp_Filter_2.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/CIC_Comp_Filter_1.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/CIC_2.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/CIC_1.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Addressable_Delay_Line_block3.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Addressable_Delay_Line_block2.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Addressable_Delay_Line_block1.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Addressable_Delay_Line_block.v
set_global_assignment -name VERILOG_FILE ../matlab/hdlsrc/DUC/Addressable_Delay_Line.v
set_global_assignment -name BDF_FILE DUC_AM.bdf
set_global_assignment -name QIP_FILE pll.qip
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE rtl/DAC_Module.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top