
---------- Begin Simulation Statistics ----------
host_inst_rate                                 230356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380384                       # Number of bytes of host memory used
host_seconds                                    86.82                       # Real time elapsed on the host
host_tick_rate                              260477910                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022615                       # Number of seconds simulated
sim_ticks                                 22615342000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4693057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 27446.114027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22328.663332                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4274822                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11478925500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               418235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            282688                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3026561000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135546                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 56138.278505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 59329.360199                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2094622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10835585964                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.084373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              193016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           120817                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4283520477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72199                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 30647.597215                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.089516                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           87024                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2667076500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6980695                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36506.298499                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 35187.761328                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6369444                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     22314511464                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.087563                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                611251                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             403505                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7310081477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029760                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996884                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.809234                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6980695                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36506.298499                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 35187.761328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6369444                       # number of overall hits
system.cpu.dcache.overall_miss_latency    22314511464                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.087563                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               611251                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            403505                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7310081477                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029760                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207745                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167850                       # number of replacements
system.cpu.dcache.sampled_refs                 168874                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.809234                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6432329                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525069481000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72160                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13045351                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 72496.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 71743.478261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13045051                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       21749000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  300                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                69                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     16501000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 67083.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56472.082251                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       402500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13045351                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 72496.666667                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 71743.478261                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13045051                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        21749000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   300                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 69                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     16501000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206698                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.829581                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13045351                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 72496.666667                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 71743.478261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13045051                       # number of overall hits
system.cpu.icache.overall_miss_latency       21749000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  300                       # number of overall misses
system.cpu.icache.overall_mshr_hits                69                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     16501000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.829581                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13045051                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 102933.468179                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     11630555503                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                112991                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     94688.533166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 114402.520148                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        18990                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1357549500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.430192                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      14337                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    6520                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       894284500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.234555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  7817                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135778                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       91035.228841                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  94268.150546                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         116944                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1714557500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.138712                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        18834                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6477                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1164683000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.090994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   12355                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    67983.677334                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 52147.158696                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2642729489                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38873                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2027116500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38873                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72160                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72160                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.400450                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169105                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        92614.241355                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   102070.568114                       # average overall mshr miss latency
system.l2.demand_hits                          135934                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3072107000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.196156                       # miss rate for demand accesses
system.l2.demand_misses                         33171                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      12997                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2058967500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.119287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    20172                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.391100                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.229824                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6407.785105                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3765.434154                       # Average occupied blocks per context
system.l2.overall_accesses                     169105                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       92614.241355                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  102802.753040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         135934                       # number of overall hits
system.l2.overall_miss_latency             3072107000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.196156                       # miss rate for overall accesses
system.l2.overall_misses                        33171                       # number of overall misses
system.l2.overall_mshr_hits                     12997                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       13689523003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.787457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  133163                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.387084                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         43737                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       148343                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       289888                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           126926                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        14619                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         111873                       # number of replacements
system.l2.sampled_refs                         122984                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10173.219259                       # Cycle average of tags in use
system.l2.total_refs                           172233                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            46510                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31589596                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1638826                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1719387                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51043                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1726117                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1741677                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7542                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       215517                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11786218                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.851675                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.872922                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8858110     75.16%     75.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       735708      6.24%     81.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       575379      4.88%     86.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484407      4.11%     90.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       397322      3.37%     93.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86402      0.73%     94.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        80708      0.68%     95.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       352665      2.99%     98.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       215517      1.83%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11786218                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50936                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6554220                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.364108                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.364108                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1364894                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7622                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21167821                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6753236                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3611641                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1146414                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56446                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4660610                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4474470                       # DTB hits
system.switch_cpus_1.dtb.data_misses           186140                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3461024                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3277367                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           183657                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199586                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197103                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2483                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1741677                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3040811                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7269026                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        39954                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             25588788                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        667243                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.127679                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3040826                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1646368                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.875861                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12932632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.978622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.164901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8704443     67.31%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580657      4.49%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48943      0.38%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37405      0.29%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         435614      3.37%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43250      0.33%     76.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         513714      3.97%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         791808      6.12%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1776798     13.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12932632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                708455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1026701                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               72911                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.118065                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5946564                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1335307                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7676159                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14078686                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812472                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6236661                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.032079                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14278410                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61903                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        625606                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4837012                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       104804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1845414                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16737022                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4611257                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       281586                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15251623                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          785                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           44                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1146414                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9659                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       943535                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1565                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64536                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1893119                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       549027                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64536                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4802                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.733080                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.733080                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7604852     48.96%     48.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         3875      0.02%     48.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     48.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865444      5.57%     54.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3373      0.02%     54.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018769      6.56%     61.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          670      0.00%     61.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4686452     30.17%     91.31% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1349695      8.69%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15533211                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        58219                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003748                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          764      1.31%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          174      0.30%      1.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42968     73.80%     75.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           14      0.02%     75.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     75.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        13697     23.53%     98.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          602      1.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12932632                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.201087                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.847708                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7754297     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1524862     11.79%     71.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       707019      5.47%     77.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1047186      8.10%     85.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       898824      6.95%     92.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       250113      1.93%     94.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       656304      5.07%     99.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        83148      0.64%     99.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        10879      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12932632                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.138708                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16664111                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15533211                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6584046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10116                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3290977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3040841                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3040811                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985420                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998534                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4837012                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1845414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13641087                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1103246                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21083                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6843575                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       242354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        11015                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29198825                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     20679626                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14394228                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3576037                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1146414                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       263359                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7354765                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       461262                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  8635                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
