// Seed: 1739415951
module module_0;
  wire  id_1;
  logic id_2;
  ;
  always @(-1'b0 or posedge 1 == id_1) begin : LABEL_0
    id_2[-1'b0] = 1;
  end
endmodule
module module_0 (
    input wand id_0,
    input uwire module_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    output uwire id_5,
    input wire id_6,
    output supply0 id_7,
    input wire id_8,
    output logic id_9,
    output uwire id_10,
    output supply1 id_11,
    output supply1 id_12
);
  logic id_14;
  wire  id_15;
  wire id_16, id_17, id_18, id_19, id_20;
  wire  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  always @(negedge id_29 or posedge {'d0 | id_4#(.id_3(-1'b0),
      .id_21($realtime),
      .id_2(-1),
      .id_35(1),
      .id_20(1),
      .id_24(1)
  ) {1}})
  begin : LABEL_0
    id_9 <= id_37;
  end
  wire id_38;
  module_0 modCall_1 ();
  assign id_7 = id_0;
  localparam id_39 = -1;
  parameter id_40 = id_39;
  wire id_41;
  wire id_42;
endmodule
