{
  "Top": "kernel_gemm",
  "RtlTop": "kernel_gemm",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "C": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["4194304"],
        "interfaceRef": "m_axi_func_bus"
      }
    },
    "A": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["4194304"],
        "interfaceRef": "m_axi_func_bus"
      }
    },
    "B": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["4194304"],
        "interfaceRef": "m_axi_func_bus"
      }
    },
    "alpha": {
      "index": "3",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "alpha"
      }
    },
    "beta": {
      "index": "4",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "beta"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "257731620865",
    "Uncertainty": "0.41625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_gemm",
    "Version": "1.0",
    "DisplayName": "Kernel_gemm",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/kernel_gemm.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_gemm_ctrl_bus_s_axi.vhd",
      "impl\/vhdl\/kernel_gemm_fadd_bkb.vhd",
      "impl\/vhdl\/kernel_gemm_fmul_cud.vhd",
      "impl\/vhdl\/kernel_gemm_func_bus_m_axi.vhd",
      "impl\/vhdl\/kernel_gemm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_gemm_ctrl_bus_s_axi.v",
      "impl\/verilog\/kernel_gemm_fadd_bkb.v",
      "impl\/verilog\/kernel_gemm_fmul_cud.v",
      "impl\/verilog\/kernel_gemm_func_bus_m_axi.v",
      "impl\/verilog\/kernel_gemm.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/data\/kernel_gemm.mdd",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/data\/kernel_gemm.tcl",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/xkernel_gemm.c",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/xkernel_gemm.h",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/xkernel_gemm_hw.h",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/xkernel_gemm_linux.c",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/xkernel_gemm_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_gemm_ap_fadd_5_full_dsp_32_ip.tcl",
      "impl\/misc\/kernel_gemm_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/localhdd\/kss24\/kernel_gemm_0_baseline\/kernel_gemm_baseline.prj\/solution1\/.autopilot\/db\/kernel_gemm.design.xml",
    "DebugDir": "\/localhdd\/kss24\/kernel_gemm_0_baseline\/kernel_gemm_baseline.prj\/solution1\/.debug",
    "ProtoInst": ["\/localhdd\/kss24\/kernel_gemm_0_baseline\/kernel_gemm_baseline.prj\/solution1\/.debug\/kernel_gemm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "kernel_gemm_ap_fadd_5_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_gemm_ap_fadd_5_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "kernel_gemm_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_gemm_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "alpha": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "alpha",
      "bundle_role": "default"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_ctrl_bus m_axi_func_bus",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "beta": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "beta",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "ctrl_bus",
      "bundle_role": "interrupt"
    },
    "m_axi_func_bus": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_func_bus",
      "data_width": "32",
      "param_prefix": "C_M_AXI_FUNC_BUS",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_ctrl_bus",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_ctrl_bus": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_ctrl_bus",
      "param_prefix": "C_S_AXI_CTRL_BUS",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "C",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of C",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of C"
            }]
        },
        {
          "offset": "0x18",
          "name": "A",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of A",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of A"
            }]
        },
        {
          "offset": "0x20",
          "name": "B",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of B",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of B"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_bus_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_bus_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_bus_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_bus_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_bus_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_bus_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_bus_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_func_bus_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_func_bus_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_func_bus_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_func_bus_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_func_bus_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_func_bus_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_func_bus_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_func_bus_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_func_bus_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_func_bus_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_func_bus_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_func_bus_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_func_bus_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_func_bus_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_func_bus_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_func_bus_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_func_bus_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_func_bus_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_func_bus_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_func_bus_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_func_bus_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_func_bus_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_func_bus_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_func_bus_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_func_bus_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_func_bus_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_func_bus_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_func_bus_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_func_bus_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_func_bus_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_func_bus_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_func_bus_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_func_bus_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_func_bus_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_func_bus_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_func_bus_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_func_bus_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_func_bus_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_func_bus_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_func_bus_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_func_bus_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_func_bus_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_func_bus_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_func_bus_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_func_bus_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "alpha": {
      "dir": "in",
      "width": "32"
    },
    "beta": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "kernel_gemm"},
    "Info": {"kernel_gemm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"kernel_gemm": {
        "Latency": {
          "LatencyBest": "257731620865",
          "LatencyAvg": "257731620865",
          "LatencyWorst": "257731620865",
          "PipelineII": "257731620866",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.914"
        },
        "Loops": [{
            "Name": "NI_LOOP",
            "TripCount": "2048",
            "Latency": "257731620864",
            "PipelineII": "",
            "PipelineDepth": "125845518",
            "Loops": [
              {
                "Name": "NJ_LOOP_1",
                "TripCount": "2048",
                "Latency": "12288",
                "PipelineII": "",
                "PipelineDepth": "6"
              },
              {
                "Name": "NJ_LOOP_2",
                "TripCount": "2048",
                "Latency": "125833216",
                "PipelineII": "",
                "PipelineDepth": "61442",
                "Loops": [{
                    "Name": "NK_LOOP",
                    "TripCount": "2048",
                    "Latency": "61440",
                    "PipelineII": "",
                    "PipelineDepth": "30"
                  }]
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "5",
          "FF": "1729",
          "LUT": "1888",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "kernel_gemm",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-17 06:11:03 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
