Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 17:29:59 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square32/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1024)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1024)
5. checking no_input_delay (32)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1024)
---------------------------
 There are 1024 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[20]/C
src0_reg[21]/C
src0_reg[22]/C
src0_reg[23]/C
src0_reg[24]/C
src0_reg[25]/C
src0_reg[26]/C
src0_reg[27]/C
src0_reg[28]/C
src0_reg[29]/C
src0_reg[2]/C
src0_reg[30]/C
src0_reg[31]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[20]/C
src10_reg[21]/C
src10_reg[22]/C
src10_reg[23]/C
src10_reg[24]/C
src10_reg[25]/C
src10_reg[26]/C
src10_reg[27]/C
src10_reg[28]/C
src10_reg[29]/C
src10_reg[2]/C
src10_reg[30]/C
src10_reg[31]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[20]/C
src11_reg[21]/C
src11_reg[22]/C
src11_reg[23]/C
src11_reg[24]/C
src11_reg[25]/C
src11_reg[26]/C
src11_reg[27]/C
src11_reg[28]/C
src11_reg[29]/C
src11_reg[2]/C
src11_reg[30]/C
src11_reg[31]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[20]/C
src12_reg[21]/C
src12_reg[22]/C
src12_reg[23]/C
src12_reg[24]/C
src12_reg[25]/C
src12_reg[26]/C
src12_reg[27]/C
src12_reg[28]/C
src12_reg[29]/C
src12_reg[2]/C
src12_reg[30]/C
src12_reg[31]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[20]/C
src13_reg[21]/C
src13_reg[22]/C
src13_reg[23]/C
src13_reg[24]/C
src13_reg[25]/C
src13_reg[26]/C
src13_reg[27]/C
src13_reg[28]/C
src13_reg[29]/C
src13_reg[2]/C
src13_reg[30]/C
src13_reg[31]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[20]/C
src14_reg[21]/C
src14_reg[22]/C
src14_reg[23]/C
src14_reg[24]/C
src14_reg[25]/C
src14_reg[26]/C
src14_reg[27]/C
src14_reg[28]/C
src14_reg[29]/C
src14_reg[2]/C
src14_reg[30]/C
src14_reg[31]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[20]/C
src15_reg[21]/C
src15_reg[22]/C
src15_reg[23]/C
src15_reg[24]/C
src15_reg[25]/C
src15_reg[26]/C
src15_reg[27]/C
src15_reg[28]/C
src15_reg[29]/C
src15_reg[2]/C
src15_reg[30]/C
src15_reg[31]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[20]/C
src16_reg[21]/C
src16_reg[22]/C
src16_reg[23]/C
src16_reg[24]/C
src16_reg[25]/C
src16_reg[26]/C
src16_reg[27]/C
src16_reg[28]/C
src16_reg[29]/C
src16_reg[2]/C
src16_reg[30]/C
src16_reg[31]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[20]/C
src17_reg[21]/C
src17_reg[22]/C
src17_reg[23]/C
src17_reg[24]/C
src17_reg[25]/C
src17_reg[26]/C
src17_reg[27]/C
src17_reg[28]/C
src17_reg[29]/C
src17_reg[2]/C
src17_reg[30]/C
src17_reg[31]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[20]/C
src18_reg[21]/C
src18_reg[22]/C
src18_reg[23]/C
src18_reg[24]/C
src18_reg[25]/C
src18_reg[26]/C
src18_reg[27]/C
src18_reg[28]/C
src18_reg[29]/C
src18_reg[2]/C
src18_reg[30]/C
src18_reg[31]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[20]/C
src19_reg[21]/C
src19_reg[22]/C
src19_reg[23]/C
src19_reg[24]/C
src19_reg[25]/C
src19_reg[26]/C
src19_reg[27]/C
src19_reg[28]/C
src19_reg[29]/C
src19_reg[2]/C
src19_reg[30]/C
src19_reg[31]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[20]/C
src1_reg[21]/C
src1_reg[22]/C
src1_reg[23]/C
src1_reg[24]/C
src1_reg[25]/C
src1_reg[26]/C
src1_reg[27]/C
src1_reg[28]/C
src1_reg[29]/C
src1_reg[2]/C
src1_reg[30]/C
src1_reg[31]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[21]/C
src20_reg[22]/C
src20_reg[23]/C
src20_reg[24]/C
src20_reg[25]/C
src20_reg[26]/C
src20_reg[27]/C
src20_reg[28]/C
src20_reg[29]/C
src20_reg[2]/C
src20_reg[30]/C
src20_reg[31]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[22]/C
src21_reg[23]/C
src21_reg[24]/C
src21_reg[25]/C
src21_reg[26]/C
src21_reg[27]/C
src21_reg[28]/C
src21_reg[29]/C
src21_reg[2]/C
src21_reg[30]/C
src21_reg[31]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[19]/C
src22_reg[1]/C
src22_reg[20]/C
src22_reg[21]/C
src22_reg[22]/C
src22_reg[23]/C
src22_reg[24]/C
src22_reg[25]/C
src22_reg[26]/C
src22_reg[27]/C
src22_reg[28]/C
src22_reg[29]/C
src22_reg[2]/C
src22_reg[30]/C
src22_reg[31]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[18]/C
src23_reg[19]/C
src23_reg[1]/C
src23_reg[20]/C
src23_reg[21]/C
src23_reg[22]/C
src23_reg[23]/C
src23_reg[24]/C
src23_reg[25]/C
src23_reg[26]/C
src23_reg[27]/C
src23_reg[28]/C
src23_reg[29]/C
src23_reg[2]/C
src23_reg[30]/C
src23_reg[31]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[17]/C
src24_reg[18]/C
src24_reg[19]/C
src24_reg[1]/C
src24_reg[20]/C
src24_reg[21]/C
src24_reg[22]/C
src24_reg[23]/C
src24_reg[24]/C
src24_reg[25]/C
src24_reg[26]/C
src24_reg[27]/C
src24_reg[28]/C
src24_reg[29]/C
src24_reg[2]/C
src24_reg[30]/C
src24_reg[31]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[16]/C
src25_reg[17]/C
src25_reg[18]/C
src25_reg[19]/C
src25_reg[1]/C
src25_reg[20]/C
src25_reg[21]/C
src25_reg[22]/C
src25_reg[23]/C
src25_reg[24]/C
src25_reg[25]/C
src25_reg[26]/C
src25_reg[27]/C
src25_reg[28]/C
src25_reg[29]/C
src25_reg[2]/C
src25_reg[30]/C
src25_reg[31]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[13]/C
src26_reg[14]/C
src26_reg[15]/C
src26_reg[16]/C
src26_reg[17]/C
src26_reg[18]/C
src26_reg[19]/C
src26_reg[1]/C
src26_reg[20]/C
src26_reg[21]/C
src26_reg[22]/C
src26_reg[23]/C
src26_reg[24]/C
src26_reg[25]/C
src26_reg[26]/C
src26_reg[27]/C
src26_reg[28]/C
src26_reg[29]/C
src26_reg[2]/C
src26_reg[30]/C
src26_reg[31]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[12]/C
src27_reg[13]/C
src27_reg[14]/C
src27_reg[15]/C
src27_reg[16]/C
src27_reg[17]/C
src27_reg[18]/C
src27_reg[19]/C
src27_reg[1]/C
src27_reg[20]/C
src27_reg[21]/C
src27_reg[22]/C
src27_reg[23]/C
src27_reg[24]/C
src27_reg[25]/C
src27_reg[26]/C
src27_reg[27]/C
src27_reg[28]/C
src27_reg[29]/C
src27_reg[2]/C
src27_reg[30]/C
src27_reg[31]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[12]/C
src28_reg[13]/C
src28_reg[14]/C
src28_reg[15]/C
src28_reg[16]/C
src28_reg[17]/C
src28_reg[18]/C
src28_reg[19]/C
src28_reg[1]/C
src28_reg[20]/C
src28_reg[21]/C
src28_reg[22]/C
src28_reg[23]/C
src28_reg[24]/C
src28_reg[25]/C
src28_reg[26]/C
src28_reg[27]/C
src28_reg[28]/C
src28_reg[29]/C
src28_reg[2]/C
src28_reg[30]/C
src28_reg[31]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[12]/C
src29_reg[13]/C
src29_reg[14]/C
src29_reg[15]/C
src29_reg[16]/C
src29_reg[17]/C
src29_reg[18]/C
src29_reg[19]/C
src29_reg[1]/C
src29_reg[20]/C
src29_reg[21]/C
src29_reg[22]/C
src29_reg[23]/C
src29_reg[24]/C
src29_reg[25]/C
src29_reg[26]/C
src29_reg[27]/C
src29_reg[28]/C
src29_reg[29]/C
src29_reg[2]/C
src29_reg[30]/C
src29_reg[31]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[20]/C
src2_reg[21]/C
src2_reg[22]/C
src2_reg[23]/C
src2_reg[24]/C
src2_reg[25]/C
src2_reg[26]/C
src2_reg[27]/C
src2_reg[28]/C
src2_reg[29]/C
src2_reg[2]/C
src2_reg[30]/C
src2_reg[31]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[11]/C
src30_reg[12]/C
src30_reg[13]/C
src30_reg[14]/C
src30_reg[15]/C
src30_reg[16]/C
src30_reg[17]/C
src30_reg[18]/C
src30_reg[19]/C
src30_reg[1]/C
src30_reg[20]/C
src30_reg[21]/C
src30_reg[22]/C
src30_reg[23]/C
src30_reg[24]/C
src30_reg[25]/C
src30_reg[26]/C
src30_reg[27]/C
src30_reg[28]/C
src30_reg[29]/C
src30_reg[2]/C
src30_reg[30]/C
src30_reg[31]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[10]/C
src31_reg[11]/C
src31_reg[12]/C
src31_reg[13]/C
src31_reg[14]/C
src31_reg[15]/C
src31_reg[16]/C
src31_reg[17]/C
src31_reg[18]/C
src31_reg[19]/C
src31_reg[1]/C
src31_reg[20]/C
src31_reg[21]/C
src31_reg[22]/C
src31_reg[23]/C
src31_reg[24]/C
src31_reg[25]/C
src31_reg[26]/C
src31_reg[27]/C
src31_reg[28]/C
src31_reg[29]/C
src31_reg[2]/C
src31_reg[30]/C
src31_reg[31]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[20]/C
src3_reg[21]/C
src3_reg[22]/C
src3_reg[23]/C
src3_reg[24]/C
src3_reg[25]/C
src3_reg[26]/C
src3_reg[27]/C
src3_reg[28]/C
src3_reg[29]/C
src3_reg[2]/C
src3_reg[30]/C
src3_reg[31]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[20]/C
src4_reg[21]/C
src4_reg[22]/C
src4_reg[23]/C
src4_reg[24]/C
src4_reg[25]/C
src4_reg[26]/C
src4_reg[27]/C
src4_reg[28]/C
src4_reg[29]/C
src4_reg[2]/C
src4_reg[30]/C
src4_reg[31]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[20]/C
src5_reg[21]/C
src5_reg[22]/C
src5_reg[23]/C
src5_reg[24]/C
src5_reg[25]/C
src5_reg[26]/C
src5_reg[27]/C
src5_reg[28]/C
src5_reg[29]/C
src5_reg[2]/C
src5_reg[30]/C
src5_reg[31]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[20]/C
src6_reg[21]/C
src6_reg[22]/C
src6_reg[23]/C
src6_reg[24]/C
src6_reg[25]/C
src6_reg[26]/C
src6_reg[27]/C
src6_reg[28]/C
src6_reg[29]/C
src6_reg[2]/C
src6_reg[30]/C
src6_reg[31]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[20]/C
src7_reg[21]/C
src7_reg[22]/C
src7_reg[23]/C
src7_reg[24]/C
src7_reg[25]/C
src7_reg[26]/C
src7_reg[27]/C
src7_reg[28]/C
src7_reg[29]/C
src7_reg[2]/C
src7_reg[30]/C
src7_reg[31]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[20]/C
src8_reg[21]/C
src8_reg[22]/C
src8_reg[23]/C
src8_reg[24]/C
src8_reg[25]/C
src8_reg[26]/C
src8_reg[27]/C
src8_reg[28]/C
src8_reg[29]/C
src8_reg[2]/C
src8_reg[30]/C
src8_reg[31]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[20]/C
src9_reg[21]/C
src9_reg[22]/C
src9_reg[23]/C
src9_reg[24]/C
src9_reg[25]/C
src9_reg[26]/C
src9_reg[27]/C
src9_reg[28]/C
src9_reg[29]/C
src9_reg[2]/C
src9_reg[30]/C
src9_reg[31]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1024)
---------------------------------------------------
 There are 1024 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[20]/D
src0_reg[21]/D
src0_reg[22]/D
src0_reg[23]/D
src0_reg[24]/D
src0_reg[25]/D
src0_reg[26]/D
src0_reg[27]/D
src0_reg[28]/D
src0_reg[29]/D
src0_reg[2]/D
src0_reg[30]/D
src0_reg[31]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[20]/D
src10_reg[21]/D
src10_reg[22]/D
src10_reg[23]/D
src10_reg[24]/D
src10_reg[25]/D
src10_reg[26]/D
src10_reg[27]/D
src10_reg[28]/D
src10_reg[29]/D
src10_reg[2]/D
src10_reg[30]/D
src10_reg[31]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[20]/D
src11_reg[21]/D
src11_reg[22]/D
src11_reg[23]/D
src11_reg[24]/D
src11_reg[25]/D
src11_reg[26]/D
src11_reg[27]/D
src11_reg[28]/D
src11_reg[29]/D
src11_reg[2]/D
src11_reg[30]/D
src11_reg[31]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[20]/D
src12_reg[21]/D
src12_reg[22]/D
src12_reg[23]/D
src12_reg[24]/D
src12_reg[25]/D
src12_reg[26]/D
src12_reg[27]/D
src12_reg[28]/D
src12_reg[29]/D
src12_reg[2]/D
src12_reg[30]/D
src12_reg[31]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[20]/D
src13_reg[21]/D
src13_reg[22]/D
src13_reg[23]/D
src13_reg[24]/D
src13_reg[25]/D
src13_reg[26]/D
src13_reg[27]/D
src13_reg[28]/D
src13_reg[29]/D
src13_reg[2]/D
src13_reg[30]/D
src13_reg[31]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[20]/D
src14_reg[21]/D
src14_reg[22]/D
src14_reg[23]/D
src14_reg[24]/D
src14_reg[25]/D
src14_reg[26]/D
src14_reg[27]/D
src14_reg[28]/D
src14_reg[29]/D
src14_reg[2]/D
src14_reg[30]/D
src14_reg[31]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[20]/D
src15_reg[21]/D
src15_reg[22]/D
src15_reg[23]/D
src15_reg[24]/D
src15_reg[25]/D
src15_reg[26]/D
src15_reg[27]/D
src15_reg[28]/D
src15_reg[29]/D
src15_reg[2]/D
src15_reg[30]/D
src15_reg[31]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[20]/D
src16_reg[21]/D
src16_reg[22]/D
src16_reg[23]/D
src16_reg[24]/D
src16_reg[25]/D
src16_reg[26]/D
src16_reg[27]/D
src16_reg[28]/D
src16_reg[29]/D
src16_reg[2]/D
src16_reg[30]/D
src16_reg[31]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[20]/D
src17_reg[21]/D
src17_reg[22]/D
src17_reg[23]/D
src17_reg[24]/D
src17_reg[25]/D
src17_reg[26]/D
src17_reg[27]/D
src17_reg[28]/D
src17_reg[29]/D
src17_reg[2]/D
src17_reg[30]/D
src17_reg[31]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[20]/D
src18_reg[21]/D
src18_reg[22]/D
src18_reg[23]/D
src18_reg[24]/D
src18_reg[25]/D
src18_reg[26]/D
src18_reg[27]/D
src18_reg[28]/D
src18_reg[29]/D
src18_reg[2]/D
src18_reg[30]/D
src18_reg[31]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[20]/D
src19_reg[21]/D
src19_reg[22]/D
src19_reg[23]/D
src19_reg[24]/D
src19_reg[25]/D
src19_reg[26]/D
src19_reg[27]/D
src19_reg[28]/D
src19_reg[29]/D
src19_reg[2]/D
src19_reg[30]/D
src19_reg[31]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[20]/D
src1_reg[21]/D
src1_reg[22]/D
src1_reg[23]/D
src1_reg[24]/D
src1_reg[25]/D
src1_reg[26]/D
src1_reg[27]/D
src1_reg[28]/D
src1_reg[29]/D
src1_reg[2]/D
src1_reg[30]/D
src1_reg[31]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[21]/D
src20_reg[22]/D
src20_reg[23]/D
src20_reg[24]/D
src20_reg[25]/D
src20_reg[26]/D
src20_reg[27]/D
src20_reg[28]/D
src20_reg[29]/D
src20_reg[2]/D
src20_reg[30]/D
src20_reg[31]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[22]/D
src21_reg[23]/D
src21_reg[24]/D
src21_reg[25]/D
src21_reg[26]/D
src21_reg[27]/D
src21_reg[28]/D
src21_reg[29]/D
src21_reg[2]/D
src21_reg[30]/D
src21_reg[31]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[19]/D
src22_reg[1]/D
src22_reg[20]/D
src22_reg[21]/D
src22_reg[22]/D
src22_reg[23]/D
src22_reg[24]/D
src22_reg[25]/D
src22_reg[26]/D
src22_reg[27]/D
src22_reg[28]/D
src22_reg[29]/D
src22_reg[2]/D
src22_reg[30]/D
src22_reg[31]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[18]/D
src23_reg[19]/D
src23_reg[1]/D
src23_reg[20]/D
src23_reg[21]/D
src23_reg[22]/D
src23_reg[23]/D
src23_reg[24]/D
src23_reg[25]/D
src23_reg[26]/D
src23_reg[27]/D
src23_reg[28]/D
src23_reg[29]/D
src23_reg[2]/D
src23_reg[30]/D
src23_reg[31]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[17]/D
src24_reg[18]/D
src24_reg[19]/D
src24_reg[1]/D
src24_reg[20]/D
src24_reg[21]/D
src24_reg[22]/D
src24_reg[23]/D
src24_reg[24]/D
src24_reg[25]/D
src24_reg[26]/D
src24_reg[27]/D
src24_reg[28]/D
src24_reg[29]/D
src24_reg[2]/D
src24_reg[30]/D
src24_reg[31]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[16]/D
src25_reg[17]/D
src25_reg[18]/D
src25_reg[19]/D
src25_reg[1]/D
src25_reg[20]/D
src25_reg[21]/D
src25_reg[22]/D
src25_reg[23]/D
src25_reg[24]/D
src25_reg[25]/D
src25_reg[26]/D
src25_reg[27]/D
src25_reg[28]/D
src25_reg[29]/D
src25_reg[2]/D
src25_reg[30]/D
src25_reg[31]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[13]/D
src26_reg[14]/D
src26_reg[15]/D
src26_reg[16]/D
src26_reg[17]/D
src26_reg[18]/D
src26_reg[19]/D
src26_reg[1]/D
src26_reg[20]/D
src26_reg[21]/D
src26_reg[22]/D
src26_reg[23]/D
src26_reg[24]/D
src26_reg[25]/D
src26_reg[26]/D
src26_reg[27]/D
src26_reg[28]/D
src26_reg[29]/D
src26_reg[2]/D
src26_reg[30]/D
src26_reg[31]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[12]/D
src27_reg[13]/D
src27_reg[14]/D
src27_reg[15]/D
src27_reg[16]/D
src27_reg[17]/D
src27_reg[18]/D
src27_reg[19]/D
src27_reg[1]/D
src27_reg[20]/D
src27_reg[21]/D
src27_reg[22]/D
src27_reg[23]/D
src27_reg[24]/D
src27_reg[25]/D
src27_reg[26]/D
src27_reg[27]/D
src27_reg[28]/D
src27_reg[29]/D
src27_reg[2]/D
src27_reg[30]/D
src27_reg[31]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[12]/D
src28_reg[13]/D
src28_reg[14]/D
src28_reg[15]/D
src28_reg[16]/D
src28_reg[17]/D
src28_reg[18]/D
src28_reg[19]/D
src28_reg[1]/D
src28_reg[20]/D
src28_reg[21]/D
src28_reg[22]/D
src28_reg[23]/D
src28_reg[24]/D
src28_reg[25]/D
src28_reg[26]/D
src28_reg[27]/D
src28_reg[28]/D
src28_reg[29]/D
src28_reg[2]/D
src28_reg[30]/D
src28_reg[31]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[12]/D
src29_reg[13]/D
src29_reg[14]/D
src29_reg[15]/D
src29_reg[16]/D
src29_reg[17]/D
src29_reg[18]/D
src29_reg[19]/D
src29_reg[1]/D
src29_reg[20]/D
src29_reg[21]/D
src29_reg[22]/D
src29_reg[23]/D
src29_reg[24]/D
src29_reg[25]/D
src29_reg[26]/D
src29_reg[27]/D
src29_reg[28]/D
src29_reg[29]/D
src29_reg[2]/D
src29_reg[30]/D
src29_reg[31]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[20]/D
src2_reg[21]/D
src2_reg[22]/D
src2_reg[23]/D
src2_reg[24]/D
src2_reg[25]/D
src2_reg[26]/D
src2_reg[27]/D
src2_reg[28]/D
src2_reg[29]/D
src2_reg[2]/D
src2_reg[30]/D
src2_reg[31]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[11]/D
src30_reg[12]/D
src30_reg[13]/D
src30_reg[14]/D
src30_reg[15]/D
src30_reg[16]/D
src30_reg[17]/D
src30_reg[18]/D
src30_reg[19]/D
src30_reg[1]/D
src30_reg[20]/D
src30_reg[21]/D
src30_reg[22]/D
src30_reg[23]/D
src30_reg[24]/D
src30_reg[25]/D
src30_reg[26]/D
src30_reg[27]/D
src30_reg[28]/D
src30_reg[29]/D
src30_reg[2]/D
src30_reg[30]/D
src30_reg[31]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[10]/D
src31_reg[11]/D
src31_reg[12]/D
src31_reg[13]/D
src31_reg[14]/D
src31_reg[15]/D
src31_reg[16]/D
src31_reg[17]/D
src31_reg[18]/D
src31_reg[19]/D
src31_reg[1]/D
src31_reg[20]/D
src31_reg[21]/D
src31_reg[22]/D
src31_reg[23]/D
src31_reg[24]/D
src31_reg[25]/D
src31_reg[26]/D
src31_reg[27]/D
src31_reg[28]/D
src31_reg[29]/D
src31_reg[2]/D
src31_reg[30]/D
src31_reg[31]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[20]/D
src3_reg[21]/D
src3_reg[22]/D
src3_reg[23]/D
src3_reg[24]/D
src3_reg[25]/D
src3_reg[26]/D
src3_reg[27]/D
src3_reg[28]/D
src3_reg[29]/D
src3_reg[2]/D
src3_reg[30]/D
src3_reg[31]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[20]/D
src4_reg[21]/D
src4_reg[22]/D
src4_reg[23]/D
src4_reg[24]/D
src4_reg[25]/D
src4_reg[26]/D
src4_reg[27]/D
src4_reg[28]/D
src4_reg[29]/D
src4_reg[2]/D
src4_reg[30]/D
src4_reg[31]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[20]/D
src5_reg[21]/D
src5_reg[22]/D
src5_reg[23]/D
src5_reg[24]/D
src5_reg[25]/D
src5_reg[26]/D
src5_reg[27]/D
src5_reg[28]/D
src5_reg[29]/D
src5_reg[2]/D
src5_reg[30]/D
src5_reg[31]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[20]/D
src6_reg[21]/D
src6_reg[22]/D
src6_reg[23]/D
src6_reg[24]/D
src6_reg[25]/D
src6_reg[26]/D
src6_reg[27]/D
src6_reg[28]/D
src6_reg[29]/D
src6_reg[2]/D
src6_reg[30]/D
src6_reg[31]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[20]/D
src7_reg[21]/D
src7_reg[22]/D
src7_reg[23]/D
src7_reg[24]/D
src7_reg[25]/D
src7_reg[26]/D
src7_reg[27]/D
src7_reg[28]/D
src7_reg[29]/D
src7_reg[2]/D
src7_reg[30]/D
src7_reg[31]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[20]/D
src8_reg[21]/D
src8_reg[22]/D
src8_reg[23]/D
src8_reg[24]/D
src8_reg[25]/D
src8_reg[26]/D
src8_reg[27]/D
src8_reg[28]/D
src8_reg[29]/D
src8_reg[2]/D
src8_reg[30]/D
src8_reg[31]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[20]/D
src9_reg[21]/D
src9_reg[22]/D
src9_reg[23]/D
src9_reg[24]/D
src9_reg[25]/D
src9_reg[26]/D
src9_reg[27]/D
src9_reg[28]/D
src9_reg[29]/D
src9_reg[2]/D
src9_reg[30]/D
src9_reg[31]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1061          inf        0.000                      0                 1061           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1061 Endpoints
Min Delay          1061 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst36[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.342ns  (logic 6.743ns (50.541%)  route 6.599ns (49.459%))
  Logic Levels:           19  (CARRY4=12 FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[13]/Q
                         net (fo=5, routed)           0.943     1.336    compressor/chain0_2/src0[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097     1.433 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.433    compressor/chain0_2/prop[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.845 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.845    compressor/chain0_2/carryout[3]
    SLICE_X13Y67                                                      r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.934 r  compressor/chain0_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.934    compressor/chain0_2/carryout[7]
    SLICE_X13Y68                                                      r  compressor/chain0_2/carry4_inst2/CI
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.023 r  compressor/chain0_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.023    compressor/chain0_2/carryout[11]
    SLICE_X13Y69                                                      r  compressor/chain0_2/carry4_inst3/CI
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.253 r  compressor/chain0_2/carry4_inst3/O[1]
                         net (fo=4, routed)           1.217     3.469    compressor/chain1_1/lut6_2_inst12/I1
    SLICE_X6Y69                                                       r  compressor/chain1_1/lut6_2_inst12/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.225     3.694 r  compressor/chain1_1/lut6_2_inst12/LUT6/O
                         net (fo=1, routed)           0.000     3.694    compressor/chain1_1/prop[12]
    SLICE_X6Y69                                                       r  compressor/chain1_1/carry4_inst3/S[0]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.100 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           1.267     5.367    compressor/chain2_3/lut6_2_inst4/I0
    SLICE_X8Y72                                                       r  compressor/chain2_3/lut6_2_inst4/LUT6/I0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.217     5.584 r  compressor/chain2_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     5.584    compressor/chain2_3/prop[4]
    SLICE_X8Y72                                                       r  compressor/chain2_3/carry4_inst1/S[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.038 r  compressor/chain2_3/carry4_inst1/O[3]
                         net (fo=4, routed)           1.009     7.048    compressor/chain3_3/dst[3]
    SLICE_X4Y74                                                       r  compressor/chain3_3/lut5_prop9/I0
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.222     7.270 r  compressor/chain3_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     7.270    compressor/chain3_3/prop[9]
    SLICE_X4Y74                                                       r  compressor/chain3_3/carry4_inst2/S[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.682 r  compressor/chain3_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.007     7.689    compressor/chain3_3/carryout[11]
    SLICE_X4Y75                                                       r  compressor/chain3_3/carry4_inst3/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.778 r  compressor/chain3_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     7.778    compressor/chain3_3/carryout[15]
    SLICE_X4Y76                                                       r  compressor/chain3_3/carry4_inst4/CI
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.867 r  compressor/chain3_3/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.867    compressor/chain3_3/carryout[19]
    SLICE_X4Y77                                                       r  compressor/chain3_3/carry4_inst5/CI
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.048 r  compressor/chain3_3/carry4_inst5/O[2]
                         net (fo=6, routed)           0.813     8.861    compressor/chain4_0/lut6_2_inst31/I0
    SLICE_X5Y77                                                       r  compressor/chain4_0/lut6_2_inst31/LUT6/I0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.230     9.091 r  compressor/chain4_0/lut6_2_inst31/LUT6/O
                         net (fo=1, routed)           0.000     9.091    compressor/chain4_0/prop[31]
    SLICE_X5Y77                                                       r  compressor/chain4_0/carry4_inst7/S[3]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.390 r  compressor/chain4_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     9.390    compressor/chain4_0/carryout[31]
    SLICE_X5Y78                                                       r  compressor/chain4_0/carry4_inst8/CI
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.620 r  compressor/chain4_0/carry4_inst8/O[1]
                         net (fo=1, routed)           1.343    10.963    dst36_OBUF[0]
    P18                                                               r  dst36_OBUF[0]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.379    13.342 r  dst36_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.342    dst36[0]
    P18                                                               r  dst36[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst35[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.207ns  (logic 6.657ns (50.407%)  route 6.550ns (49.593%))
  Logic Levels:           19  (CARRY4=12 FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[13]/Q
                         net (fo=5, routed)           0.943     1.336    compressor/chain0_2/src0[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097     1.433 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.433    compressor/chain0_2/prop[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.845 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.845    compressor/chain0_2/carryout[3]
    SLICE_X13Y67                                                      r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.934 r  compressor/chain0_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.934    compressor/chain0_2/carryout[7]
    SLICE_X13Y68                                                      r  compressor/chain0_2/carry4_inst2/CI
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.023 r  compressor/chain0_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.023    compressor/chain0_2/carryout[11]
    SLICE_X13Y69                                                      r  compressor/chain0_2/carry4_inst3/CI
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.253 r  compressor/chain0_2/carry4_inst3/O[1]
                         net (fo=4, routed)           1.217     3.469    compressor/chain1_1/lut6_2_inst12/I1
    SLICE_X6Y69                                                       r  compressor/chain1_1/lut6_2_inst12/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.225     3.694 r  compressor/chain1_1/lut6_2_inst12/LUT6/O
                         net (fo=1, routed)           0.000     3.694    compressor/chain1_1/prop[12]
    SLICE_X6Y69                                                       r  compressor/chain1_1/carry4_inst3/S[0]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.100 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           1.267     5.367    compressor/chain2_3/lut6_2_inst4/I0
    SLICE_X8Y72                                                       r  compressor/chain2_3/lut6_2_inst4/LUT6/I0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.217     5.584 r  compressor/chain2_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     5.584    compressor/chain2_3/prop[4]
    SLICE_X8Y72                                                       r  compressor/chain2_3/carry4_inst1/S[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.038 r  compressor/chain2_3/carry4_inst1/O[3]
                         net (fo=4, routed)           1.009     7.048    compressor/chain3_3/dst[3]
    SLICE_X4Y74                                                       r  compressor/chain3_3/lut5_prop9/I0
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.222     7.270 r  compressor/chain3_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     7.270    compressor/chain3_3/prop[9]
    SLICE_X4Y74                                                       r  compressor/chain3_3/carry4_inst2/S[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.682 r  compressor/chain3_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.007     7.689    compressor/chain3_3/carryout[11]
    SLICE_X4Y75                                                       r  compressor/chain3_3/carry4_inst3/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.778 r  compressor/chain3_3/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     7.778    compressor/chain3_3/carryout[15]
    SLICE_X4Y76                                                       r  compressor/chain3_3/carry4_inst4/CI
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.867 r  compressor/chain3_3/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.867    compressor/chain3_3/carryout[19]
    SLICE_X4Y77                                                       r  compressor/chain3_3/carry4_inst5/CI
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.048 r  compressor/chain3_3/carry4_inst5/O[2]
                         net (fo=6, routed)           0.813     8.861    compressor/chain4_0/lut6_2_inst31/I0
    SLICE_X5Y77                                                       r  compressor/chain4_0/lut6_2_inst31/LUT6/I0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.230     9.091 r  compressor/chain4_0/lut6_2_inst31/LUT6/O
                         net (fo=1, routed)           0.000     9.091    compressor/chain4_0/prop[31]
    SLICE_X5Y77                                                       r  compressor/chain4_0/carry4_inst7/S[3]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     9.390 r  compressor/chain4_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     9.390    compressor/chain4_0/carryout[31]
    SLICE_X5Y78                                                       r  compressor/chain4_0/carry4_inst8/CI
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.549 r  compressor/chain4_0/carry4_inst8/O[0]
                         net (fo=1, routed)           1.294    10.843    dst35_OBUF[0]
    M16                                                               r  dst35_OBUF[0]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.364    13.207 r  dst35_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.207    dst35[0]
    M16                                                               r  dst35[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.184ns  (logic 6.742ns (51.134%)  route 6.443ns (48.866%))
  Logic Levels:           17  (CARRY4=10 FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[13]/Q
                         net (fo=5, routed)           0.943     1.336    compressor/chain0_2/src0[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097     1.433 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.433    compressor/chain0_2/prop[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.845 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.845    compressor/chain0_2/carryout[3]
    SLICE_X13Y67                                                      r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.934 r  compressor/chain0_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.934    compressor/chain0_2/carryout[7]
    SLICE_X13Y68                                                      r  compressor/chain0_2/carry4_inst2/CI
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.023 r  compressor/chain0_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.023    compressor/chain0_2/carryout[11]
    SLICE_X13Y69                                                      r  compressor/chain0_2/carry4_inst3/CI
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.253 r  compressor/chain0_2/carry4_inst3/O[1]
                         net (fo=4, routed)           1.217     3.469    compressor/chain1_1/lut6_2_inst12/I1
    SLICE_X6Y69                                                       r  compressor/chain1_1/lut6_2_inst12/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.225     3.694 r  compressor/chain1_1/lut6_2_inst12/LUT6/O
                         net (fo=1, routed)           0.000     3.694    compressor/chain1_1/prop[12]
    SLICE_X6Y69                                                       r  compressor/chain1_1/carry4_inst3/S[0]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.100 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           1.267     5.367    compressor/chain2_3/lut6_2_inst4/I0
    SLICE_X8Y72                                                       r  compressor/chain2_3/lut6_2_inst4/LUT6/I0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.217     5.584 r  compressor/chain2_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     5.584    compressor/chain2_3/prop[4]
    SLICE_X8Y72                                                       r  compressor/chain2_3/carry4_inst1/S[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.038 r  compressor/chain2_3/carry4_inst1/O[3]
                         net (fo=4, routed)           1.009     7.048    compressor/chain3_3/dst[3]
    SLICE_X4Y74                                                       r  compressor/chain3_3/lut5_prop9/I0
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.222     7.270 r  compressor/chain3_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     7.270    compressor/chain3_3/prop[9]
    SLICE_X4Y74                                                       r  compressor/chain3_3/carry4_inst2/S[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.682 r  compressor/chain3_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.007     7.689    compressor/chain3_3/carryout[11]
    SLICE_X4Y75                                                       r  compressor/chain3_3/carry4_inst3/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.919 r  compressor/chain3_3/carry4_inst3/O[1]
                         net (fo=6, routed)           0.614     8.533    compressor/chain4_0/lut6_2_inst21/I2
    SLICE_X5Y75                                                       r  compressor/chain4_0/lut6_2_inst21/LUT6/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.225     8.758 r  compressor/chain4_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     8.758    compressor/chain4_0/prop[21]
    SLICE_X5Y75                                                       r  compressor/chain4_0/carry4_inst5/S[1]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.170 r  compressor/chain4_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     9.170    compressor/chain4_0/carryout[23]
    SLICE_X5Y76                                                       r  compressor/chain4_0/carry4_inst6/CI
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.400 r  compressor/chain4_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.386    10.786    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.399    13.184 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.184    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst32[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.177ns  (logic 6.819ns (51.750%)  route 6.358ns (48.250%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[13]/Q
                         net (fo=5, routed)           0.943     1.336    compressor/chain0_2/src0[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097     1.433 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.433    compressor/chain0_2/prop[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.845 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.845    compressor/chain0_2/carryout[3]
    SLICE_X13Y67                                                      r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.934 r  compressor/chain0_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.934    compressor/chain0_2/carryout[7]
    SLICE_X13Y68                                                      r  compressor/chain0_2/carry4_inst2/CI
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.023 r  compressor/chain0_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.023    compressor/chain0_2/carryout[11]
    SLICE_X13Y69                                                      r  compressor/chain0_2/carry4_inst3/CI
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.253 r  compressor/chain0_2/carry4_inst3/O[1]
                         net (fo=4, routed)           1.217     3.469    compressor/chain1_1/lut6_2_inst12/I1
    SLICE_X6Y69                                                       r  compressor/chain1_1/lut6_2_inst12/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.225     3.694 r  compressor/chain1_1/lut6_2_inst12/LUT6/O
                         net (fo=1, routed)           0.000     3.694    compressor/chain1_1/prop[12]
    SLICE_X6Y69                                                       r  compressor/chain1_1/carry4_inst3/S[0]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.100 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           1.267     5.367    compressor/chain2_3/lut6_2_inst4/I0
    SLICE_X8Y72                                                       r  compressor/chain2_3/lut6_2_inst4/LUT6/I0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.217     5.584 r  compressor/chain2_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     5.584    compressor/chain2_3/prop[4]
    SLICE_X8Y72                                                       r  compressor/chain2_3/carry4_inst1/S[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.038 r  compressor/chain2_3/carry4_inst1/O[3]
                         net (fo=4, routed)           1.009     7.048    compressor/chain3_3/dst[3]
    SLICE_X4Y74                                                       r  compressor/chain3_3/lut5_prop9/I0
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.222     7.270 r  compressor/chain3_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     7.270    compressor/chain3_3/prop[9]
    SLICE_X4Y74                                                       r  compressor/chain3_3/carry4_inst2/S[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.682 r  compressor/chain3_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.007     7.689    compressor/chain3_3/carryout[11]
    SLICE_X4Y75                                                       r  compressor/chain3_3/carry4_inst3/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.919 r  compressor/chain3_3/carry4_inst3/O[1]
                         net (fo=6, routed)           0.614     8.533    compressor/chain4_0/lut6_2_inst21/I2
    SLICE_X5Y75                                                       r  compressor/chain4_0/lut6_2_inst21/LUT6/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.225     8.758 r  compressor/chain4_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     8.758    compressor/chain4_0/prop[21]
    SLICE_X5Y75                                                       r  compressor/chain4_0/carry4_inst5/S[1]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.170 r  compressor/chain4_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     9.170    compressor/chain4_0/carryout[23]
    SLICE_X5Y76                                                       r  compressor/chain4_0/carry4_inst6/CI
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.259 r  compressor/chain4_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     9.259    compressor/chain4_0/carryout[27]
    SLICE_X5Y77                                                       r  compressor/chain4_0/carry4_inst7/CI
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.489 r  compressor/chain4_0/carry4_inst7/O[1]
                         net (fo=1, routed)           1.301    10.790    dst32_OBUF[0]
    P17                                                               r  dst32_OBUF[0]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         2.387    13.177 r  dst32_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.177    dst32[0]
    P17                                                               r  dst32[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.112ns  (logic 6.752ns (51.492%)  route 6.361ns (48.508%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[13]/Q
                         net (fo=5, routed)           0.943     1.336    compressor/chain0_2/src0[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097     1.433 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.433    compressor/chain0_2/prop[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.845 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.845    compressor/chain0_2/carryout[3]
    SLICE_X13Y67                                                      r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.934 r  compressor/chain0_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.934    compressor/chain0_2/carryout[7]
    SLICE_X13Y68                                                      r  compressor/chain0_2/carry4_inst2/CI
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.023 r  compressor/chain0_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.023    compressor/chain0_2/carryout[11]
    SLICE_X13Y69                                                      r  compressor/chain0_2/carry4_inst3/CI
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.253 r  compressor/chain0_2/carry4_inst3/O[1]
                         net (fo=4, routed)           1.217     3.469    compressor/chain1_1/lut6_2_inst12/I1
    SLICE_X6Y69                                                       r  compressor/chain1_1/lut6_2_inst12/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.225     3.694 r  compressor/chain1_1/lut6_2_inst12/LUT6/O
                         net (fo=1, routed)           0.000     3.694    compressor/chain1_1/prop[12]
    SLICE_X6Y69                                                       r  compressor/chain1_1/carry4_inst3/S[0]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.100 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           1.267     5.367    compressor/chain2_3/lut6_2_inst4/I0
    SLICE_X8Y72                                                       r  compressor/chain2_3/lut6_2_inst4/LUT6/I0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.217     5.584 r  compressor/chain2_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     5.584    compressor/chain2_3/prop[4]
    SLICE_X8Y72                                                       r  compressor/chain2_3/carry4_inst1/S[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.038 r  compressor/chain2_3/carry4_inst1/O[3]
                         net (fo=4, routed)           1.009     7.048    compressor/chain3_3/dst[3]
    SLICE_X4Y74                                                       r  compressor/chain3_3/lut5_prop9/I0
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.222     7.270 r  compressor/chain3_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     7.270    compressor/chain3_3/prop[9]
    SLICE_X4Y74                                                       r  compressor/chain3_3/carry4_inst2/S[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.682 r  compressor/chain3_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.007     7.689    compressor/chain3_3/carryout[11]
    SLICE_X4Y75                                                       r  compressor/chain3_3/carry4_inst3/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.919 r  compressor/chain3_3/carry4_inst3/O[1]
                         net (fo=6, routed)           0.614     8.533    compressor/chain4_0/lut6_2_inst21/I2
    SLICE_X5Y75                                                       r  compressor/chain4_0/lut6_2_inst21/LUT6/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.225     8.758 r  compressor/chain4_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     8.758    compressor/chain4_0/prop[21]
    SLICE_X5Y75                                                       r  compressor/chain4_0/carry4_inst5/S[1]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.170 r  compressor/chain4_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     9.170    compressor/chain4_0/carryout[23]
    SLICE_X5Y76                                                       r  compressor/chain4_0/carry4_inst6/CI
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.259 r  compressor/chain4_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     9.259    compressor/chain4_0/carryout[27]
    SLICE_X5Y77                                                       r  compressor/chain4_0/carry4_inst7/CI
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.418 r  compressor/chain4_0/carry4_inst7/O[0]
                         net (fo=1, routed)           1.303    10.722    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.391    13.112 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.112    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.109ns  (logic 6.734ns (51.370%)  route 6.375ns (48.630%))
  Logic Levels:           17  (CARRY4=10 FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[13]/Q
                         net (fo=5, routed)           0.943     1.336    compressor/chain0_2/src0[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097     1.433 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.433    compressor/chain0_2/prop[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.845 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.845    compressor/chain0_2/carryout[3]
    SLICE_X13Y67                                                      r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.934 r  compressor/chain0_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.934    compressor/chain0_2/carryout[7]
    SLICE_X13Y68                                                      r  compressor/chain0_2/carry4_inst2/CI
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.023 r  compressor/chain0_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.023    compressor/chain0_2/carryout[11]
    SLICE_X13Y69                                                      r  compressor/chain0_2/carry4_inst3/CI
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.253 r  compressor/chain0_2/carry4_inst3/O[1]
                         net (fo=4, routed)           1.217     3.469    compressor/chain1_1/lut6_2_inst12/I1
    SLICE_X6Y69                                                       r  compressor/chain1_1/lut6_2_inst12/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.225     3.694 r  compressor/chain1_1/lut6_2_inst12/LUT6/O
                         net (fo=1, routed)           0.000     3.694    compressor/chain1_1/prop[12]
    SLICE_X6Y69                                                       r  compressor/chain1_1/carry4_inst3/S[0]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.100 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           1.267     5.367    compressor/chain2_3/lut6_2_inst4/I0
    SLICE_X8Y72                                                       r  compressor/chain2_3/lut6_2_inst4/LUT6/I0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.217     5.584 r  compressor/chain2_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     5.584    compressor/chain2_3/prop[4]
    SLICE_X8Y72                                                       r  compressor/chain2_3/carry4_inst1/S[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.038 r  compressor/chain2_3/carry4_inst1/O[3]
                         net (fo=4, routed)           1.009     7.048    compressor/chain3_3/dst[3]
    SLICE_X4Y74                                                       r  compressor/chain3_3/lut5_prop9/I0
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.222     7.270 r  compressor/chain3_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     7.270    compressor/chain3_3/prop[9]
    SLICE_X4Y74                                                       r  compressor/chain3_3/carry4_inst2/S[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.682 r  compressor/chain3_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.007     7.689    compressor/chain3_3/carryout[11]
    SLICE_X4Y75                                                       r  compressor/chain3_3/carry4_inst3/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.919 r  compressor/chain3_3/carry4_inst3/O[1]
                         net (fo=6, routed)           0.614     8.533    compressor/chain4_0/lut6_2_inst21/I2
    SLICE_X5Y75                                                       r  compressor/chain4_0/lut6_2_inst21/LUT6/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.225     8.758 r  compressor/chain4_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     8.758    compressor/chain4_0/prop[21]
    SLICE_X5Y75                                                       r  compressor/chain4_0/carry4_inst5/S[1]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.170 r  compressor/chain4_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     9.170    compressor/chain4_0/carryout[23]
    SLICE_X5Y76                                                       r  compressor/chain4_0/carry4_inst6/CI
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.404 r  compressor/chain4_0/carry4_inst6/O[3]
                         net (fo=1, routed)           1.318    10.722    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.387    13.109 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.109    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.106ns  (logic 6.550ns (49.980%)  route 6.556ns (50.020%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT2=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[13]/Q
                         net (fo=5, routed)           0.943     1.336    compressor/chain0_2/src0[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097     1.433 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.433    compressor/chain0_2/prop[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.910 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.011     2.921    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y66                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y66          LUT6 (Prop_lut6_I1_O)        0.234     3.155 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.155    compressor/chain1_1/prop[2]
    SLICE_X6Y66                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.441 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.441    compressor/chain1_1/carryout[3]
    SLICE_X6Y67                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.664 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=4, routed)           0.904     4.568    compressor/chain2_2/src2[1]
    SLICE_X8Y68                                                       r  compressor/chain2_2/lut5_prop3/I0
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.216     4.784 r  compressor/chain2_2/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.784    compressor/chain2_2/prop[3]
    SLICE_X8Y68                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.068 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.068    compressor/chain2_2/carryout[3]
    SLICE_X8Y69                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.291 r  compressor/chain2_2/carry4_inst1/O[1]
                         net (fo=4, routed)           1.417     6.708    compressor/chain3_2/lut4_prop9_0[1]
    SLICE_X3Y71                                                       r  compressor/chain3_2/lut5_prop3/I1
    SLICE_X3Y71          LUT5 (Prop_lut5_I1_O)        0.216     6.924 r  compressor/chain3_2/lut5_prop3/O
                         net (fo=1, routed)           0.000     6.924    compressor/chain3_2/prop[3]
    SLICE_X3Y71                                                       r  compressor/chain3_2/carry4_inst0/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.223 r  compressor/chain3_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     7.223    compressor/chain3_2/carryout[3]
    SLICE_X3Y72                                                       r  compressor/chain3_2/carry4_inst1/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.312 r  compressor/chain3_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     7.312    compressor/chain3_2/carryout[7]
    SLICE_X3Y73                                                       r  compressor/chain3_2/carry4_inst2/CI
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.401 r  compressor/chain3_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     7.401    compressor/chain3_2/carryout[11]
    SLICE_X3Y74                                                       r  compressor/chain3_2/carry4_inst3/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.631 r  compressor/chain3_2/carry4_inst3/O[1]
                         net (fo=2, routed)           0.762     8.393    compressor/chain4_0/lut5_gene20_0[13]
    SLICE_X5Y74                                                       r  compressor/chain4_0/lut2_prop17/I0
    SLICE_X5Y74          LUT2 (Prop_lut2_I0_O)        0.225     8.618 r  compressor/chain4_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     8.618    compressor/chain4_0/prop[17]
    SLICE_X5Y74                                                       r  compressor/chain4_0/carry4_inst4/S[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.030 r  compressor/chain4_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.007     9.037    compressor/chain4_0/carryout[19]
    SLICE_X5Y75                                                       r  compressor/chain4_0/carry4_inst5/CI
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.196 r  compressor/chain4_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.511    10.708    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398    13.106 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.106    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.093ns  (logic 6.652ns (50.809%)  route 6.441ns (49.191%))
  Logic Levels:           17  (CARRY4=10 FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[13]/Q
                         net (fo=5, routed)           0.943     1.336    compressor/chain0_2/src0[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097     1.433 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.433    compressor/chain0_2/prop[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.845 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.845    compressor/chain0_2/carryout[3]
    SLICE_X13Y67                                                      r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.934 r  compressor/chain0_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.934    compressor/chain0_2/carryout[7]
    SLICE_X13Y68                                                      r  compressor/chain0_2/carry4_inst2/CI
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.023 r  compressor/chain0_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.023    compressor/chain0_2/carryout[11]
    SLICE_X13Y69                                                      r  compressor/chain0_2/carry4_inst3/CI
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.253 r  compressor/chain0_2/carry4_inst3/O[1]
                         net (fo=4, routed)           1.217     3.469    compressor/chain1_1/lut6_2_inst12/I1
    SLICE_X6Y69                                                       r  compressor/chain1_1/lut6_2_inst12/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.225     3.694 r  compressor/chain1_1/lut6_2_inst12/LUT6/O
                         net (fo=1, routed)           0.000     3.694    compressor/chain1_1/prop[12]
    SLICE_X6Y69                                                       r  compressor/chain1_1/carry4_inst3/S[0]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.100 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           1.267     5.367    compressor/chain2_3/lut6_2_inst4/I0
    SLICE_X8Y72                                                       r  compressor/chain2_3/lut6_2_inst4/LUT6/I0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.217     5.584 r  compressor/chain2_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     5.584    compressor/chain2_3/prop[4]
    SLICE_X8Y72                                                       r  compressor/chain2_3/carry4_inst1/S[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.038 r  compressor/chain2_3/carry4_inst1/O[3]
                         net (fo=4, routed)           1.009     7.048    compressor/chain3_3/dst[3]
    SLICE_X4Y74                                                       r  compressor/chain3_3/lut5_prop9/I0
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.222     7.270 r  compressor/chain3_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     7.270    compressor/chain3_3/prop[9]
    SLICE_X4Y74                                                       r  compressor/chain3_3/carry4_inst2/S[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.682 r  compressor/chain3_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.007     7.689    compressor/chain3_3/carryout[11]
    SLICE_X4Y75                                                       r  compressor/chain3_3/carry4_inst3/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.919 r  compressor/chain3_3/carry4_inst3/O[1]
                         net (fo=6, routed)           0.614     8.533    compressor/chain4_0/lut6_2_inst21/I2
    SLICE_X5Y75                                                       r  compressor/chain4_0/lut6_2_inst21/LUT6/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.225     8.758 r  compressor/chain4_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     8.758    compressor/chain4_0/prop[21]
    SLICE_X5Y75                                                       r  compressor/chain4_0/carry4_inst5/S[1]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.170 r  compressor/chain4_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     9.170    compressor/chain4_0/carryout[23]
    SLICE_X5Y76                                                       r  compressor/chain4_0/carry4_inst6/CI
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.329 r  compressor/chain4_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.384    10.713    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.380    13.093 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.093    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst34[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.074ns  (logic 6.812ns (52.099%)  route 6.263ns (47.901%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[13]/Q
                         net (fo=5, routed)           0.943     1.336    compressor/chain0_2/src0[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097     1.433 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.433    compressor/chain0_2/prop[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.845 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.845    compressor/chain0_2/carryout[3]
    SLICE_X13Y67                                                      r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.934 r  compressor/chain0_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     1.934    compressor/chain0_2/carryout[7]
    SLICE_X13Y68                                                      r  compressor/chain0_2/carry4_inst2/CI
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.023 r  compressor/chain0_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     2.023    compressor/chain0_2/carryout[11]
    SLICE_X13Y69                                                      r  compressor/chain0_2/carry4_inst3/CI
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.253 r  compressor/chain0_2/carry4_inst3/O[1]
                         net (fo=4, routed)           1.217     3.469    compressor/chain1_1/lut6_2_inst12/I1
    SLICE_X6Y69                                                       r  compressor/chain1_1/lut6_2_inst12/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.225     3.694 r  compressor/chain1_1/lut6_2_inst12/LUT6/O
                         net (fo=1, routed)           0.000     3.694    compressor/chain1_1/prop[12]
    SLICE_X6Y69                                                       r  compressor/chain1_1/carry4_inst3/S[0]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     4.100 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           1.267     5.367    compressor/chain2_3/lut6_2_inst4/I0
    SLICE_X8Y72                                                       r  compressor/chain2_3/lut6_2_inst4/LUT6/I0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.217     5.584 r  compressor/chain2_3/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     5.584    compressor/chain2_3/prop[4]
    SLICE_X8Y72                                                       r  compressor/chain2_3/carry4_inst1/S[0]
    SLICE_X8Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.038 r  compressor/chain2_3/carry4_inst1/O[3]
                         net (fo=4, routed)           1.009     7.048    compressor/chain3_3/dst[3]
    SLICE_X4Y74                                                       r  compressor/chain3_3/lut5_prop9/I0
    SLICE_X4Y74          LUT4 (Prop_lut4_I0_O)        0.222     7.270 r  compressor/chain3_3/lut5_prop9/O
                         net (fo=1, routed)           0.000     7.270    compressor/chain3_3/prop[9]
    SLICE_X4Y74                                                       r  compressor/chain3_3/carry4_inst2/S[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.682 r  compressor/chain3_3/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.007     7.689    compressor/chain3_3/carryout[11]
    SLICE_X4Y75                                                       r  compressor/chain3_3/carry4_inst3/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.919 r  compressor/chain3_3/carry4_inst3/O[1]
                         net (fo=6, routed)           0.614     8.533    compressor/chain4_0/lut6_2_inst21/I2
    SLICE_X5Y75                                                       r  compressor/chain4_0/lut6_2_inst21/LUT6/I2
    SLICE_X5Y75          LUT6 (Prop_lut6_I2_O)        0.225     8.758 r  compressor/chain4_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     8.758    compressor/chain4_0/prop[21]
    SLICE_X5Y75                                                       r  compressor/chain4_0/carry4_inst5/S[1]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.170 r  compressor/chain4_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     9.170    compressor/chain4_0/carryout[23]
    SLICE_X5Y76                                                       r  compressor/chain4_0/carry4_inst6/CI
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.259 r  compressor/chain4_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     9.259    compressor/chain4_0/carryout[27]
    SLICE_X5Y77                                                       r  compressor/chain4_0/carry4_inst7/CI
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.493 r  compressor/chain4_0/carry4_inst7/O[3]
                         net (fo=1, routed)           1.206    10.699    dst34_OBUF[0]
    M17                                                               r  dst34_OBUF[0]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.376    13.074 r  dst34_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.074    dst34[0]
    M17                                                               r  dst34[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.069ns  (logic 6.615ns (50.617%)  route 6.454ns (49.383%))
  Logic Levels:           18  (CARRY4=11 FDRE=1 LUT2=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[13]/Q
                         net (fo=5, routed)           0.943     1.336    compressor/chain0_2/src0[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.097     1.433 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.433    compressor/chain0_2/prop[1]
    SLICE_X13Y66                                                      r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.910 r  compressor/chain0_2/carry4_inst0/O[3]
                         net (fo=4, routed)           1.011     2.921    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X6Y66                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X6Y66          LUT6 (Prop_lut6_I1_O)        0.234     3.155 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.155    compressor/chain1_1/prop[2]
    SLICE_X6Y66                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X6Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     3.441 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.441    compressor/chain1_1/carryout[3]
    SLICE_X6Y67                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X6Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.664 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=4, routed)           0.904     4.568    compressor/chain2_2/src2[1]
    SLICE_X8Y68                                                       r  compressor/chain2_2/lut5_prop3/I0
    SLICE_X8Y68          LUT5 (Prop_lut5_I0_O)        0.216     4.784 r  compressor/chain2_2/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.784    compressor/chain2_2/prop[3]
    SLICE_X8Y68                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.068 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.068    compressor/chain2_2/carryout[3]
    SLICE_X8Y69                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.291 r  compressor/chain2_2/carry4_inst1/O[1]
                         net (fo=4, routed)           1.417     6.708    compressor/chain3_2/lut4_prop9_0[1]
    SLICE_X3Y71                                                       r  compressor/chain3_2/lut5_prop3/I1
    SLICE_X3Y71          LUT5 (Prop_lut5_I1_O)        0.216     6.924 r  compressor/chain3_2/lut5_prop3/O
                         net (fo=1, routed)           0.000     6.924    compressor/chain3_2/prop[3]
    SLICE_X3Y71                                                       r  compressor/chain3_2/carry4_inst0/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.223 r  compressor/chain3_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     7.223    compressor/chain3_2/carryout[3]
    SLICE_X3Y72                                                       r  compressor/chain3_2/carry4_inst1/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.312 r  compressor/chain3_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     7.312    compressor/chain3_2/carryout[7]
    SLICE_X3Y73                                                       r  compressor/chain3_2/carry4_inst2/CI
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.401 r  compressor/chain3_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     7.401    compressor/chain3_2/carryout[11]
    SLICE_X3Y74                                                       r  compressor/chain3_2/carry4_inst3/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.631 r  compressor/chain3_2/carry4_inst3/O[1]
                         net (fo=2, routed)           0.762     8.393    compressor/chain4_0/lut5_gene20_0[13]
    SLICE_X5Y74                                                       r  compressor/chain4_0/lut2_prop17/I0
    SLICE_X5Y74          LUT2 (Prop_lut2_I0_O)        0.225     8.618 r  compressor/chain4_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     8.618    compressor/chain4_0/prop[17]
    SLICE_X5Y74                                                       r  compressor/chain4_0/carry4_inst4/S[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.030 r  compressor/chain4_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.007     9.037    compressor/chain4_0/carryout[19]
    SLICE_X5Y75                                                       r  compressor/chain4_0/carry4_inst5/CI
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.267 r  compressor/chain4_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.409    10.677    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392    13.069 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.069    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src24_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src24_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.739%)  route 0.064ns (33.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  src24_reg[9]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src24_reg[9]/Q
                         net (fo=5, routed)           0.064     0.192    src24[9]
    SLICE_X9Y75          FDRE                                         r  src24_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src28_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src28_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.739%)  route 0.064ns (33.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE                         0.000     0.000 r  src28_reg[9]/C
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src28_reg[9]/Q
                         net (fo=5, routed)           0.064     0.192    src28[9]
    SLICE_X9Y76          FDRE                                         r  src28_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src30_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src30_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.395%)  route 0.068ns (34.605%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  src30_reg[26]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src30_reg[26]/Q
                         net (fo=5, routed)           0.068     0.196    src30[26]
    SLICE_X2Y80          FDRE                                         r  src30_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.141ns (69.164%)  route 0.063ns (30.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE                         0.000     0.000 r  src0_reg[15]/C
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[15]/Q
                         net (fo=5, routed)           0.063     0.204    src0[15]
    SLICE_X12Y66         FDRE                                         r  src0_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src23_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src23_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.735%)  route 0.067ns (31.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE                         0.000     0.000 r  src23_reg[15]/C
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src23_reg[15]/Q
                         net (fo=5, routed)           0.067     0.215    src23[15]
    SLICE_X13Y76         FDRE                                         r  src23_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.148ns (68.652%)  route 0.068ns (31.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE                         0.000     0.000 r  src4_reg[8]/C
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src4_reg[8]/Q
                         net (fo=5, routed)           0.068     0.216    src4[8]
    SLICE_X11Y68         FDRE                                         r  src4_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src30_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src30_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.797%)  route 0.114ns (47.203%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE                         0.000     0.000 r  src30_reg[9]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src30_reg[9]/Q
                         net (fo=5, routed)           0.114     0.242    src30[9]
    SLICE_X9Y77          FDRE                                         r  src30_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.939%)  route 0.107ns (43.061%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src11_reg[25]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[25]/Q
                         net (fo=2, routed)           0.107     0.248    src11[25]
    SLICE_X6Y71          FDRE                                         r  src11_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE                         0.000     0.000 r  src0_reg[10]/C
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[10]/Q
                         net (fo=5, routed)           0.107     0.248    src0[10]
    SLICE_X9Y67          FDRE                                         r  src0_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDRE                         0.000     0.000 r  src1_reg[18]/C
    SLICE_X13Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[18]/Q
                         net (fo=2, routed)           0.109     0.250    src1[18]
    SLICE_X13Y62         FDRE                                         r  src1_reg[19]/D
  -------------------------------------------------------------------    -------------------





