/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_2z;
  reg [16:0] celloutsig_0_3z;
  wire [26:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = !(celloutsig_0_5z[0] ? celloutsig_0_1z : celloutsig_0_3z[10]);
  assign celloutsig_0_22z = !(celloutsig_0_8z ? celloutsig_0_19z[2] : celloutsig_0_19z[4]);
  assign celloutsig_1_8z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_7z);
  assign celloutsig_1_10z = !(celloutsig_1_3z ? 1'h0 : celloutsig_1_8z);
  assign celloutsig_1_19z = celloutsig_1_14z[2] ^ celloutsig_1_9z;
  assign celloutsig_0_7z = celloutsig_0_3z[12] ^ celloutsig_0_3z[3];
  assign celloutsig_0_16z = celloutsig_0_15z[9] ^ celloutsig_0_13z;
  assign celloutsig_1_9z = celloutsig_1_0z ^ celloutsig_1_5z[8];
  assign celloutsig_1_14z = celloutsig_1_5z[8:6] & { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_23z = { celloutsig_0_9z[9:3], celloutsig_0_11z } & { celloutsig_0_6z[1:0], celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_19z = { celloutsig_0_6z[2], celloutsig_0_1z, celloutsig_0_11z } / { 1'h1, celloutsig_0_2z[6:4], celloutsig_0_16z };
  assign celloutsig_1_2z = in_data[185:170] / { 1'h1, in_data[139:129], celloutsig_1_0z, 1'h0, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = - { celloutsig_0_3z[11:3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = - celloutsig_0_2z[4:2];
  assign celloutsig_0_11z = - in_data[12:10];
  assign celloutsig_0_2z = - in_data[57:49];
  assign celloutsig_0_10z = ~ { celloutsig_0_3z[11:4], celloutsig_0_1z };
  assign celloutsig_1_4z = ~ { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_11z = | { celloutsig_1_2z[8], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_8z = | { celloutsig_0_3z[13:2], celloutsig_0_5z };
  assign celloutsig_0_1z = | { in_data[48:47], celloutsig_0_0z };
  assign celloutsig_1_0z = ^ in_data[187:158];
  assign celloutsig_1_3z = ^ { in_data[113:112], celloutsig_1_0z };
  assign celloutsig_1_7z = ^ in_data[134:110];
  assign celloutsig_0_9z = { celloutsig_0_4z[19:10], celloutsig_0_1z } <<< { in_data[81:74], celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_10z[6], celloutsig_0_9z } <<< { celloutsig_0_2z[3:2], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_5z = celloutsig_1_4z[14:2] <<< celloutsig_1_2z[12:0];
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[70:67];
  always_latch
    if (!clkin_data[0]) celloutsig_0_5z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_5z = in_data[14:12];
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 17'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_3z = in_data[16:0];
  assign { out_data[130:129], out_data[145:131] } = { celloutsig_1_14z[2:1], celloutsig_1_2z[15:1] } & { celloutsig_1_4z[2:1], celloutsig_1_4z[17:3] };
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { 1'h0, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
