==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.1 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.1ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.2ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.331 MB.
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.33 seconds. CPU system time: 1.33 seconds. Elapsed time: 13.89 seconds; current allocated memory: 197.072 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::empty()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:267:60)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::empty()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:268:61)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::empty()' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:268:45)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::empty()' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:54:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::write(my_axis<512> const&)' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:77:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>&)' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:73:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::empty()' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:72:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::write(my_axis<512> const&)' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:66:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:61:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:59:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>&)' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::write(my_axis<512> const&)' into 'compute_and_insert_ip_checksum(hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:298:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::read(my_axis<512>&)' into 'compute_and_insert_ip_checksum(hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::empty() const' into 'compute_and_insert_ip_checksum(hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:249:16)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<arpTableReply, 0>::empty() const' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:111:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul> const&)' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:214:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul> const&)' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:204:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::read(my_axis<512>&)' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:181:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::empty() const' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:180:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<512>, 0ul, 0ul, 0ul> const&)' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:175:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::read(my_axis<512>&)' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:149:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::empty() const' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:148:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::read(my_axis<512>&)' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:140:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::empty() const' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:139:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::read(my_axis<512>&)' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:129:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::empty() const' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:128:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<arpTableReply, 0>::read(arpTableReply&)' into 'handle_output(hls::stream<arpTableReply, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<48>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:112:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::stream()' into 'ethernet_header_inserter(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:335:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::stream()' into 'ethernet_header_inserter(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:338:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<my_axis<512>, 0>::stream()' into 'ethernet_header_inserter(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:341:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_3' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:282:21) in function 'compute_and_insert_ip_checksum' completely with a factor of 4 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_2' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:275:21) in function 'compute_and_insert_ip_checksum' completely with a factor of 7 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:269:21) in function 'compute_and_insert_ip_checksum' completely with a factor of 15 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'data_ops' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:255:13) in function 'compute_and_insert_ip_checksum' completely with a factor of 30 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:229:0)
INFO: [HLS 214-241] Aggregating scalar variable 'regDefaultGateway' with field bit alignment mode in 32-bits (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:319:0)
INFO: [HLS 214-241] Aggregating scalar variable 'regSubNetMask' with field bit alignment mode in 32-bits (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:319:0)
INFO: [HLS 214-241] Aggregating scalar variable 'myMacAddress' with field bit alignment mode in 48-bits (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:319:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ssdm_int.9s' into '_llvm.fpga.unpack.bits.s_struct.ap_uint.7s.i32.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.7s' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.my_axiss' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.my_axiss' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.ap_uint.7s.i32.1' into 'broadcaster_and_mac_request(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&, ap_uint<32>&, ap_uint<32>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.my_axiss' into 'compute_and_insert_ip_checksum(hls::stream<my_axis<512>, 0>&, hls::stream<my_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.46 seconds. CPU system time: 0.64 seconds. Elapsed time: 8.11 seconds; current allocated memory: 200.076 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 200.079 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 212.552 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 229.159 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'ethernet_header_inserter' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:335:1), detected/extracted 3 process function(s): 
	 'broadcaster_and_mac_request'
	 'compute_and_insert_ip_checksum'
	 'handle_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_and_insert_ip_checksum' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:136:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.58 seconds; current allocated memory: 267.367 MB.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process handle_output has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for ethernet_header_inserter due to broadcaster_and_mac_request with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 300.876 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ethernet_header_inserter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'broadcaster_and_mac_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'broadcaster_and_mac_request'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'broadcaster_and_mac_request'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 301.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 301.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_and_insert_ip_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_and_insert_ip_checksum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'compute_and_insert_ip_checksum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 302.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 303.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'handle_output'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'handle_output'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 304.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 304.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ethernet_header_inserter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 304.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 305.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'broadcaster_and_mac_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bmr_fsm_state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'broadcaster_and_mac_request' pipeline 'broadcaster_and_mac_request' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'broadcaster_and_mac_request'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 305.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_and_insert_ip_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_and_insert_ip_checksum' pipeline 'compute_and_insert_ip_checksum' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_and_insert_ip_checksum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 308.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'mw_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'previous_word_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'previous_word_keep_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'handle_output' pipeline 'handle_output' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 314.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ethernet_header_inserter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataIn_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataIn_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataIn_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataIn_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataOut_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/arpTableReplay_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/arpTableRequest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/myMacAddress' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/regSubNetMask' to 'ap_none' (register, both mode).
INFO: [RTGEN 206-500]