Timing Analyzer report for Ethernet
Sun Jun 25 20:43:43 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Ethernet                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.7%      ;
;     Processor 3            ;   7.2%      ;
;     Processor 4            ;   2.5%      ;
;     Processors 5-12        ;   2.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                     ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+
; Clock Name                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                          ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+
; clk                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                          ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] } ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+-----------+-----------------+----------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                   ; Note ;
+-----------+-----------------+----------------------------------------------+------+
; 25.43 MHz ; 25.43 MHz       ; clk                                          ;      ;
; 257.6 MHz ; 257.6 MHz       ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ;      ;
+-----------+-----------------+----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+----------------------------------------------+---------+---------------+
; Clock                                        ; Slack   ; End Point TNS ;
+----------------------------------------------+---------+---------------+
; clk                                          ; -38.317 ; -4056.994     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -2.882  ; -80.591       ;
+----------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                   ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; clk                                          ; 0.452 ; 0.000         ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.634 ; 0.000         ;
+----------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                     ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; clk                                          ; -3.000 ; -1223.827     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -1.487 ; -52.045       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                              ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -38.317 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.415      ; 39.733     ;
; -38.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.415      ; 39.718     ;
; -38.139 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.415      ; 39.555     ;
; -38.136 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.415      ; 39.552     ;
; -38.133 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.415      ; 39.549     ;
; -38.121 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.415      ; 39.537     ;
; -38.118 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.415      ; 39.534     ;
; -37.958 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.415      ; 39.374     ;
; -37.955 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.415      ; 39.371     ;
; -37.929 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.400      ; 39.330     ;
; -37.857 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.400      ; 39.258     ;
; -37.747 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.400      ; 39.148     ;
; -37.747 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.400      ; 39.148     ;
; -37.743 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.400      ; 39.144     ;
; -37.706 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.378      ; 39.085     ;
; -37.691 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.378      ; 39.070     ;
; -37.675 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.400      ; 39.076     ;
; -37.675 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.400      ; 39.076     ;
; -37.561 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.400      ; 38.962     ;
; -37.561 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.400      ; 38.962     ;
; -37.528 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.378      ; 38.907     ;
; -36.742 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.415      ; 38.158     ;
; -36.561 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.415      ; 37.977     ;
; -36.558 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.415      ; 37.974     ;
; -36.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.624     ;
; -36.210 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.582     ;
; -36.209 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.581     ;
; -36.208 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.580     ;
; -36.166 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.538     ;
; -36.165 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.537     ;
; -36.131 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.378      ; 37.510     ;
; -36.069 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.441     ;
; -36.060 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.432     ;
; -36.027 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.399     ;
; -36.026 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.398     ;
; -36.018 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.390     ;
; -36.017 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.389     ;
; -35.763 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.135     ;
; -35.721 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.093     ;
; -35.720 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.371      ; 37.092     ;
; -35.677 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.400      ; 37.078     ;
; -35.574 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.375      ; 36.950     ;
; -35.530 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.375      ; 36.906     ;
; -35.495 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.400      ; 36.896     ;
; -35.495 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.400      ; 36.896     ;
; -35.391 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.375      ; 36.767     ;
; -35.382 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.375      ; 36.758     ;
; -35.085 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.375      ; 36.461     ;
; -34.600 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.371      ; 35.972     ;
; -34.558 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.371      ; 35.930     ;
; -34.557 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.371      ; 35.929     ;
; -33.922 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.375      ; 35.298     ;
; -33.479 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.415      ; 34.895     ;
; -33.298 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.415      ; 34.714     ;
; -33.295 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.415      ; 34.711     ;
; -32.980 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.400      ; 34.381     ;
; -32.950 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.371      ; 34.322     ;
; -32.908 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.371      ; 34.280     ;
; -32.907 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.371      ; 34.279     ;
; -32.868 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.378      ; 34.247     ;
; -32.798 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.400      ; 34.199     ;
; -32.798 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.400      ; 34.199     ;
; -32.272 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.375      ; 33.648     ;
; -31.310 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.087     ; 32.224     ;
; -31.251 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.087     ; 32.165     ;
; -31.233 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.087     ; 32.147     ;
; -31.226 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.415      ; 32.642     ;
; -31.158 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.087     ; 32.072     ;
; -31.096 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.087     ; 32.010     ;
; -31.045 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.415      ; 32.461     ;
; -31.042 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.415      ; 32.458     ;
; -30.975 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.892     ;
; -30.963 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.880     ;
; -30.962 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.879     ;
; -30.916 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.833     ;
; -30.904 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.821     ;
; -30.903 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.820     ;
; -30.898 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.815     ;
; -30.886 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.803     ;
; -30.885 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.802     ;
; -30.832 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.087     ; 31.746     ;
; -30.823 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.740     ;
; -30.811 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.728     ;
; -30.810 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.727     ;
; -30.789 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.087     ; 31.703     ;
; -30.761 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.678     ;
; -30.749 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.666     ;
; -30.748 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.665     ;
; -30.615 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.378      ; 31.994     ;
; -30.497 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.414     ;
; -30.485 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.402     ;
; -30.484 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.401     ;
; -30.454 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.371     ;
; -30.442 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.359     ;
; -30.441 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.084     ; 31.358     ;
; -30.281 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.400      ; 31.682     ;
; -30.239 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.371      ; 31.611     ;
; -30.197 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.371      ; 31.569     ;
; -30.196 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.371      ; 31.568     ;
; -30.099 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.400      ; 31.500     ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                   ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.882 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.802      ;
; -2.659 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.578      ;
; -2.658 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.577      ;
; -2.658 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.577      ;
; -2.650 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.569      ;
; -2.649 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.568      ;
; -2.649 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.568      ;
; -2.618 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.538      ;
; -2.593 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 3.018      ;
; -2.592 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 3.017      ;
; -2.592 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.576     ; 3.017      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.585 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.505      ;
; -2.537 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.457      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.520 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.440      ;
; -2.519 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.439      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.944      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.573     ; 2.934      ;
; -2.495 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.414      ;
; -2.493 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.412      ;
; -2.493 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.412      ;
; -2.484 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.404      ;
; -2.466 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.386      ;
; -2.466 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.386      ;
; -2.466 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.386      ;
; -2.466 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.386      ;
; -2.457 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.377      ;
; -2.457 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.377      ;
; -2.457 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.377      ;
; -2.457 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.377      ;
; -2.449 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.368      ;
; -2.449 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.575     ; 2.875      ;
; -2.448 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.367      ;
; -2.448 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.082     ; 3.367      ;
; -2.438 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.358      ;
; -2.427 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.347      ;
; -2.427 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.347      ;
; -2.427 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.347      ;
; -2.427 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.347      ;
; -2.427 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.347      ;
; -2.427 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.081     ; 3.347      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                          ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[7]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[7]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[3]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[3]                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[2]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[2]                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|xcnt[3]                                                                                                      ; UART_driver:u_UART_driver|xcnt[3]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|xcnt[1]                                                                                                      ; UART_driver:u_UART_driver|xcnt[1]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                      ; UART_driver:u_UART_driver|xcnt[0]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                               ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                               ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                      ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                          ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                             ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_driver:u_UART_driver|xcnt[2]                                                                                                      ; UART_driver:u_UART_driver|xcnt[2]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[0]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[0]                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.500 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[8]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[8]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[1]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[7]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[7]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[46]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[40]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[1]   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[3]                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[2]                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[5]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[5]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[10] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[10]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[11] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[11]                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[41]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[42]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.797      ;
; 0.504 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[45]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[45]                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.797      ;
; 0.508 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[34]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[0]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[32]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.804      ;
; 0.512 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                          ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.806      ;
; 0.521 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_dat[6]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_dat[6]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.814      ;
; 0.525 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[15]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|freesize[15] ; clk          ; clk         ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[28]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[36]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[4]      ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[12]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[30]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[38]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[23]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.821      ;
; 0.528 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.END1                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.529 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[5]      ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[13]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.822      ;
; 0.530 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_vld                            ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat_vld                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.823      ;
; 0.533 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[33]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.827      ;
; 0.533 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[29]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[37]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.827      ;
; 0.533 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[25]                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.827      ;
; 0.533 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[3]      ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|freesize[3]  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.827      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.634 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.419      ;
; 0.642 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.427      ;
; 0.649 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.434      ;
; 0.649 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.434      ;
; 0.744 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.100      ; 1.059      ;
; 0.747 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.100      ; 1.059      ;
; 0.747 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.752 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.756 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.541      ;
; 0.761 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.764 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.550      ;
; 0.766 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.769 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.775 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.560      ;
; 0.782 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.567      ;
; 0.785 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.786 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.574      ;
; 0.807 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.592      ;
; 0.904 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.689      ;
; 0.905 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.690      ;
; 0.920 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.705      ;
; 0.946 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.731      ;
; 0.947 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.732      ;
; 1.044 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.829      ;
; 1.060 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.845      ;
; 1.061 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.846      ;
; 1.067 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.852      ;
; 1.086 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.871      ;
; 1.098 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.107 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.401      ;
; 1.109 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.116 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.100      ; 1.429      ;
; 1.124 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.136 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.139 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.432      ;
; 1.141 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.143 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.149 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.155 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.576      ; 1.943      ;
; 1.158 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.159 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.171 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.464      ;
; 1.172 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.465      ;
; 1.172 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.465      ;
; 1.191 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.576      ; 1.979      ;
; 1.193 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.978      ;
; 1.200 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.985      ;
; 1.201 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.986      ;
; 1.207 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.573      ; 1.992      ;
; 1.229 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.523      ;
; 1.238 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.532      ;
; 1.239 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.247 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.541      ;
; 1.247 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.256 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.264 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.081      ; 1.557      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+-----------+-----------------+----------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                   ; Note ;
+-----------+-----------------+----------------------------------------------+------+
; 27.89 MHz ; 27.89 MHz       ; clk                                          ;      ;
; 273.6 MHz ; 273.6 MHz       ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ;      ;
+-----------+-----------------+----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+----------------------------------------------+---------+---------------+
; Clock                                        ; Slack   ; End Point TNS ;
+----------------------------------------------+---------+---------------+
; clk                                          ; -34.857 ; -3756.688     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -2.655  ; -72.260       ;
+----------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                    ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; clk                                          ; 0.400 ; 0.000         ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.565 ; 0.000         ;
+----------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; clk                                          ; -3.000 ; -1223.827     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -1.487 ; -52.045       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -34.857 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.402      ; 36.261     ;
; -34.807 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.402      ; 36.211     ;
; -34.712 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.402      ; 36.116     ;
; -34.708 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.402      ; 36.112     ;
; -34.668 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.402      ; 36.072     ;
; -34.667 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.402      ; 36.071     ;
; -34.663 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.402      ; 36.067     ;
; -34.539 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.383      ; 35.924     ;
; -34.528 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.402      ; 35.932     ;
; -34.524 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.402      ; 35.928     ;
; -34.370 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.383      ; 35.755     ;
; -34.369 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.383      ; 35.754     ;
; -34.340 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.383      ; 35.725     ;
; -34.330 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.383      ; 35.715     ;
; -34.298 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.365      ; 35.665     ;
; -34.248 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.365      ; 35.615     ;
; -34.171 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.383      ; 35.556     ;
; -34.170 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.383      ; 35.555     ;
; -34.161 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.383      ; 35.546     ;
; -34.160 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.383      ; 35.545     ;
; -34.109 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.365      ; 35.476     ;
; -33.384 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.402      ; 34.788     ;
; -33.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.402      ; 34.648     ;
; -33.240 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.402      ; 34.644     ;
; -33.148 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.502     ;
; -33.077 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.431     ;
; -33.075 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.429     ;
; -33.069 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.423     ;
; -32.998 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.352     ;
; -32.996 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.350     ;
; -32.959 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.313     ;
; -32.899 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.253     ;
; -32.888 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.242     ;
; -32.886 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.240     ;
; -32.828 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.182     ;
; -32.826 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.352      ; 34.180     ;
; -32.825 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.365      ; 34.192     ;
; -32.641 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.352      ; 33.995     ;
; -32.570 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.352      ; 33.924     ;
; -32.568 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.352      ; 33.922     ;
; -32.489 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.383      ; 33.874     ;
; -32.479 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.356      ; 33.837     ;
; -32.400 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.356      ; 33.758     ;
; -32.320 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.383      ; 33.705     ;
; -32.319 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.383      ; 33.704     ;
; -32.290 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.356      ; 33.648     ;
; -32.230 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.356      ; 33.588     ;
; -31.972 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.356      ; 33.330     ;
; -31.621 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.352      ; 32.975     ;
; -31.550 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.352      ; 32.904     ;
; -31.548 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.352      ; 32.902     ;
; -30.952 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.356      ; 32.310     ;
; -30.451 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.402      ; 31.855     ;
; -30.283 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.402      ; 31.687     ;
; -30.280 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.402      ; 31.684     ;
; -30.174 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.352      ; 31.528     ;
; -30.103 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.352      ; 31.457     ;
; -30.101 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.352      ; 31.455     ;
; -29.928 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.383      ; 31.313     ;
; -29.892 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.365      ; 31.259     ;
; -29.759 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.383      ; 31.144     ;
; -29.758 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.383      ; 31.143     ;
; -29.505 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.356      ; 30.863     ;
; -28.506 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.076     ; 29.432     ;
; -28.447 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.076     ; 29.373     ;
; -28.431 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.076     ; 29.357     ;
; -28.372 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.076     ; 29.298     ;
; -28.360 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.402      ; 29.764     ;
; -28.305 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.076     ; 29.231     ;
; -28.245 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.172     ;
; -28.202 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.129     ;
; -28.200 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.127     ;
; -28.192 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.402      ; 29.596     ;
; -28.189 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.402      ; 29.593     ;
; -28.186 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.113     ;
; -28.170 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.097     ;
; -28.143 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.070     ;
; -28.141 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.068     ;
; -28.127 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.054     ;
; -28.125 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.052     ;
; -28.111 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 29.038     ;
; -28.076 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.076     ; 29.002     ;
; -28.068 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.995     ;
; -28.066 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.993     ;
; -28.044 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.971     ;
; -28.038 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.076     ; 28.964     ;
; -28.001 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.928     ;
; -27.999 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.926     ;
; -27.815 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.742     ;
; -27.801 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.365      ; 29.168     ;
; -27.777 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.704     ;
; -27.772 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.699     ;
; -27.770 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.697     ;
; -27.734 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.661     ;
; -27.732 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.075     ; 28.659     ;
; -27.612 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.352      ; 28.966     ;
; -27.541 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.352      ; 28.895     ;
; -27.539 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.352      ; 28.893     ;
; -27.419 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.383      ; 28.804     ;
; -27.250 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.383      ; 28.635     ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.655 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.585      ;
; -2.430 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.359      ;
; -2.429 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.358      ;
; -2.428 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.357      ;
; -2.423 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.352      ;
; -2.422 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.351      ;
; -2.421 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.350      ;
; -2.415 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.880      ;
; -2.414 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.879      ;
; -2.413 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.878      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.302 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.232      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.072     ; 3.222      ;
; -2.254 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.183      ;
; -2.253 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.182      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.717      ;
; -2.252 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.181      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.244 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.709      ;
; -2.238 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.167      ;
; -2.238 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.167      ;
; -2.238 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.167      ;
; -2.237 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.166      ;
; -2.232 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.161      ;
; -2.231 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.160      ;
; -2.231 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.160      ;
; -2.231 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.160      ;
; -2.230 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.159      ;
; -2.223 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.152      ;
; -2.223 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.688      ;
; -2.223 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.688      ;
; -2.223 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.688      ;
; -2.222 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.151      ;
; -2.222 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.687      ;
; -2.221 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.073     ; 3.150      ;
; -2.220 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.685      ;
; -2.220 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.685      ;
; -2.220 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.685      ;
; -2.220 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.685      ;
; -2.220 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.685      ;
; -2.220 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.685      ;
; -2.220 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.537     ; 2.685      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[7]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[7]     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                               ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                          ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                      ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                          ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                             ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[3]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[3]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[2]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[2]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|xcnt[3]                                                                                                      ; UART_driver:u_UART_driver|xcnt[3]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|xcnt[2]                                                                                                      ; UART_driver:u_UART_driver|xcnt[2]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|xcnt[1]                                                                                                      ; UART_driver:u_UART_driver|xcnt[1]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                      ; UART_driver:u_UART_driver|xcnt[0]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                               ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[0]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[0]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.465 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[2]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.733      ;
; 0.466 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[3]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.734      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[8]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[8]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[46]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[40]                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[1]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[1]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[5]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[5]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[7]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[7]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[41]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[10] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[10]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[11] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[11]                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[42]                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.741      ;
; 0.472 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[0]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[45]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[45]                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                          ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.741      ;
; 0.476 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[34]                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[32]                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.746      ;
; 0.490 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[15]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|freesize[15] ; clk          ; clk         ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_dat[6]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_dat[6]                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[4]      ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[12]     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[28]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[36]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.END1                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[30]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[38]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[23]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|state[4]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|state[2]     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.762      ;
; 0.494 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[5]      ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[13]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.762      ;
; 0.495 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_vld                            ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat_vld                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.763      ;
; 0.495 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|state[1]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_start      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.763      ;
; 0.496 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[3]      ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|freesize[3]  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.765      ;
; 0.497 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[33]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.765      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.565 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.297      ;
; 0.577 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.309      ;
; 0.590 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.322      ;
; 0.590 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.322      ;
; 0.657 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.389      ;
; 0.685 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.417      ;
; 0.687 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.419      ;
; 0.689 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.091      ; 0.975      ;
; 0.693 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.091      ; 0.979      ;
; 0.694 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.091      ; 0.980      ;
; 0.694 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.696 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.431      ;
; 0.700 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.706 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.444      ;
; 0.721 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.725 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.457      ;
; 0.729 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.731 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.731 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.733 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.801 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.533      ;
; 0.807 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.539      ;
; 0.807 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.539      ;
; 0.846 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.578      ;
; 0.847 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.579      ;
; 0.929 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.661      ;
; 0.929 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.661      ;
; 0.945 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.677      ;
; 0.954 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.686      ;
; 0.968 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.700      ;
; 1.015 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.018 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.286      ;
; 1.027 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.091      ; 1.314      ;
; 1.028 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.035 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.040 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.042 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.044 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.046 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.050 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.782      ;
; 1.050 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.051 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.783      ;
; 1.053 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.067 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.799      ;
; 1.067 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.334      ;
; 1.068 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.335      ;
; 1.071 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.803      ;
; 1.076 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.808      ;
; 1.085 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.353      ;
; 1.085 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.353      ;
; 1.088 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.356      ;
; 1.101 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.833      ;
; 1.115 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.383      ;
; 1.121 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.126 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.135 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.138 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.140 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.408      ;
; 1.140 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.408      ;
; 1.140 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.408      ;
; 1.144 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.411      ;
; 1.145 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.537      ; 1.877      ;
; 1.147 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.415      ;
; 1.149 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.072      ; 1.416      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+----------------------------------------------+---------+---------------+
; Clock                                        ; Slack   ; End Point TNS ;
+----------------------------------------------+---------+---------------+
; clk                                          ; -15.815 ; -1317.070     ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -0.595  ; -14.499       ;
+----------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                    ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; clk                                          ; 0.186 ; 0.000         ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.266 ; 0.000         ;
+----------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                      ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; clk                                          ; -3.000 ; -877.407      ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -1.000 ; -35.000       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.815 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.960     ;
; -15.795 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.940     ;
; -15.738 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.883     ;
; -15.719 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.864     ;
; -15.716 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.861     ;
; -15.699 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.844     ;
; -15.696 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.841     ;
; -15.642 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.787     ;
; -15.639 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.784     ;
; -15.616 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.159      ; 16.762     ;
; -15.597 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.159      ; 16.743     ;
; -15.544 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.159      ; 16.690     ;
; -15.519 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.159      ; 16.665     ;
; -15.519 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.159      ; 16.665     ;
; -15.509 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.146      ; 16.642     ;
; -15.500 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.159      ; 16.646     ;
; -15.500 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.159      ; 16.646     ;
; -15.488 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.146      ; 16.621     ;
; -15.447 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.159      ; 16.593     ;
; -15.447 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.159      ; 16.593     ;
; -15.432 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.146      ; 16.565     ;
; -15.179 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.324     ;
; -15.083 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.228     ;
; -15.080 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.158      ; 16.225     ;
; -14.962 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.141      ; 16.090     ;
; -14.961 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.141      ; 16.089     ;
; -14.961 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.141      ; 16.089     ;
; -14.917 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.141      ; 16.045     ;
; -14.916 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.141      ; 16.044     ;
; -14.916 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.141      ; 16.044     ;
; -14.873 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.146      ; 16.006     ;
; -14.869 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.997     ;
; -14.869 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.997     ;
; -14.868 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.996     ;
; -14.868 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.996     ;
; -14.868 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.996     ;
; -14.868 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.996     ;
; -14.729 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.857     ;
; -14.728 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.856     ;
; -14.728 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.856     ;
; -14.690 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.145      ; 15.822     ;
; -14.678 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.159      ; 15.824     ;
; -14.645 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.145      ; 15.777     ;
; -14.597 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.145      ; 15.729     ;
; -14.597 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.145      ; 15.729     ;
; -14.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.159      ; 15.727     ;
; -14.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.159      ; 15.727     ;
; -14.457 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.145      ; 15.589     ;
; -14.210 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.338     ;
; -14.209 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.337     ;
; -14.209 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.141      ; 15.337     ;
; -13.938 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.145      ; 15.070     ;
; -13.729 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.158      ; 14.874     ;
; -13.633 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.158      ; 14.778     ;
; -13.630 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.158      ; 14.775     ;
; -13.535 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.141      ; 14.663     ;
; -13.534 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.141      ; 14.662     ;
; -13.534 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.141      ; 14.662     ;
; -13.523 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.159      ; 14.669     ;
; -13.426 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.159      ; 14.572     ;
; -13.426 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_hund[2] ; clk          ; clk         ; 1.000        ; 0.159      ; 14.572     ;
; -13.423 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.146      ; 14.556     ;
; -13.263 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|cm_unit[0] ; clk          ; clk         ; 1.000        ; 0.145      ; 14.395     ;
; -13.067 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.042     ; 14.012     ;
; -13.042 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.042     ; 13.987     ;
; -13.031 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.042     ; 13.976     ;
; -12.995 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.042     ; 13.940     ;
; -12.957 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.042     ; 13.902     ;
; -12.884 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.827     ;
; -12.884 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.827     ;
; -12.881 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[15] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.824     ;
; -12.859 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.802     ;
; -12.859 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.802     ;
; -12.856 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[14] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.799     ;
; -12.848 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.791     ;
; -12.848 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.791     ;
; -12.845 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.788     ;
; -12.837 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.042     ; 13.782     ;
; -12.812 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[0] ; clk          ; clk         ; 1.000        ; -0.042     ; 13.757     ;
; -12.812 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.755     ;
; -12.812 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.755     ;
; -12.809 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[17] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.752     ;
; -12.803 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[3]  ; clk          ; clk         ; 1.000        ; 0.158      ; 13.948     ;
; -12.774 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.717     ;
; -12.774 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.717     ;
; -12.771 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[12] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.714     ;
; -12.707 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[2]  ; clk          ; clk         ; 1.000        ; 0.158      ; 13.852     ;
; -12.704 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[1]  ; clk          ; clk         ; 1.000        ; 0.158      ; 13.849     ;
; -12.654 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.597     ;
; -12.654 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.597     ;
; -12.651 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[18] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.594     ;
; -12.629 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[3] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.572     ;
; -12.629 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[1] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.572     ;
; -12.626 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[16] ; UART_driver:u_UART_driver|point_1[2] ; clk          ; clk         ; 1.000        ; -0.044     ; 13.569     ;
; -12.497 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_ten[0]  ; clk          ; clk         ; 1.000        ; 0.146      ; 13.630     ;
; -12.404 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[3] ; clk          ; clk         ; 1.000        ; 0.159      ; 13.550     ;
; -12.362 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[3] ; clk          ; clk         ; 1.000        ; 0.141      ; 13.490     ;
; -12.361 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[2] ; clk          ; clk         ; 1.000        ; 0.141      ; 13.489     ;
; -12.361 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[11] ; UART_driver:u_UART_driver|cm_unit[1] ; clk          ; clk         ; 1.000        ; 0.141      ; 13.489     ;
; -12.307 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|data_r[13] ; UART_driver:u_UART_driver|cm_hund[1] ; clk          ; clk         ; 1.000        ; 0.159      ; 13.453     ;
+---------+----------------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.595 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.545      ;
; -0.584 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.238     ; 1.333      ;
; -0.583 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.238     ; 1.332      ;
; -0.582 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.238     ; 1.331      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.581 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.531      ;
; -0.562 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.512      ;
; -0.551 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.501      ;
; -0.550 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.500      ;
; -0.550 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.500      ;
; -0.549 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.499      ;
; -0.549 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.499      ;
; -0.548 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.498      ;
; -0.547 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.497      ;
; -0.532 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.482      ;
; -0.522 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.472      ;
; -0.521 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.471      ;
; -0.521 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.471      ;
; -0.520 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.470      ;
; -0.520 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.470      ;
; -0.519 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.469      ;
; -0.514 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.464      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.507 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.457      ;
; -0.506 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.456      ;
; -0.505 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.455      ;
; -0.504 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.454      ;
; -0.499 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.449      ;
; -0.495 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.445      ;
; -0.494 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.444      ;
; -0.493 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.443      ;
; -0.483 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.238     ; 1.232      ;
; -0.480 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.430      ;
; -0.479 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.429      ;
; -0.478 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.428      ;
; -0.478 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.428      ;
; -0.475 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.425      ;
; -0.474 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.238     ; 1.223      ;
; -0.474 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.424      ;
; -0.473 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.238     ; 1.222      ;
; -0.473 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.238     ; 1.222      ;
; -0.473 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.423      ;
; -0.467 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.417      ;
; -0.465 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.415      ;
; -0.463 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.413      ;
; -0.462 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.412      ;
; -0.461 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.411      ;
; -0.461 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.411      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.460 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.410      ;
; -0.459 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.037     ; 1.409      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.456 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.208      ;
; -0.450 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.202      ;
; -0.450 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 1.000        ; -0.235     ; 1.202      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_w5500_rst                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                               ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|mosi                               ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|sck                                ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cs                                 ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.IDLE                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|state[3]                       ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[1]     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|state[2]     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                          ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.DLY                          ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[1]                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[2]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[6]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_TX                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.SN_RX                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_CMD                       ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_WIC                  ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.INI_SN                   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mr_cfg_vld                     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rtr_cfg_vld                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sip_ok                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|gar_ok                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|mac_ok                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|sub_ok                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|rcr_cfg_vld                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|phy_cfg_vld                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[4]     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|sr_cfg_vld   ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[7]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|o_dat[7]     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_dat[6]     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]    ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|tx_ptr[5]    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|xcnt[3]                                                                                                      ; UART_driver:u_UART_driver|xcnt[3]                                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|xcnt[2]                                                                                                      ; UART_driver:u_UART_driver|xcnt[2]                                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|xcnt[1]                                                                                                      ; UART_driver:u_UART_driver|xcnt[1]                                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_driver:u_UART_driver|xcnt[0]                                                                                                      ; UART_driver:u_UART_driver|xcnt[0]                                                                                                      ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|o_dat[0]     ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                       ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[1]                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[2]                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_DAT                       ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.WR_ADR                       ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                      ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche|state.DLY                      ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                          ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|ir_ok                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|imr_ok                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket|state[1]     ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                             ; UART_driver:u_UART_driver|UART_send:UART_send_init|UART_tx                                                                             ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[3]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[3]                                                           ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[2]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[2]                                                           ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                               ; UART_driver:u_UART_driver|UART_send:UART_send_init|tx_en                                                                               ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[1]                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[2]                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[3]                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                          ; UART_driver:u_UART_driver|UART_send:UART_send_init|cnt_bit[0]                                                                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_clk[0]                         ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[46]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[46]                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[0]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[0]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[1]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[1]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                         ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|cnt_bit[0]                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[8]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[8]                           ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[41]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[41]                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[40]                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[5]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[5]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[0]   ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|rx_vldr[1]   ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[0]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[0]                                                           ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[7]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[7]                           ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[4]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[4]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[7]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[7]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|dat_r[3]                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|o_dat[3]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[5]  ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[5]                           ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[10] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[10]                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|o_length[11] ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_len[11]                          ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[45]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[45]                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[42]                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[34]                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[40]                       ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[34]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[42]                       ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[32]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|macaddr[32]                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.200 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                           ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[4]                                                                                           ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 0.816      ; 1.235      ;
; 0.201 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                           ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[1]                                                                                           ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 0.816      ; 1.236      ;
; 0.201 ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]                                                                                           ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[5]                                                                                           ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk         ; 0.000        ; 0.816      ; 1.236      ;
; 0.204 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd|dinr[4]      ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[12]     ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|dinr[15]     ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd|freesize[15] ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[28]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[36]                       ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[3]                                                           ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[2]                                                           ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|o_dat[6]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|l_dat[6]                           ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[30]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[38]                       ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[23]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[31]                       ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.RD_DAT                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv|state.END1                         ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[33]                       ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[0]                                                           ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|delay_counter[1]                                                           ; clk                                          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[29]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[37]                       ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[25]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[25]                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|dinr[29]                       ; net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500|subcode[29]                    ; clk                                          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.266 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.585      ;
; 0.268 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.587      ;
; 0.268 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.587      ;
; 0.268 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.587      ;
; 0.296 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.044      ; 0.428      ;
; 0.302 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.316 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.637      ;
; 0.321 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.640      ;
; 0.333 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.652      ;
; 0.334 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.653      ;
; 0.334 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.653      ;
; 0.347 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.666      ;
; 0.387 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.706      ;
; 0.387 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.706      ;
; 0.396 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.715      ;
; 0.412 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.731      ;
; 0.413 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.732      ;
; 0.447 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.772      ;
; 0.454 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.782      ;
; 0.463 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[18] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.784      ;
; 0.465 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.238      ; 0.787      ;
; 0.466 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[0]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.785      ;
; 0.466 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.468 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[12] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.470 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.473 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[12] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.475 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.478 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.478 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[2]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.235      ; 0.797      ;
; 0.479 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[4]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.600      ;
; 0.486 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.238      ; 0.808      ;
; 0.508 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[8]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.045      ; 0.637      ;
; 0.510 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.513 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[16] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[1]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[7]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[5]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[7]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[10] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[14] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[15] ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[17] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[9]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.526 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[6]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[0]  ; sr04_top:u_sr04_top|trig_driver:u_trig_driver|cnt[4]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.528 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[13] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[1]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[3]  ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[9]  ; sr04_top:u_sr04_top|echo_driver:u_echo_driver|cnt[11] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 0.000        ; 0.037      ; 0.650      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+-----------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                         ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                              ; -38.317   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clk                                          ; -38.317   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -2.882    ; 0.266 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                               ; -4137.585 ; 0.0   ; 0.0      ; 0.0     ; -1275.872           ;
;  clk                                          ; -4056.994 ; 0.000 ; N/A      ; N/A     ; -1223.827           ;
;  sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; -80.591   ; 0.000 ; N/A      ; N/A     ; -52.045             ;
+-----------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; trig          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_cs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_sck       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w5500_rst     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_miso                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; echo                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; w5500_rst     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; w5500_rst     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trig          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_cs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; spi_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; w5500_rst     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; clk                                          ; clk                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk                                          ; 246          ; 9        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 734          ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
; clk                                          ; clk                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; clk                                          ; 246          ; 9        ; 0        ; 0        ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; 734          ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 869   ; 869  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                             ;
+----------------------------------------------+----------------------------------------------+------+-------------+
; Target                                       ; Clock                                        ; Type ; Status      ;
+----------------------------------------------+----------------------------------------------+------+-------------+
; clk                                          ; clk                                          ; Base ; Constrained ;
; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] ; Base ; Constrained ;
+----------------------------------------------+----------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; echo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w5500_rst   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; echo       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sel[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w5500_rst   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Jun 25 20:43:40 2023
Info: Command: quartus_sta Ethernet -c Ethernet
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Ethernet.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -38.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -38.317           -4056.994 clk 
    Info (332119):    -2.882             -80.591 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk 
    Info (332119):     0.634               0.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1223.827 clk 
    Info (332119):    -1.487             -52.045 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -34.857
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -34.857           -3756.688 clk 
    Info (332119):    -2.655             -72.260 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 clk 
    Info (332119):     0.565               0.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1223.827 clk 
    Info (332119):    -1.487             -52.045 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -15.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.815           -1317.070 clk 
    Info (332119):    -0.595             -14.499 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk 
    Info (332119):     0.266               0.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -877.407 clk 
    Info (332119):    -1.000             -35.000 sr04_top:u_sr04_top|clk_div:u_clk_div|cnt[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Sun Jun 25 20:43:43 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


