module tb_ring_counter;
    reg clk, reset;
    wire [3:0] q;

    ring_counter uut (
        .clk(clk),
        .reset(reset),
        .q(q)
    );

    initial begin
        clk = 0;
        forever 
    end

    initial begin
        reset = 1;
        

       
    end

    initial begin
        $monitor("Time = %0t | q = %b", $time, q);
    end
endmodule
