# Week 2 Summary
* A 2 module solution for the provided question was done. 
* A FA module and top level 2 bit adder modules were written. The ellaborated RTL design obatained was:
* ![This is an image](/wk2rtl.PNG)

* It was simulated using a test bench. The output on the console and the waveform viewer has been attached:
* ![This is an image](/wk2out.PNG)

*![This is an image](/wk2outwave.PNG) 

* Basic operators and syntax of a verilog module and testbench were studied and implemented..
