// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
// Date        : Sun Jul 31 18:46:07 2016
// Host        : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
// Command     : write_verilog -force ./cpu_impl_netlist.v -mode timesim -sdf_anno true
// Design      : BSP
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module BRAM
   (DOBDO,
    ETH_CLK_OBUF,
    ADDRBWRADDR,
    pwropt);
  output [3:0]DOBDO;
  input ETH_CLK_OBUF;
  input [12:0]ADDRBWRADDR;
  input pwropt;

  wire [12:0]ADDRBWRADDR;
  wire [3:0]DOBDO;
  wire ETH_CLK_OBUF;
  wire pwropt;
  wire NLW_MEMORY_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_MEMORY_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_MEMORY_reg_0_DBITERR_UNCONNECTED;
  wire NLW_MEMORY_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_MEMORY_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_MEMORY_reg_0_REGCEAREGCE_UNCONNECTED;
  wire NLW_MEMORY_reg_0_REGCEB_UNCONNECTED;
  wire NLW_MEMORY_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_MEMORY_reg_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_MEMORY_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_MEMORY_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_MEMORY_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_MEMORY_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_MEMORY_reg_0_RDADDRECC_UNCONNECTED;

  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "60000" *) 
  (* RTL_RAM_NAME = "MEMORY" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_ENBWREN_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    MEMORY_reg_0
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_MEMORY_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_MEMORY_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(ETH_CLK_OBUF),
        .DBITERR(NLW_MEMORY_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_MEMORY_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_MEMORY_reg_0_DOBDO_UNCONNECTED[31:4],DOBDO}),
        .DOPADOP(NLW_MEMORY_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_MEMORY_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_MEMORY_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(pwropt),
        .INJECTDBITERR(NLW_MEMORY_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_MEMORY_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_MEMORY_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_MEMORY_reg_0_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_MEMORY_reg_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_MEMORY_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ECO_CHECKSUM = "502702ff" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module BSP
   (CLK_IN,
    RST,
    ETH_CLK,
    PHY_RESET_N,
    RXDV,
    RXER,
    RXD,
    TXD,
    TXEN,
    JC,
    SDA,
    SCL,
    KD,
    KC,
    AUDIO,
    AUDIO_EN,
    VGA_R,
    VGA_G,
    VGA_B,
    HSYNCH,
    VSYNCH,
    GPIO_LEDS,
    GPIO_SWITCHES,
    GPIO_BUTTONS,
    LED_R_PWM,
    LED_G_PWM,
    LED_B_PWM,
    SEVEN_SEGMENT_CATHODE,
    SEVEN_SEGMENT_ANNODE,
    RS232_RX,
    RS232_TX);
  input CLK_IN;
  input RST;
  output ETH_CLK;
  output PHY_RESET_N;
  input RXDV;
  input RXER;
  input [1:0]RXD;
  output [1:0]TXD;
  output TXEN;
  inout [7:0]JC;
  inout SDA;
  inout SCL;
  input KD;
  input KC;
  output AUDIO;
  output AUDIO_EN;
  output [3:0]VGA_R;
  output [3:0]VGA_G;
  output [3:0]VGA_B;
  output HSYNCH;
  output VSYNCH;
  output [15:0]GPIO_LEDS;
  input [15:0]GPIO_SWITCHES;
  input [4:0]GPIO_BUTTONS;
  output LED_R_PWM;
  output LED_G_PWM;
  output LED_B_PWM;
  output [6:0]SEVEN_SEGMENT_CATHODE;
  output [7:0]SEVEN_SEGMENT_ANNODE;
  input RS232_RX;
  output RS232_TX;

  wire AUDIO;
  wire AUDIO_EN;
  wire CLKFB;
  wire CLKIN;
  (* IBUF_LOW_PWR *) wire CLK_IN;
  wire ETH_CLK;
  wire ETH_CLK_OBUF;
  wire \GPIO_BUTTONS[0] ;
  wire \GPIO_BUTTONS[0]_IBUF ;
  wire \GPIO_BUTTONS[1] ;
  wire \GPIO_BUTTONS[1]_IBUF ;
  wire \GPIO_BUTTONS[2] ;
  wire \GPIO_BUTTONS[2]_IBUF ;
  wire \GPIO_BUTTONS[3] ;
  wire \GPIO_BUTTONS[3]_IBUF ;
  wire \GPIO_BUTTONS[4] ;
  wire \GPIO_BUTTONS[4]_IBUF ;
  wire [15:0]GPIO_LEDS;
  wire \GPIO_SWITCHES[0] ;
  wire \GPIO_SWITCHES[0]_IBUF ;
  wire \GPIO_SWITCHES[10] ;
  wire \GPIO_SWITCHES[10]_IBUF ;
  wire \GPIO_SWITCHES[11] ;
  wire \GPIO_SWITCHES[11]_IBUF ;
  wire \GPIO_SWITCHES[12] ;
  wire \GPIO_SWITCHES[12]_IBUF ;
  wire \GPIO_SWITCHES[13] ;
  wire \GPIO_SWITCHES[13]_IBUF ;
  wire \GPIO_SWITCHES[14] ;
  wire \GPIO_SWITCHES[14]_IBUF ;
  wire \GPIO_SWITCHES[15] ;
  wire \GPIO_SWITCHES[15]_IBUF ;
  wire \GPIO_SWITCHES[1] ;
  wire \GPIO_SWITCHES[1]_IBUF ;
  wire \GPIO_SWITCHES[2] ;
  wire \GPIO_SWITCHES[2]_IBUF ;
  wire \GPIO_SWITCHES[3] ;
  wire \GPIO_SWITCHES[3]_IBUF ;
  wire \GPIO_SWITCHES[4] ;
  wire \GPIO_SWITCHES[4]_IBUF ;
  wire \GPIO_SWITCHES[5] ;
  wire \GPIO_SWITCHES[5]_IBUF ;
  wire \GPIO_SWITCHES[6] ;
  wire \GPIO_SWITCHES[6]_IBUF ;
  wire \GPIO_SWITCHES[7] ;
  wire \GPIO_SWITCHES[7]_IBUF ;
  wire \GPIO_SWITCHES[8] ;
  wire \GPIO_SWITCHES[8]_IBUF ;
  wire \GPIO_SWITCHES[9] ;
  wire \GPIO_SWITCHES[9]_IBUF ;
  wire HSYNCH;
  wire HSYNCH_OBUF;
  wire IN1_ACK;
  wire IN1_STB;
  wire INTERNAL_RST_reg_n_0;
  wire [7:0]JC;
  wire [1:1]JC_IBUF;
  wire KC;
  wire KC_IBUF;
  wire KD;
  wire KD_IBUF;
  wire LED_B_PWM;
  wire LED_B_PWM_OBUF;
  wire LED_G_PWM;
  wire LED_G_PWM_OBUF;
  wire LED_R_PWM;
  wire LED_R_PWM_OBUF;
  wire NOT_LOCKED;
  wire NOT_LOCKED_i_1_n_0;
  wire PHY_RESET_N;
  wire PHY_RESET_N_OBUF;
  wire RS232_RX;
  wire RS232_RX_IBUF;
  wire RS232_TX;
  wire RS232_TX_OBUF;
  wire RST;
  wire RST_IBUF;
  wire RXDV;
  wire RXDV_IBUF;
  wire \RXD[0] ;
  wire \RXD[0]_IBUF ;
  wire \RXD[1] ;
  wire \RXD[1]_IBUF ;
  wire RXER;
  wire RXER_IBUF;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire SCL;
  wire SCL_IBUF;
  wire SCL_TRI;
  wire SDA;
  wire SDA_IBUF;
  wire SDA_TRI;
  wire [7:0]SEVEN_SEGMENT_ANNODE;
  wire [6:0]SEVEN_SEGMENT_CATHODE;
  wire [1:0]TXD;
  wire [1:0]TXD_OBUF;
  wire TXEN;
  wire TXEN_OBUF;
  wire USER_DESIGN_INST_1_n_1;
  wire USER_DESIGN_INST_1_n_2;
  wire USER_DESIGN_INST_1_n_3;
  wire USER_DESIGN_INST_1_n_4;
  wire USER_DESIGN_INST_1_n_5;
  wire USER_DESIGN_INST_1_n_6;
  wire USER_DESIGN_INST_1_n_7;
  wire USER_DESIGN_INST_1_n_8;
  wire [3:0]VGA_B;
  wire [0:0]VGA_B_OBUF;
  wire [3:0]VGA_G;
  wire [3:0]VGA_R;
  wire VSYNCH;
  wire VSYNCH_OBUF;
  wire clk0;
  wire clkdv;
  wire locked_internal;
  wire NLW_dcm_sp_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT0_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT1_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT2_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT3_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT5_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT6_UNCONNECTED;
  wire NLW_dcm_sp_inst_DRDY_UNCONNECTED;
  wire NLW_dcm_sp_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_dcm_sp_inst_DO_UNCONNECTED;
  wire NLW_ethernet_inst_1_RXDV_IBUF_UNCONNECTED;
  wire NLW_ethernet_inst_1_RXER_IBUF_UNCONNECTED;
  wire [1:0]NLW_ethernet_inst_1_D_UNCONNECTED;
PULLUP pullup_KC
       (.O(KC));
PULLUP pullup_KD
       (.O(KD));

initial begin
 $sdf_annotate("cpu_impl_netlist.sdf",,,,"tool_control");
end
  assign \GPIO_BUTTONS[0]  = GPIO_BUTTONS[0];
  assign \GPIO_BUTTONS[1]  = GPIO_BUTTONS[1];
  assign \GPIO_BUTTONS[2]  = GPIO_BUTTONS[2];
  assign \GPIO_BUTTONS[3]  = GPIO_BUTTONS[3];
  assign \GPIO_BUTTONS[4]  = GPIO_BUTTONS[4];
  assign \GPIO_SWITCHES[0]  = GPIO_SWITCHES[0];
  assign \GPIO_SWITCHES[10]  = GPIO_SWITCHES[10];
  assign \GPIO_SWITCHES[11]  = GPIO_SWITCHES[11];
  assign \GPIO_SWITCHES[12]  = GPIO_SWITCHES[12];
  assign \GPIO_SWITCHES[13]  = GPIO_SWITCHES[13];
  assign \GPIO_SWITCHES[14]  = GPIO_SWITCHES[14];
  assign \GPIO_SWITCHES[15]  = GPIO_SWITCHES[15];
  assign \GPIO_SWITCHES[1]  = GPIO_SWITCHES[1];
  assign \GPIO_SWITCHES[2]  = GPIO_SWITCHES[2];
  assign \GPIO_SWITCHES[3]  = GPIO_SWITCHES[3];
  assign \GPIO_SWITCHES[4]  = GPIO_SWITCHES[4];
  assign \GPIO_SWITCHES[5]  = GPIO_SWITCHES[5];
  assign \GPIO_SWITCHES[6]  = GPIO_SWITCHES[6];
  assign \GPIO_SWITCHES[7]  = GPIO_SWITCHES[7];
  assign \GPIO_SWITCHES[8]  = GPIO_SWITCHES[8];
  assign \GPIO_SWITCHES[9]  = GPIO_SWITCHES[9];
  assign \RXD[0]  = RXD[0];
  assign \RXD[1]  = RXD[1];
  OBUF AUDIO_EN_OBUF_inst
       (.I(1'b1),
        .O(AUDIO_EN));
  OBUF AUDIO_OBUF_inst
       (.I(1'b0),
        .O(AUDIO));
  (* box_type = "PRIMITIVE" *) 
  BUFG BUFG_INST1
       (.I(clkdv),
        .O(ETH_CLK_OBUF));
  (* box_type = "PRIMITIVE" *) 
  BUFG BUFG_INST2
       (.I(clk0),
        .O(CLKFB));
  CHARSVGA CHARSVGA_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .HSYNCH(HSYNCH_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .VGA_B_OBUF(VGA_B_OBUF),
        .VSYNCH(VSYNCH_OBUF));
  OBUF ETH_CLK_OBUF_inst
       (.I(ETH_CLK_OBUF),
        .O(ETH_CLK));
  (* OPT_INSERTED *) 
  IBUF \GPIO_BUTTONS[0]_IBUF_inst 
       (.I(\GPIO_BUTTONS[0] ),
        .O(\GPIO_BUTTONS[0]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_BUTTONS[1]_IBUF_inst 
       (.I(\GPIO_BUTTONS[1] ),
        .O(\GPIO_BUTTONS[1]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_BUTTONS[2]_IBUF_inst 
       (.I(\GPIO_BUTTONS[2] ),
        .O(\GPIO_BUTTONS[2]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_BUTTONS[3]_IBUF_inst 
       (.I(\GPIO_BUTTONS[3] ),
        .O(\GPIO_BUTTONS[3]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_BUTTONS[4]_IBUF_inst 
       (.I(\GPIO_BUTTONS[4] ),
        .O(\GPIO_BUTTONS[4]_IBUF ));
  OBUF \GPIO_LEDS_OBUF[0]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[0]));
  OBUF \GPIO_LEDS_OBUF[10]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[10]));
  OBUF \GPIO_LEDS_OBUF[11]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[11]));
  OBUF \GPIO_LEDS_OBUF[12]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[12]));
  OBUF \GPIO_LEDS_OBUF[13]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[13]));
  OBUF \GPIO_LEDS_OBUF[14]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[14]));
  OBUF \GPIO_LEDS_OBUF[15]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[15]));
  OBUF \GPIO_LEDS_OBUF[1]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[1]));
  OBUF \GPIO_LEDS_OBUF[2]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[2]));
  OBUF \GPIO_LEDS_OBUF[3]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[3]));
  OBUF \GPIO_LEDS_OBUF[4]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[4]));
  OBUF \GPIO_LEDS_OBUF[5]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[5]));
  OBUF \GPIO_LEDS_OBUF[6]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[6]));
  OBUF \GPIO_LEDS_OBUF[7]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[7]));
  OBUF \GPIO_LEDS_OBUF[8]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[8]));
  OBUF \GPIO_LEDS_OBUF[9]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[9]));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[0]_IBUF_inst 
       (.I(\GPIO_SWITCHES[0] ),
        .O(\GPIO_SWITCHES[0]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[10]_IBUF_inst 
       (.I(\GPIO_SWITCHES[10] ),
        .O(\GPIO_SWITCHES[10]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[11]_IBUF_inst 
       (.I(\GPIO_SWITCHES[11] ),
        .O(\GPIO_SWITCHES[11]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[12]_IBUF_inst 
       (.I(\GPIO_SWITCHES[12] ),
        .O(\GPIO_SWITCHES[12]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[13]_IBUF_inst 
       (.I(\GPIO_SWITCHES[13] ),
        .O(\GPIO_SWITCHES[13]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[14]_IBUF_inst 
       (.I(\GPIO_SWITCHES[14] ),
        .O(\GPIO_SWITCHES[14]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[15]_IBUF_inst 
       (.I(\GPIO_SWITCHES[15] ),
        .O(\GPIO_SWITCHES[15]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[1]_IBUF_inst 
       (.I(\GPIO_SWITCHES[1] ),
        .O(\GPIO_SWITCHES[1]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[2]_IBUF_inst 
       (.I(\GPIO_SWITCHES[2] ),
        .O(\GPIO_SWITCHES[2]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[3]_IBUF_inst 
       (.I(\GPIO_SWITCHES[3] ),
        .O(\GPIO_SWITCHES[3]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[4]_IBUF_inst 
       (.I(\GPIO_SWITCHES[4] ),
        .O(\GPIO_SWITCHES[4]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[5]_IBUF_inst 
       (.I(\GPIO_SWITCHES[5] ),
        .O(\GPIO_SWITCHES[5]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[6]_IBUF_inst 
       (.I(\GPIO_SWITCHES[6] ),
        .O(\GPIO_SWITCHES[6]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[7]_IBUF_inst 
       (.I(\GPIO_SWITCHES[7] ),
        .O(\GPIO_SWITCHES[7]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[8]_IBUF_inst 
       (.I(\GPIO_SWITCHES[8] ),
        .O(\GPIO_SWITCHES[8]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[9]_IBUF_inst 
       (.I(\GPIO_SWITCHES[9] ),
        .O(\GPIO_SWITCHES[9]_IBUF ));
  OBUF HSYNCH_OBUF_inst
       (.I(HSYNCH_OBUF),
        .O(HSYNCH));
  I2C I2C_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .SCL_IBUF(SCL_IBUF),
        .SCL_TRI(SCL_TRI),
        .SDA_IBUF(SDA_IBUF),
        .SDA_TRI(SDA_TRI));
  FDRE INTERNAL_RST_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(NOT_LOCKED),
        .Q(INTERNAL_RST_reg_n_0),
        .R(1'b0));
  OBUF \JC_OBUF[0]_inst 
       (.I(1'b1),
        .O(JC[0]));
  OBUF \JC_OBUF[1]_inst 
       (.I(JC_IBUF),
        .O(JC[1]));
  (* OPT_INSERTED *) 
  IBUF KC_IBUF_inst
       (.I(KC),
        .O(KC_IBUF));
  (* OPT_INSERTED *) 
  IBUF KD_IBUF_inst
       (.I(KD),
        .O(KD_IBUF));
  OBUF LED_B_PWM_OBUF_inst
       (.I(LED_B_PWM_OBUF),
        .O(LED_B_PWM));
  OBUF LED_G_PWM_OBUF_inst
       (.I(LED_G_PWM_OBUF),
        .O(LED_G_PWM));
  OBUF LED_R_PWM_OBUF_inst
       (.I(LED_R_PWM_OBUF),
        .O(LED_R_PWM));
  LUT1 #(
    .INIT(2'h1)) 
    NOT_LOCKED_i_1
       (.I0(locked_internal),
        .O(NOT_LOCKED_i_1_n_0));
  FDRE NOT_LOCKED_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(NOT_LOCKED_i_1_n_0),
        .Q(NOT_LOCKED),
        .R(1'b0));
  OBUF PHY_RESET_N_OBUF_inst
       (.I(PHY_RESET_N_OBUF),
        .O(PHY_RESET_N));
  LUT1 #(
    .INIT(2'h1)) 
    PHY_RESET_N_OBUF_inst_i_1
       (.I0(INTERNAL_RST_reg_n_0),
        .O(PHY_RESET_N_OBUF));
  PWM PWM_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .LED_R_PWM_OBUF(LED_R_PWM_OBUF));
  PWM_0 PWM_INST_2
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .LED_G_PWM_OBUF(LED_G_PWM_OBUF));
  PWM_1 PWM_INST_3
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .LED_B_PWM_OBUF(LED_B_PWM_OBUF));
  (* OPT_INSERTED *) 
  IBUF RS232_RX_IBUF_inst
       (.I(RS232_RX),
        .O(RS232_RX_IBUF));
  OBUF RS232_TX_OBUF_inst
       (.I(RS232_TX_OBUF),
        .O(RS232_TX));
  IBUF RST_IBUF_inst
       (.I(RST),
        .O(RST_IBUF));
  (* OPT_INSERTED *) 
  IBUF RXDV_IBUF_inst
       (.I(RXDV),
        .O(RXDV_IBUF));
  (* OPT_INSERTED *) 
  IBUF \RXD[0]_IBUF_inst 
       (.I(\RXD[0] ),
        .O(\RXD[0]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \RXD[1]_IBUF_inst 
       (.I(\RXD[1] ),
        .O(\RXD[1]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF RXER_IBUF_inst
       (.I(RXER),
        .O(RXER_IBUF));
  IOBUF_HD3 SCL_IOBUF_inst
       (.I(1'b0),
        .IO(SCL),
        .O(SCL_IBUF),
        .T(SCL_TRI));
  IOBUF_UNIQ_BASE_ SDA_IOBUF_inst
       (.I(1'b0),
        .IO(SDA),
        .O(SDA_IBUF),
        .T(SDA_TRI));
  serial_output SERIAL_OUTPUT_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .IN1_ACK(IN1_ACK),
        .IN1_STB(IN1_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .Q({USER_DESIGN_INST_1_n_1,USER_DESIGN_INST_1_n_2,USER_DESIGN_INST_1_n_3,USER_DESIGN_INST_1_n_4,USER_DESIGN_INST_1_n_5,USER_DESIGN_INST_1_n_6,USER_DESIGN_INST_1_n_7,USER_DESIGN_INST_1_n_8}),
        .RS232_TX_OBUF(RS232_TX_OBUF));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[0]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[0]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[1]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[1]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[2]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[2]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[3]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[3]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[4]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[4]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[5]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[5]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[6]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[6]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[7]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[7]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[0]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[0]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[1]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[1]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[2]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[2]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[3]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[3]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[4]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[4]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[5]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[5]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[6]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[6]));
  OBUF \TXD_OBUF[0]_inst 
       (.I(TXD_OBUF[0]),
        .O(TXD[0]));
  OBUF \TXD_OBUF[1]_inst 
       (.I(TXD_OBUF[1]),
        .O(TXD[1]));
  OBUF TXEN_OBUF_inst
       (.I(TXEN_OBUF),
        .O(TXEN));
  user_design USER_DESIGN_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .IN1_ACK(IN1_ACK),
        .IN1_STB(IN1_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .output_rs232_tx({USER_DESIGN_INST_1_n_1,USER_DESIGN_INST_1_n_2,USER_DESIGN_INST_1_n_3,USER_DESIGN_INST_1_n_4,USER_DESIGN_INST_1_n_5,USER_DESIGN_INST_1_n_6,USER_DESIGN_INST_1_n_7,USER_DESIGN_INST_1_n_8}));
  OBUF \VGA_B_OBUF[0]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[0]));
  OBUF \VGA_B_OBUF[1]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[1]));
  OBUF \VGA_B_OBUF[2]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[2]));
  OBUF \VGA_B_OBUF[3]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[3]));
  OBUF \VGA_G_OBUF[0]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[0]));
  OBUF \VGA_G_OBUF[1]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[1]));
  OBUF \VGA_G_OBUF[2]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[2]));
  OBUF \VGA_G_OBUF[3]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[3]));
  OBUF \VGA_R_OBUF[0]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[0]));
  OBUF \VGA_R_OBUF[1]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[1]));
  OBUF \VGA_R_OBUF[2]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[2]));
  OBUF \VGA_R_OBUF[3]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[3]));
  OBUF VSYNCH_OBUF_inst
       (.I(VSYNCH_OBUF),
        .O(VSYNCH));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_buf
       (.I(CLK_IN),
        .O(CLKIN));
  (* XILINX_LEGACY_PRIM = "DCM_SP" *) 
  (* XILINX_TRANSFORM_PINMAP = "STATUS[7]:DO[7] STATUS[6]:DO[6] STATUS[5]:DO[5] STATUS[4]:DO[4] STATUS[3]:DO[3] STATUS[2]:DO[2] STATUS[1]:DO[1] STATUS[0]:DO[0] CLKIN:CLKIN1 CLKFX:CLKOUT0 CLKFX180:CLKOUT0B CLK2X:CLKOUT1 CLK2X180:CLKOUT1B CLK90:CLKOUT2 CLK270:CLKOUT2B CLKDV:CLKOUT4 CLK0:CLKFBOUT CLK180:CLKFBOUTB CLKFB:CLKFBIN" *) 
  (* box_type = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(8.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(2.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(8),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(90.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(8),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(16),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_PSINCDEC_INVERTED(1'b1),
    .IS_RST_INVERTED(1'b1),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    dcm_sp_inst
       (.CLKFBIN(CLKFB),
        .CLKFBOUT(clk0),
        .CLKFBOUTB(NLW_dcm_sp_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_dcm_sp_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(CLKIN),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_dcm_sp_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(NLW_dcm_sp_inst_CLKOUT0_UNCONNECTED),
        .CLKOUT0B(NLW_dcm_sp_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_dcm_sp_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_dcm_sp_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_dcm_sp_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_dcm_sp_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_dcm_sp_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_dcm_sp_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(clkdv),
        .CLKOUT5(NLW_dcm_sp_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_dcm_sp_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_dcm_sp_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_dcm_sp_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked_internal),
        .PSCLK(1'b0),
        .PSDONE(NLW_dcm_sp_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(RST_IBUF));
  rmii_ethernet ethernet_inst_1
       (.D(NLW_ethernet_inst_1_D_UNCONNECTED[1:0]),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .RXDV_IBUF(NLW_ethernet_inst_1_RXDV_IBUF_UNCONNECTED),
        .RXER_IBUF(NLW_ethernet_inst_1_RXER_IBUF_UNCONNECTED),
        .TXD_OBUF(TXD_OBUF),
        .TXEN_OBUF(TXEN_OBUF));
  pwm_audio pwm_audio_inst_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .JC_IBUF(JC_IBUF));
endmodule

module CHARSVGA
   (HSYNCH,
    VSYNCH,
    VGA_B_OBUF,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg);
  output HSYNCH;
  output VSYNCH;
  output [0:0]VGA_B_OBUF;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;

  wire [12:1]AOUT;
  wire BLANK;
  wire BLANK_DEL;
  wire BLANK_DEL_DEL;
  wire [3:0]DOUT;
  wire ETH_CLK_OBUF;
  wire HSYNCH;
  wire HSYNCH_DEL;
  wire INTERNAL_RST_reg;
  wire [2:0]PIXCOL_DEL;
  wire \PIXCOL_DEL_DEL_reg_n_0_[0] ;
  wire \PIXCOL_DEL_DEL_reg_n_0_[1] ;
  wire \PIXCOL_DEL_DEL_reg_n_0_[2] ;
  wire [7:0]PIXELS_reg__0;
  wire TIMEING1_n_0;
  wire TIMEING1_n_1;
  wire TIMEING1_n_15;
  wire TIMEING1_n_16;
  wire TIMEING1_n_17;
  wire TIMEING1_n_18;
  wire TIMEING1_n_19;
  wire TIMEING1_n_2;
  wire TIMEING1_n_20;
  wire [0:0]VGA_B_OBUF;
  wire \VGA_R_OBUF[3]_inst_i_2_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_3_n_0 ;
  wire VSYNCH;
  wire VSYNCH_DEL;
  wire [2:0]sel;
  wire NLW_PIXELS_reg_REGCEAREGCE_UNCONNECTED;
  wire NLW_PIXELS_reg_REGCEB_UNCONNECTED;
  wire [15:8]NLW_PIXELS_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_PIXELS_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_PIXELS_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_PIXELS_reg_DOPBDOP_UNCONNECTED;

  FDRE BLANK_DEL_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BLANK_DEL),
        .Q(BLANK_DEL_DEL),
        .R(1'b0));
  FDRE BLANK_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BLANK),
        .Q(BLANK_DEL),
        .R(1'b0));
  BRAM BRAM_INST_1
       (.ADDRBWRADDR({AOUT,TIMEING1_n_15}),
        .DOBDO(DOUT),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .pwropt(BLANK));
  FDRE HSYNCH_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_19),
        .Q(HSYNCH_DEL),
        .R(1'b0));
  FDRE HSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HSYNCH_DEL),
        .Q(HSYNCH),
        .R(1'b0));
  FDRE \PIXCOL_DEL_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(PIXCOL_DEL[0]),
        .Q(\PIXCOL_DEL_DEL_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \PIXCOL_DEL_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(PIXCOL_DEL[1]),
        .Q(\PIXCOL_DEL_DEL_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \PIXCOL_DEL_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(PIXCOL_DEL[2]),
        .Q(\PIXCOL_DEL_DEL_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \PIXCOL_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_0),
        .Q(PIXCOL_DEL[0]),
        .R(1'b0));
  FDRE \PIXCOL_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_1),
        .Q(PIXCOL_DEL[1]),
        .R(1'b0));
  FDRE \PIXCOL_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_2),
        .Q(PIXCOL_DEL[2]),
        .R(1'b0));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "PIXELS" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000143E143E1400000000000000141400000800080808080000000000000000),
    .INIT_09(256'h0000000000000808006C12320C12120C00E2A4E8102E4A8E00081E281C0A3C08),
    .INIT_0A(256'h00101010FE1010100000000022143E0800081020202010080008040202020408),
    .INIT_0B(256'h00000204081020400000080000000000000000003E0000000008080000000000),
    .INIT_0C(256'h00001C222010221C00003E040810221C00003E0808080C0800001C262A2A321C),
    .INIT_0D(256'h000008081020223E00001C221E02221C00001C22203E023E00003C103E121418),
    .INIT_0E(256'h0008080000000800000008000000080000001C22203C221C00001C22221C221C),
    .INIT_0F(256'h000008000818221C000204081008040200003E00003E00000010080402040810),
    .INIT_10(256'h00001C220202221C00001E22221E221E00002222223E221C006CA2BAAABA827C),
    .INIT_11(256'h00001C223A02221C00000202021E023E00003E02021E023E00001E222222221E),
    .INIT_12(256'h000022120A060A1200000C121010103800003E080808083E00002222223E2222),
    .INIT_13(256'h00001C222222221C000022322A262222000022222A2A362200003E0202020202),
    .INIT_14(256'h00001E20201C023C000022120A1E221E00681C222222221C000002021E22221E),
    .INIT_15(256'h0000142A2A222222000008141422222200001C2222222222000008080808083E),
    .INIT_16(256'h001808080808081800003E020408103E00000808081C22220000221408081422),
    .INIT_17(256'h00FF000000000000000000000022140800181010101010180000402010080402),
    .INIT_18(256'h00001C2202021C0000001E22261A020200005C223C201C000000000000001008),
    .INIT_19(256'h001C203C22223C00000002020E02221C00001C023E221C0000003C22322C2020),
    .INIT_1A(256'h000022120E0A1202000C12101018001000001C08080C000800002222261A0202),
    .INIT_1B(256'h00001C2222221C000000242424241A0000002A2A2A2A160000003E080808080C),
    .INIT_1C(256'h00001E201C023C000000040404241A000020203C22322C000002021E22221E00),
    .INIT_1D(256'h0000142A2A222200000008141422220000002C121212120000001C22020E0202),
    .INIT_1E(256'h001008080408081000003E0408103E00001C203C222222000000221408142200),
    .INIT_1F(256'h000000000000000000000060920C000000040808100808040008080808080808),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000143E143E1400000000000000141400000800080808080000000000000000),
    .INIT_29(256'h0000000000000808006C12320C12120C00E2A4E8102E4A8E00081E281C0A3C08),
    .INIT_2A(256'h00101010FE1010100000000022143E0800081020202010080008040202020408),
    .INIT_2B(256'h00000204081020400000080000000000000000003E0000000008080000000000),
    .INIT_2C(256'h00001C222010221C00003E040810221C00003E0808080C0800001C262A2A321C),
    .INIT_2D(256'h000008081020223E00001C221E02221C00001C22203E023E00003C103E121418),
    .INIT_2E(256'h0008080000000800000008000000080000001C22203C221C00001C22221C221C),
    .INIT_2F(256'h000008000818221C000204081008040200003E00003E00000010080402040810),
    .INIT_30(256'h00001C220202221C00001E22221E221E00002222223E221C006CA2BAAABA827C),
    .INIT_31(256'h00001C223A02221C00000202021E023E00003E02021E023E00001E222222221E),
    .INIT_32(256'h000022120A060A1200000C121010103800003E080808083E00002222223E2222),
    .INIT_33(256'h00001C222222221C000022322A262222000022222A2A362200003E0202020202),
    .INIT_34(256'h00001E20201C023C000022120A1E221E00681C222222221C000002021E22221E),
    .INIT_35(256'h0000142A2A222222000008141422222200001C2222222222000008080808083E),
    .INIT_36(256'h001808080808081800003E020408103E00000808081C22220000221408081422),
    .INIT_37(256'h00FF000000000000000000000022140800181010101010180000402010080402),
    .INIT_38(256'h00001C2202021C0000001E22261A020200005C223C201C000000000000001008),
    .INIT_39(256'h001C203C22223C00000002020E02221C00001C023E221C0000003C22322C2020),
    .INIT_3A(256'h000022120E0A1202000C12101018001000001C08080C000800002222261A0202),
    .INIT_3B(256'h00001C2222221C000000242424241A0000002A2A2A2A160000003E080808080C),
    .INIT_3C(256'h00001E201C023C000000040404241A000020203C22322C000002021E22221E00),
    .INIT_3D(256'h0000142A2A222200000008141422220000002C121212120000001C22020E0202),
    .INIT_3E(256'h001008080408081000003E0408103E00001C203C222222000000221408142200),
    .INIT_3F(256'h000000000000000000000060920C000000040808100808040008080808080808),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_ENARDEN_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    PIXELS_reg
       (.ADDRARDADDR({DOUT,DOUT,sel,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_PIXELS_reg_DOADO_UNCONNECTED[15:8],PIXELS_reg__0}),
        .DOBDO(NLW_PIXELS_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_PIXELS_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_PIXELS_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(BLANK_DEL),
        .ENBWREN(1'b0),
        .REGCEAREGCE(NLW_PIXELS_reg_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_PIXELS_reg_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE \PIXROW_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_16),
        .Q(sel[0]),
        .R(1'b0));
  FDRE \PIXROW_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_17),
        .Q(sel[1]),
        .R(1'b0));
  FDRE \PIXROW_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_18),
        .Q(sel[2]),
        .R(1'b0));
  VIDEO_TIME_GEN TIMEING1
       (.ADDRBWRADDR({AOUT,TIMEING1_n_15}),
        .BLANK(BLANK),
        .D(TIMEING1_n_18),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .HSYNCH_DEL_reg(TIMEING1_n_19),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .\PIXCOL_DEL_reg[0] (TIMEING1_n_0),
        .\PIXCOL_DEL_reg[1] (TIMEING1_n_1),
        .\PIXCOL_DEL_reg[2] (TIMEING1_n_2),
        .\PIXROW_DEL_reg[0] (TIMEING1_n_16),
        .\PIXROW_DEL_reg[1] (TIMEING1_n_17),
        .VSYNCH_DEL_reg(TIMEING1_n_20));
  LUT4 #(
    .INIT(16'h00E2)) 
    \VGA_R_OBUF[3]_inst_i_1 
       (.I0(\VGA_R_OBUF[3]_inst_i_2_n_0 ),
        .I1(\PIXCOL_DEL_DEL_reg_n_0_[2] ),
        .I2(\VGA_R_OBUF[3]_inst_i_3_n_0 ),
        .I3(BLANK_DEL_DEL),
        .O(VGA_B_OBUF));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_2 
       (.I0(PIXELS_reg__0[3]),
        .I1(PIXELS_reg__0[2]),
        .I2(\PIXCOL_DEL_DEL_reg_n_0_[1] ),
        .I3(PIXELS_reg__0[1]),
        .I4(\PIXCOL_DEL_DEL_reg_n_0_[0] ),
        .I5(PIXELS_reg__0[0]),
        .O(\VGA_R_OBUF[3]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_3 
       (.I0(PIXELS_reg__0[7]),
        .I1(PIXELS_reg__0[6]),
        .I2(\PIXCOL_DEL_DEL_reg_n_0_[1] ),
        .I3(PIXELS_reg__0[5]),
        .I4(\PIXCOL_DEL_DEL_reg_n_0_[0] ),
        .I5(PIXELS_reg__0[4]),
        .O(\VGA_R_OBUF[3]_inst_i_3_n_0 ));
  FDRE VSYNCH_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_20),
        .Q(VSYNCH_DEL),
        .R(1'b0));
  FDRE VSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(VSYNCH_DEL),
        .Q(VSYNCH),
        .R(1'b0));
endmodule

module I2C
   (SDA_TRI,
    SCL_TRI,
    ETH_CLK_OBUF,
    SCL_IBUF,
    INTERNAL_RST_reg,
    SDA_IBUF);
  output SDA_TRI;
  output SCL_TRI;
  input ETH_CLK_OBUF;
  input SCL_IBUF;
  input INTERNAL_RST_reg;
  input SDA_IBUF;

  wire BIT_i_1_n_0;
  wire BIT_i_2_n_0;
  wire BIT_i_3_n_0;
  wire BIT_reg_n_0;
  wire [2:0]COUNT;
  wire \COUNT[0]_i_1__0_n_0 ;
  wire \COUNT[1]_i_1__0_n_0 ;
  wire \COUNT[2]_i_1_n_0 ;
  wire \COUNT[2]_i_2_n_0 ;
  wire ETH_CLK_OBUF;
  wire [3:0]GET_BIT_RETURN;
  wire \GET_BIT_RETURN[0]_i_1_n_0 ;
  wire \GET_BIT_RETURN[3]_i_1_n_0 ;
  wire INTERNAL_RST_reg;
  wire SCL_IBUF;
  wire SCL_I_D;
  wire SCL_I_SYNCH;
  wire SCL_O_i_1_n_0;
  wire SCL_O_i_2_n_0;
  wire SCL_O_i_3_n_0;
  wire SCL_O_i_4_n_0;
  wire SCL_TRI;
  wire SDA_IBUF;
  wire SDA_I_D;
  wire SDA_I_SYNCH;
  wire SDA_O_i_1_n_0;
  wire SDA_O_i_2_n_0;
  wire SDA_TRI;
  wire [3:0]SEND_BIT_RETURN;
  wire \SEND_BIT_RETURN[0]_i_1_n_0 ;
  wire \SEND_BIT_RETURN[3]_i_1_n_0 ;
  wire STARTED;
  wire STARTED_i_1_n_0;
  wire STARTED_i_2_n_0;
  wire \STATE[0]_i_2_n_0 ;
  wire \STATE[0]_i_3_n_0 ;
  wire \STATE[1]_i_1_n_0 ;
  wire \STATE[1]_i_2_n_0 ;
  wire \STATE[1]_i_3_n_0 ;
  wire \STATE[1]_i_4_n_0 ;
  wire \STATE[2]_i_1_n_0 ;
  wire \STATE[3]_i_2_n_0 ;
  wire \STATE[3]_i_3_n_0 ;
  wire \STATE[4]_i_1_n_0 ;
  wire \STATE[4]_i_2_n_0 ;
  wire \STATE[4]_i_3_n_0 ;
  wire \STATE[4]_i_4_n_0 ;
  wire \STATE[4]_i_5_n_0 ;
  wire \STATE[4]_i_6_n_0 ;
  wire \STATE_reg[0]_i_1_n_0 ;
  wire \STATE_reg[3]_i_1_n_0 ;
  wire \STATE_reg_n_0_[0] ;
  wire \STATE_reg_n_0_[1] ;
  wire \STATE_reg_n_0_[2] ;
  wire \STATE_reg_n_0_[3] ;
  wire \STATE_reg_n_0_[4] ;
  wire S_I2C_IN_ACK_i_1_n_0;
  wire S_I2C_IN_ACK_reg_n_0;
  wire S_I2C_OUT_STB_i_1_n_0;
  wire S_I2C_OUT_STB_reg_n_0;
  wire \TIMER[0]_i_1_n_0 ;
  wire \TIMER[0]_i_2_n_0 ;
  wire \TIMER[0]_i_3_n_0 ;
  wire \TIMER[10]_i_1_n_0 ;
  wire \TIMER[10]_i_2_n_0 ;
  wire \TIMER[10]_i_3_n_0 ;
  wire \TIMER[10]_i_5_n_0 ;
  wire \TIMER[10]_i_6_n_0 ;
  wire \TIMER[10]_i_7_n_0 ;
  wire \TIMER[11]_i_1_n_0 ;
  wire \TIMER[1]_i_1__2_n_0 ;
  wire \TIMER[2]_i_1_n_0 ;
  wire \TIMER[3]_i_1__2_n_0 ;
  wire \TIMER[4]_i_1__2_n_0 ;
  wire \TIMER[4]_i_3_n_0 ;
  wire \TIMER[4]_i_4_n_0 ;
  wire \TIMER[4]_i_5_n_0 ;
  wire \TIMER[4]_i_6_n_0 ;
  wire \TIMER[5]_i_1__2_n_0 ;
  wire \TIMER[5]_i_3_n_0 ;
  wire \TIMER[5]_i_4_n_0 ;
  wire \TIMER[5]_i_5_n_0 ;
  wire \TIMER[5]_i_6_n_0 ;
  wire \TIMER[6]_i_1_n_0 ;
  wire \TIMER[7]_i_1_n_0 ;
  wire \TIMER[8]_i_1_n_0 ;
  wire \TIMER[9]_i_1__2_n_0 ;
  wire \TIMER_reg[10]_i_4_n_5 ;
  wire \TIMER_reg[10]_i_4_n_6 ;
  wire \TIMER_reg[10]_i_4_n_7 ;
  wire \TIMER_reg[4]_i_2_n_0 ;
  wire \TIMER_reg[4]_i_2_n_4 ;
  wire \TIMER_reg[4]_i_2_n_5 ;
  wire \TIMER_reg[4]_i_2_n_6 ;
  wire \TIMER_reg[4]_i_2_n_7 ;
  wire \TIMER_reg[5]_i_2_n_0 ;
  wire \TIMER_reg[5]_i_2_n_4 ;
  wire \TIMER_reg[5]_i_2_n_5 ;
  wire \TIMER_reg[5]_i_2_n_6 ;
  wire \TIMER_reg[5]_i_2_n_7 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[10] ;
  wire \TIMER_reg_n_0_[11] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire g0_b0_n_0;
  wire [3:0]\NLW_TIMER_reg[10]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_TIMER_reg[10]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_TIMER_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_TIMER_reg[5]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFF0FA3300000A00)) 
    BIT_i_1
       (.I0(SDA_I_SYNCH),
        .I1(BIT_i_2_n_0),
        .I2(BIT_i_3_n_0),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(BIT_reg_n_0),
        .O(BIT_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    BIT_i_2
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[3] ),
        .O(BIT_i_2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    BIT_i_3
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .O(BIT_i_3_n_0));
  FDRE BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BIT_i_1_n_0),
        .Q(BIT_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h1FF0)) 
    \COUNT[0]_i_1__0 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\COUNT[2]_i_2_n_0 ),
        .I3(COUNT[0]),
        .O(\COUNT[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hF1FF1F00)) 
    \COUNT[1]_i_1__0 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(COUNT[0]),
        .I3(\COUNT[2]_i_2_n_0 ),
        .I4(COUNT[1]),
        .O(\COUNT[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF1FFFF111F0000)) 
    \COUNT[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(COUNT[0]),
        .I3(COUNT[1]),
        .I4(\COUNT[2]_i_2_n_0 ),
        .I5(COUNT[2]),
        .O(\COUNT[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100401)) 
    \COUNT[2]_i_2 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .O(\COUNT[2]_i_2_n_0 ));
  FDRE \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[0]_i_1__0_n_0 ),
        .Q(COUNT[0]),
        .R(1'b0));
  FDRE \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[1]_i_1__0_n_0 ),
        .Q(COUNT[1]),
        .R(1'b0));
  FDRE \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[2]_i_1_n_0 ),
        .Q(COUNT[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF00000010)) 
    \GET_BIT_RETURN[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(GET_BIT_RETURN[0]),
        .O(\GET_BIT_RETURN[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF04000000)) 
    \GET_BIT_RETURN[3]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(GET_BIT_RETURN[3]),
        .O(\GET_BIT_RETURN[3]_i_1_n_0 ));
  FDRE \GET_BIT_RETURN_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\GET_BIT_RETURN[0]_i_1_n_0 ),
        .Q(GET_BIT_RETURN[0]),
        .R(1'b0));
  FDRE \GET_BIT_RETURN_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\GET_BIT_RETURN[3]_i_1_n_0 ),
        .Q(GET_BIT_RETURN[3]),
        .R(1'b0));
  FDRE SCL_I_D_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SCL_IBUF),
        .Q(SCL_I_D),
        .R(1'b0));
  FDRE SCL_I_SYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SCL_I_D),
        .Q(SCL_I_SYNCH),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h403FFFFF403F0000)) 
    SCL_O_i_1
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(SCL_O_i_2_n_0),
        .I5(SCL_TRI),
        .O(SCL_O_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    SCL_O_i_2
       (.I0(\TIMER[0]_i_2_n_0 ),
        .I1(SCL_O_i_3_n_0),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(SCL_O_i_4_n_0),
        .O(SCL_O_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    SCL_O_i_3
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .O(SCL_O_i_3_n_0));
  LUT6 #(
    .INIT(64'h3C0C0C2C3C000000)) 
    SCL_O_i_4
       (.I0(\TIMER[10]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[4] ),
        .O(SCL_O_i_4_n_0));
  FDSE SCL_O_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SCL_O_i_1_n_0),
        .Q(SCL_TRI),
        .S(INTERNAL_RST_reg));
  FDRE SDA_I_D_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SDA_IBUF),
        .Q(SDA_I_D),
        .R(1'b0));
  FDRE SDA_I_SYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SDA_I_D),
        .Q(SDA_I_SYNCH),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hADA5FFFFADA50000)) 
    SDA_O_i_1
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(BIT_reg_n_0),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(SDA_O_i_2_n_0),
        .I5(SDA_TRI),
        .O(SDA_O_i_1_n_0));
  LUT6 #(
    .INIT(64'h9098803080988030)) 
    SDA_O_i_2
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[4] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\TIMER[10]_i_3_n_0 ),
        .O(SDA_O_i_2_n_0));
  FDSE SDA_O_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SDA_O_i_1_n_0),
        .Q(SDA_TRI),
        .S(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFBF01000000)) 
    \SEND_BIT_RETURN[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(SEND_BIT_RETURN[0]),
        .O(\SEND_BIT_RETURN[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF00000040)) 
    \SEND_BIT_RETURN[3]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(SEND_BIT_RETURN[3]),
        .O(\SEND_BIT_RETURN[3]_i_1_n_0 ));
  FDRE \SEND_BIT_RETURN_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SEND_BIT_RETURN[0]_i_1_n_0 ),
        .Q(SEND_BIT_RETURN[0]),
        .R(1'b0));
  FDRE \SEND_BIT_RETURN_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SEND_BIT_RETURN[3]_i_1_n_0 ),
        .Q(SEND_BIT_RETURN[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFDFFFD08000000)) 
    STARTED_i_1
       (.I0(STARTED_i_2_n_0),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\TIMER[10]_i_3_n_0 ),
        .I5(STARTED),
        .O(STARTED_i_1_n_0));
  LUT4 #(
    .INIT(16'hEAAB)) 
    STARTED_i_2
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(STARTED_i_2_n_0));
  FDRE STARTED_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(STARTED_i_1_n_0),
        .Q(STARTED),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0FC3CCF)) 
    \STATE[0]_i_2 
       (.I0(SEND_BIT_RETURN[0]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\STATE[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h040004005F5F5A5F)) 
    \STATE[0]_i_3 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(STARTED),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(GET_BIT_RETURN[0]),
        .I5(\STATE_reg_n_0_[0] ),
        .O(\STATE[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \STATE[1]_i_1 
       (.I0(\STATE[1]_i_2_n_0 ),
        .I1(\STATE[1]_i_3_n_0 ),
        .O(\STATE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h12781258FFFFFFFF)) 
    \STATE[1]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(STARTED),
        .I5(\STATE_reg_n_0_[4] ),
        .O(\STATE[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0005010555155055)) 
    \STATE[1]_i_3 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE[1]_i_4_n_0 ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\STATE[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \STATE[1]_i_4 
       (.I0(COUNT[2]),
        .I1(COUNT[1]),
        .I2(COUNT[0]),
        .O(\STATE[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h406EB828406E3828)) 
    \STATE[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .I5(SEND_BIT_RETURN[0]),
        .O(\STATE[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F00F5F0)) 
    \STATE[3]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(SEND_BIT_RETURN[3]),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[0] ),
        .O(\STATE[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0F0F0200)) 
    \STATE[3]_i_3 
       (.I0(GET_BIT_RETURN[3]),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .O(\STATE[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4F0FF)) 
    \STATE[4]_i_1 
       (.I0(\STATE[4]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE[4]_i_4_n_0 ),
        .I3(\STATE[4]_i_5_n_0 ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE[4]_i_6_n_0 ),
        .O(\STATE[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1301FD80)) 
    \STATE[4]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\STATE[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEE0FEE00EE0F)) 
    \STATE[4]_i_3 
       (.I0(\TIMER_reg_n_0_[0] ),
        .I1(\TIMER[0]_i_2_n_0 ),
        .I2(S_I2C_OUT_STB_reg_n_0),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\STATE[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8000)) 
    \STATE[4]_i_4 
       (.I0(\TIMER[10]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(\STATE[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0C0CDCFCFCDCDC)) 
    \STATE[4]_i_5 
       (.I0(S_I2C_IN_ACK_reg_n_0),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(SCL_I_SYNCH),
        .O(\STATE[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h004075BB)) 
    \STATE[4]_i_6 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(SCL_I_SYNCH),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(\STATE[4]_i_6_n_0 ));
  FDRE \STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE_reg[0]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  MUXF7 \STATE_reg[0]_i_1 
       (.I0(\STATE[0]_i_2_n_0 ),
        .I1(\STATE[0]_i_3_n_0 ),
        .O(\STATE_reg[0]_i_1_n_0 ),
        .S(\STATE_reg_n_0_[4] ));
  FDRE \STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE[1]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE[2]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE_reg[3]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  MUXF7 \STATE_reg[3]_i_1 
       (.I0(\STATE[3]_i_2_n_0 ),
        .I1(\STATE[3]_i_3_n_0 ),
        .O(\STATE_reg[3]_i_1_n_0 ),
        .S(\STATE_reg_n_0_[4] ));
  FDRE \STATE_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE[4]_i_2_n_0 ),
        .Q(\STATE_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFF00010000)) 
    S_I2C_IN_ACK_i_1
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(S_I2C_IN_ACK_reg_n_0),
        .O(S_I2C_IN_ACK_i_1_n_0));
  FDRE S_I2C_IN_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_I2C_IN_ACK_i_1_n_0),
        .Q(S_I2C_IN_ACK_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFDFFFF00020000)) 
    S_I2C_OUT_STB_i_1
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(S_I2C_OUT_STB_reg_n_0),
        .O(S_I2C_OUT_STB_i_1_n_0));
  FDRE S_I2C_OUT_STB_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_I2C_OUT_STB_i_1_n_0),
        .Q(S_I2C_OUT_STB_reg_n_0),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'h00FFA800)) 
    \TIMER[0]_i_1 
       (.I0(\TIMER[0]_i_2_n_0 ),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(g0_b0_n_0),
        .I4(\TIMER_reg_n_0_[0] ),
        .O(\TIMER[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \TIMER[0]_i_2 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[11] ),
        .I2(\TIMER_reg_n_0_[7] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[1] ),
        .I5(\TIMER[0]_i_3_n_0 ),
        .O(\TIMER[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \TIMER[0]_i_3 
       (.I0(\TIMER_reg_n_0_[6] ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[9] ),
        .I3(\TIMER_reg_n_0_[10] ),
        .I4(\TIMER_reg_n_0_[5] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER[10]_i_1 
       (.I0(\TIMER[10]_i_3_n_0 ),
        .I1(g0_b0_n_0),
        .O(\TIMER[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[10]_i_2 
       (.I0(\TIMER_reg[10]_i_4_n_6 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TIMER[10]_i_3 
       (.I0(\TIMER_reg_n_0_[0] ),
        .I1(\TIMER[0]_i_2_n_0 ),
        .O(\TIMER[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[10]_i_5 
       (.I0(\TIMER_reg_n_0_[11] ),
        .O(\TIMER[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[10]_i_6 
       (.I0(\TIMER_reg_n_0_[10] ),
        .O(\TIMER[10]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[10]_i_7 
       (.I0(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[11]_i_1 
       (.I0(\TIMER_reg[10]_i_4_n_5 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[1]_i_1__2 
       (.I0(\TIMER_reg[4]_i_2_n_7 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[2]_i_1 
       (.I0(\TIMER_reg[4]_i_2_n_6 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[3]_i_1__2 
       (.I0(\TIMER_reg[4]_i_2_n_5 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[4]_i_1__2 
       (.I0(\TIMER_reg[4]_i_2_n_4 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_3 
       (.I0(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_4 
       (.I0(\TIMER_reg_n_0_[3] ),
        .O(\TIMER[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_5 
       (.I0(\TIMER_reg_n_0_[2] ),
        .O(\TIMER[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_6 
       (.I0(\TIMER_reg_n_0_[1] ),
        .O(\TIMER[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[5]_i_1__2 
       (.I0(\TIMER_reg[5]_i_2_n_7 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[5]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_3 
       (.I0(\TIMER_reg_n_0_[8] ),
        .O(\TIMER[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_4 
       (.I0(\TIMER_reg_n_0_[7] ),
        .O(\TIMER[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_5 
       (.I0(\TIMER_reg_n_0_[6] ),
        .O(\TIMER[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_6 
       (.I0(\TIMER_reg_n_0_[5] ),
        .O(\TIMER[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[6]_i_1 
       (.I0(\TIMER_reg[5]_i_2_n_6 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[7]_i_1 
       (.I0(\TIMER_reg[5]_i_2_n_5 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[8]_i_1 
       (.I0(\TIMER_reg[5]_i_2_n_4 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[9]_i_1__2 
       (.I0(\TIMER_reg[10]_i_4_n_7 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[9]_i_1__2_n_0 ));
  FDRE \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TIMER[0]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \TIMER_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[10]_i_2_n_0 ),
        .Q(\TIMER_reg_n_0_[10] ),
        .R(\TIMER[10]_i_1_n_0 ));
  CARRY4 \TIMER_reg[10]_i_4 
       (.CI(\TIMER_reg[5]_i_2_n_0 ),
        .CO(\NLW_TIMER_reg[10]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\TIMER_reg_n_0_[10] ,\TIMER_reg_n_0_[9] }),
        .O({\NLW_TIMER_reg[10]_i_4_O_UNCONNECTED [3],\TIMER_reg[10]_i_4_n_5 ,\TIMER_reg[10]_i_4_n_6 ,\TIMER_reg[10]_i_4_n_7 }),
        .S({1'b0,\TIMER[10]_i_5_n_0 ,\TIMER[10]_i_6_n_0 ,\TIMER[10]_i_7_n_0 }));
  FDSE \TIMER_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[11]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[11] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[1]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(\TIMER[10]_i_1_n_0 ));
  FDSE \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[2]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[2] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[3]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[4]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(\TIMER[10]_i_1_n_0 ));
  CARRY4 \TIMER_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\TIMER_reg[4]_i_2_n_0 ,\NLW_TIMER_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\TIMER_reg_n_0_[0] ),
        .DI({\TIMER_reg_n_0_[4] ,\TIMER_reg_n_0_[3] ,\TIMER_reg_n_0_[2] ,\TIMER_reg_n_0_[1] }),
        .O({\TIMER_reg[4]_i_2_n_4 ,\TIMER_reg[4]_i_2_n_5 ,\TIMER_reg[4]_i_2_n_6 ,\TIMER_reg[4]_i_2_n_7 }),
        .S({\TIMER[4]_i_3_n_0 ,\TIMER[4]_i_4_n_0 ,\TIMER[4]_i_5_n_0 ,\TIMER[4]_i_6_n_0 }));
  FDRE \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[5]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(\TIMER[10]_i_1_n_0 ));
  CARRY4 \TIMER_reg[5]_i_2 
       (.CI(\TIMER_reg[4]_i_2_n_0 ),
        .CO({\TIMER_reg[5]_i_2_n_0 ,\NLW_TIMER_reg[5]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\TIMER_reg_n_0_[8] ,\TIMER_reg_n_0_[7] ,\TIMER_reg_n_0_[6] ,\TIMER_reg_n_0_[5] }),
        .O({\TIMER_reg[5]_i_2_n_4 ,\TIMER_reg[5]_i_2_n_5 ,\TIMER_reg[5]_i_2_n_6 ,\TIMER_reg[5]_i_2_n_7 }),
        .S({\TIMER[5]_i_3_n_0 ,\TIMER[5]_i_4_n_0 ,\TIMER[5]_i_5_n_0 ,\TIMER[5]_i_6_n_0 }));
  FDSE \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[6]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[6] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDSE \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[7]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[7] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDSE \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[8]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[8] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[9]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(\TIMER[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1DD5A001)) 
    g0_b0
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(g0_b0_n_0));
endmodule

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

(* ORIG_REF_NAME = "IOBUF" *) 
module IOBUF_HD3
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    IBUF
       (.I(IO),
        .O(O));
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module PWM
   (LED_R_PWM_OBUF,
    ETH_CLK_OBUF);
  output LED_R_PWM_OBUF;
  input ETH_CLK_OBUF;

  wire \COUNT[0]_i_1__1_n_0 ;
  wire \COUNT[1]_i_1__1_n_0 ;
  wire \COUNT[1]_i_2_n_0 ;
  wire \COUNT[2]_i_1__0_n_0 ;
  wire \COUNT[3]_i_1_n_0 ;
  wire \COUNT[3]_i_2_n_0 ;
  wire \COUNT[4]_i_1_n_0 ;
  wire \COUNT[5]_i_1_n_0 ;
  wire \COUNT[6]_i_1_n_0 ;
  wire \COUNT[7]_i_1_n_0 ;
  wire \COUNT[7]_i_2_n_0 ;
  wire \COUNT[7]_i_3_n_0 ;
  wire \COUNT_reg_n_0_[0] ;
  wire \COUNT_reg_n_0_[1] ;
  wire \COUNT_reg_n_0_[2] ;
  wire \COUNT_reg_n_0_[3] ;
  wire \COUNT_reg_n_0_[4] ;
  wire \COUNT_reg_n_0_[5] ;
  wire \COUNT_reg_n_0_[6] ;
  wire \COUNT_reg_n_0_[7] ;
  wire ETH_CLK_OBUF;
  wire LED_R_PWM_OBUF;
  wire OUT_BIT_i_10_n_0;
  wire OUT_BIT_i_1_n_0;
  wire OUT_BIT_i_3_n_0;
  wire OUT_BIT_i_4_n_0;
  wire OUT_BIT_i_5_n_0;
  wire OUT_BIT_i_6_n_0;
  wire OUT_BIT_i_7_n_0;
  wire OUT_BIT_i_8_n_0;
  wire OUT_BIT_i_9_n_0;
  wire [9:0]TIMER;
  wire \TIMER[4]_i_2_n_0 ;
  wire \TIMER[9]_i_2_n_0 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire p_0_in;
  wire [2:0]NLW_OUT_BIT_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_OUT_BIT_reg_i_2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \COUNT[0]_i_1__1 
       (.I0(\COUNT[7]_i_3_n_0 ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT_reg_n_0_[4] ),
        .I4(\COUNT_reg_n_0_[7] ),
        .I5(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \COUNT[1]_i_1__1 
       (.I0(\COUNT[1]_i_2_n_0 ),
        .I1(\COUNT_reg_n_0_[3] ),
        .I2(\COUNT_reg_n_0_[2] ),
        .I3(\COUNT_reg_n_0_[1] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \COUNT[1]_i_2 
       (.I0(\COUNT_reg_n_0_[5] ),
        .I1(\COUNT_reg_n_0_[4] ),
        .I2(\COUNT_reg_n_0_[7] ),
        .I3(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \COUNT[2]_i_1__0 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .I3(\COUNT_reg_n_0_[2] ),
        .I4(\COUNT[3]_i_2_n_0 ),
        .O(\COUNT[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \COUNT[3]_i_1 
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(\COUNT_reg_n_0_[0] ),
        .I3(\COUNT_reg_n_0_[3] ),
        .I4(\COUNT[3]_i_2_n_0 ),
        .O(\COUNT[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \COUNT[3]_i_2 
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT_reg_n_0_[4] ),
        .I3(\COUNT_reg_n_0_[7] ),
        .I4(\COUNT_reg_n_0_[6] ),
        .I5(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \COUNT[4]_i_1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[6] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT[7]_i_3_n_0 ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \COUNT[5]_i_1 
       (.I0(\COUNT[7]_i_3_n_0 ),
        .I1(\COUNT_reg_n_0_[7] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT_reg_n_0_[0] ),
        .I4(\COUNT_reg_n_0_[4] ),
        .I5(\COUNT_reg_n_0_[5] ),
        .O(\COUNT[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \COUNT[6]_i_1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT[7]_i_3_n_0 ),
        .I4(\COUNT_reg_n_0_[5] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[7]_i_1 
       (.I0(\TIMER_reg_n_0_[9] ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .I5(\TIMER[9]_i_2_n_0 ),
        .O(\COUNT[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \COUNT[7]_i_2 
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT[7]_i_3_n_0 ),
        .I3(\COUNT_reg_n_0_[6] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[7] ),
        .O(\COUNT[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[7]_i_3 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[2] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[0]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[1]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[2]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[3]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[4]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[5]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[6]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[7]_i_2_n_0 ),
        .Q(\COUNT_reg_n_0_[7] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    OUT_BIT_i_1
       (.I0(p_0_in),
        .O(OUT_BIT_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_10
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_3
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_4
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_5
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_6
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_7
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_8
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_9
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_9_n_0));
  FDRE OUT_BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(OUT_BIT_i_1_n_0),
        .Q(LED_R_PWM_OBUF),
        .R(1'b0));
  CARRY4 OUT_BIT_reg_i_2
       (.CI(1'b0),
        .CO({p_0_in,NLW_OUT_BIT_reg_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({OUT_BIT_i_3_n_0,OUT_BIT_i_4_n_0,OUT_BIT_i_5_n_0,OUT_BIT_i_6_n_0}),
        .O(NLW_OUT_BIT_reg_i_2_O_UNCONNECTED[3:0]),
        .S({OUT_BIT_i_7_n_0,OUT_BIT_i_8_n_0,OUT_BIT_i_9_n_0,OUT_BIT_i_10_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[0]_i_1__0 
       (.I0(\TIMER_reg_n_0_[0] ),
        .O(TIMER[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \TIMER[1]_i_1 
       (.I0(\TIMER_reg_n_0_[1] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .O(TIMER[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \TIMER[2]_i_1__0 
       (.I0(\TIMER_reg_n_0_[2] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .O(TIMER[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F00E)) 
    \TIMER[3]_i_1 
       (.I0(\TIMER[4]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[4] ),
        .I2(\TIMER_reg_n_0_[3] ),
        .I3(\TIMER_reg_n_0_[1] ),
        .I4(\TIMER_reg_n_0_[0] ),
        .I5(\TIMER_reg_n_0_[2] ),
        .O(TIMER[3]));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \TIMER[4]_i_1 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .I5(\TIMER[4]_i_2_n_0 ),
        .O(TIMER[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[4]_i_2 
       (.I0(\TIMER_reg_n_0_[8] ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .I4(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \TIMER[5]_i_1 
       (.I0(\TIMER_reg_n_0_[5] ),
        .I1(\TIMER_reg_n_0_[3] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .I3(\TIMER_reg_n_0_[0] ),
        .I4(\TIMER_reg_n_0_[2] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(TIMER[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \TIMER[6]_i_1__0 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[5] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .O(TIMER[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \TIMER[7]_i_1__0 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .O(TIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \TIMER[8]_i_1__0 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .O(TIMER[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \TIMER[9]_i_1 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .I3(\TIMER_reg_n_0_[5] ),
        .I4(\TIMER_reg_n_0_[7] ),
        .I5(\TIMER_reg_n_0_[9] ),
        .O(TIMER[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[9]_i_2 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[0]),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[1]),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[2]),
        .Q(\TIMER_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[3]),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[4]),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[5]),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[6]),
        .Q(\TIMER_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[7]),
        .Q(\TIMER_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[8]),
        .Q(\TIMER_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[9]),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PWM" *) 
module PWM_0
   (LED_G_PWM_OBUF,
    ETH_CLK_OBUF);
  output LED_G_PWM_OBUF;
  input ETH_CLK_OBUF;

  wire \COUNT[0]_i_1__2_n_0 ;
  wire \COUNT[1]_i_1__2_n_0 ;
  wire \COUNT[1]_i_2__0_n_0 ;
  wire \COUNT[2]_i_1__1_n_0 ;
  wire \COUNT[3]_i_1__0_n_0 ;
  wire \COUNT[3]_i_2__0_n_0 ;
  wire \COUNT[4]_i_1__0_n_0 ;
  wire \COUNT[5]_i_1__0_n_0 ;
  wire \COUNT[6]_i_1__0_n_0 ;
  wire \COUNT[7]_i_1__0_n_0 ;
  wire \COUNT[7]_i_2__0_n_0 ;
  wire \COUNT[7]_i_3__0_n_0 ;
  wire \COUNT_reg_n_0_[0] ;
  wire \COUNT_reg_n_0_[1] ;
  wire \COUNT_reg_n_0_[2] ;
  wire \COUNT_reg_n_0_[3] ;
  wire \COUNT_reg_n_0_[4] ;
  wire \COUNT_reg_n_0_[5] ;
  wire \COUNT_reg_n_0_[6] ;
  wire \COUNT_reg_n_0_[7] ;
  wire ETH_CLK_OBUF;
  wire LED_G_PWM_OBUF;
  wire OUT_BIT_i_10__0_n_0;
  wire OUT_BIT_i_1__0_n_0;
  wire OUT_BIT_i_3__0_n_0;
  wire OUT_BIT_i_4__0_n_0;
  wire OUT_BIT_i_5__0_n_0;
  wire OUT_BIT_i_6__0_n_0;
  wire OUT_BIT_i_7__0_n_0;
  wire OUT_BIT_i_8__0_n_0;
  wire OUT_BIT_i_9__0_n_0;
  wire [9:0]TIMER;
  wire \TIMER[4]_i_2__0_n_0 ;
  wire \TIMER[9]_i_2__0_n_0 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire p_0_in;
  wire [2:0]NLW_OUT_BIT_reg_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_OUT_BIT_reg_i_2__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \COUNT[0]_i_1__2 
       (.I0(\COUNT[7]_i_3__0_n_0 ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT_reg_n_0_[4] ),
        .I4(\COUNT_reg_n_0_[7] ),
        .I5(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \COUNT[1]_i_1__2 
       (.I0(\COUNT[1]_i_2__0_n_0 ),
        .I1(\COUNT_reg_n_0_[3] ),
        .I2(\COUNT_reg_n_0_[2] ),
        .I3(\COUNT_reg_n_0_[1] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \COUNT[1]_i_2__0 
       (.I0(\COUNT_reg_n_0_[5] ),
        .I1(\COUNT_reg_n_0_[4] ),
        .I2(\COUNT_reg_n_0_[7] ),
        .I3(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \COUNT[2]_i_1__1 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .I3(\COUNT_reg_n_0_[2] ),
        .I4(\COUNT[3]_i_2__0_n_0 ),
        .O(\COUNT[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \COUNT[3]_i_1__0 
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(\COUNT_reg_n_0_[0] ),
        .I3(\COUNT_reg_n_0_[3] ),
        .I4(\COUNT[3]_i_2__0_n_0 ),
        .O(\COUNT[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \COUNT[3]_i_2__0 
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT_reg_n_0_[4] ),
        .I3(\COUNT_reg_n_0_[7] ),
        .I4(\COUNT_reg_n_0_[6] ),
        .I5(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \COUNT[4]_i_1__0 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[6] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT[7]_i_3__0_n_0 ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \COUNT[5]_i_1__0 
       (.I0(\COUNT[7]_i_3__0_n_0 ),
        .I1(\COUNT_reg_n_0_[7] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT_reg_n_0_[0] ),
        .I4(\COUNT_reg_n_0_[4] ),
        .I5(\COUNT_reg_n_0_[5] ),
        .O(\COUNT[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \COUNT[6]_i_1__0 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT[7]_i_3__0_n_0 ),
        .I4(\COUNT_reg_n_0_[5] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[7]_i_1__0 
       (.I0(\TIMER_reg_n_0_[9] ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .I5(\TIMER[9]_i_2__0_n_0 ),
        .O(\COUNT[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \COUNT[7]_i_2__0 
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT[7]_i_3__0_n_0 ),
        .I3(\COUNT_reg_n_0_[6] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[7] ),
        .O(\COUNT[7]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[7]_i_3__0 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[2] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[0]_i_1__2_n_0 ),
        .Q(\COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[1]_i_1__2_n_0 ),
        .Q(\COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[2]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[3]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[4]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[5]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[6]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[7]_i_2__0_n_0 ),
        .Q(\COUNT_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_10__0
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    OUT_BIT_i_1__0
       (.I0(p_0_in),
        .O(OUT_BIT_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_3__0
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_4__0
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_4__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_5__0
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_5__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_6__0
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_7__0
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_8__0
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_9__0
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_9__0_n_0));
  FDRE OUT_BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(OUT_BIT_i_1__0_n_0),
        .Q(LED_G_PWM_OBUF),
        .R(1'b0));
  CARRY4 OUT_BIT_reg_i_2__0
       (.CI(1'b0),
        .CO({p_0_in,NLW_OUT_BIT_reg_i_2__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({OUT_BIT_i_3__0_n_0,OUT_BIT_i_4__0_n_0,OUT_BIT_i_5__0_n_0,OUT_BIT_i_6__0_n_0}),
        .O(NLW_OUT_BIT_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({OUT_BIT_i_7__0_n_0,OUT_BIT_i_8__0_n_0,OUT_BIT_i_9__0_n_0,OUT_BIT_i_10__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[0]_i_1__1 
       (.I0(\TIMER_reg_n_0_[0] ),
        .O(TIMER[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \TIMER[1]_i_1__0 
       (.I0(\TIMER_reg_n_0_[1] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .O(TIMER[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \TIMER[2]_i_1__1 
       (.I0(\TIMER_reg_n_0_[2] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .O(TIMER[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F00E)) 
    \TIMER[3]_i_1__0 
       (.I0(\TIMER[4]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[4] ),
        .I2(\TIMER_reg_n_0_[3] ),
        .I3(\TIMER_reg_n_0_[1] ),
        .I4(\TIMER_reg_n_0_[0] ),
        .I5(\TIMER_reg_n_0_[2] ),
        .O(TIMER[3]));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \TIMER[4]_i_1__0 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .I5(\TIMER[4]_i_2__0_n_0 ),
        .O(TIMER[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[4]_i_2__0 
       (.I0(\TIMER_reg_n_0_[8] ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .I4(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \TIMER[5]_i_1__0 
       (.I0(\TIMER_reg_n_0_[5] ),
        .I1(\TIMER_reg_n_0_[3] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .I3(\TIMER_reg_n_0_[0] ),
        .I4(\TIMER_reg_n_0_[2] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(TIMER[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \TIMER[6]_i_1__1 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[5] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .O(TIMER[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \TIMER[7]_i_1__1 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .O(TIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \TIMER[8]_i_1__1 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .O(TIMER[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \TIMER[9]_i_1__0 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .I3(\TIMER_reg_n_0_[5] ),
        .I4(\TIMER_reg_n_0_[7] ),
        .I5(\TIMER_reg_n_0_[9] ),
        .O(TIMER[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[9]_i_2__0 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[0]),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[1]),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[2]),
        .Q(\TIMER_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[3]),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[4]),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[5]),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[6]),
        .Q(\TIMER_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[7]),
        .Q(\TIMER_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[8]),
        .Q(\TIMER_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[9]),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PWM" *) 
module PWM_1
   (LED_B_PWM_OBUF,
    ETH_CLK_OBUF);
  output LED_B_PWM_OBUF;
  input ETH_CLK_OBUF;

  wire \COUNT[0]_i_1__3_n_0 ;
  wire \COUNT[1]_i_1__3_n_0 ;
  wire \COUNT[1]_i_2__1_n_0 ;
  wire \COUNT[2]_i_1__2_n_0 ;
  wire \COUNT[3]_i_1__1_n_0 ;
  wire \COUNT[3]_i_2__1_n_0 ;
  wire \COUNT[4]_i_1__1_n_0 ;
  wire \COUNT[5]_i_1__1_n_0 ;
  wire \COUNT[6]_i_1__1_n_0 ;
  wire \COUNT[7]_i_1__1_n_0 ;
  wire \COUNT[7]_i_2__1_n_0 ;
  wire \COUNT[7]_i_3__1_n_0 ;
  wire \COUNT_reg_n_0_[0] ;
  wire \COUNT_reg_n_0_[1] ;
  wire \COUNT_reg_n_0_[2] ;
  wire \COUNT_reg_n_0_[3] ;
  wire \COUNT_reg_n_0_[4] ;
  wire \COUNT_reg_n_0_[5] ;
  wire \COUNT_reg_n_0_[6] ;
  wire \COUNT_reg_n_0_[7] ;
  wire ETH_CLK_OBUF;
  wire LED_B_PWM_OBUF;
  wire OUT_BIT_i_10__1_n_0;
  wire OUT_BIT_i_1__1_n_0;
  wire OUT_BIT_i_3__1_n_0;
  wire OUT_BIT_i_4__1_n_0;
  wire OUT_BIT_i_5__1_n_0;
  wire OUT_BIT_i_6__1_n_0;
  wire OUT_BIT_i_7__1_n_0;
  wire OUT_BIT_i_8__1_n_0;
  wire OUT_BIT_i_9__1_n_0;
  wire [9:0]TIMER;
  wire \TIMER[4]_i_2__1_n_0 ;
  wire \TIMER[9]_i_2__1_n_0 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire p_0_in;
  wire [2:0]NLW_OUT_BIT_reg_i_2__1_CO_UNCONNECTED;
  wire [3:0]NLW_OUT_BIT_reg_i_2__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \COUNT[0]_i_1__3 
       (.I0(\COUNT[7]_i_3__1_n_0 ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT_reg_n_0_[4] ),
        .I4(\COUNT_reg_n_0_[7] ),
        .I5(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \COUNT[1]_i_1__3 
       (.I0(\COUNT[1]_i_2__1_n_0 ),
        .I1(\COUNT_reg_n_0_[3] ),
        .I2(\COUNT_reg_n_0_[2] ),
        .I3(\COUNT_reg_n_0_[1] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \COUNT[1]_i_2__1 
       (.I0(\COUNT_reg_n_0_[5] ),
        .I1(\COUNT_reg_n_0_[4] ),
        .I2(\COUNT_reg_n_0_[7] ),
        .I3(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \COUNT[2]_i_1__2 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .I3(\COUNT_reg_n_0_[2] ),
        .I4(\COUNT[3]_i_2__1_n_0 ),
        .O(\COUNT[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \COUNT[3]_i_1__1 
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(\COUNT_reg_n_0_[0] ),
        .I3(\COUNT_reg_n_0_[3] ),
        .I4(\COUNT[3]_i_2__1_n_0 ),
        .O(\COUNT[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \COUNT[3]_i_2__1 
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT_reg_n_0_[4] ),
        .I3(\COUNT_reg_n_0_[7] ),
        .I4(\COUNT_reg_n_0_[6] ),
        .I5(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \COUNT[4]_i_1__1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[6] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT[7]_i_3__1_n_0 ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \COUNT[5]_i_1__1 
       (.I0(\COUNT[7]_i_3__1_n_0 ),
        .I1(\COUNT_reg_n_0_[7] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT_reg_n_0_[0] ),
        .I4(\COUNT_reg_n_0_[4] ),
        .I5(\COUNT_reg_n_0_[5] ),
        .O(\COUNT[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \COUNT[6]_i_1__1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT[7]_i_3__1_n_0 ),
        .I4(\COUNT_reg_n_0_[5] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[7]_i_1__1 
       (.I0(\TIMER_reg_n_0_[9] ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .I5(\TIMER[9]_i_2__1_n_0 ),
        .O(\COUNT[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \COUNT[7]_i_2__1 
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT[7]_i_3__1_n_0 ),
        .I3(\COUNT_reg_n_0_[6] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[7] ),
        .O(\COUNT[7]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[7]_i_3__1 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[2] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[7]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[0]_i_1__3_n_0 ),
        .Q(\COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[1]_i_1__3_n_0 ),
        .Q(\COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[2]_i_1__2_n_0 ),
        .Q(\COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[3]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[4]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[5]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[6]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[7]_i_2__1_n_0 ),
        .Q(\COUNT_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_10__1
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    OUT_BIT_i_1__1
       (.I0(p_0_in),
        .O(OUT_BIT_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_3__1
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_4__1
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_4__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_5__1
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_5__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_6__1
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_7__1
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_8__1
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_9__1
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_9__1_n_0));
  FDRE OUT_BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(OUT_BIT_i_1__1_n_0),
        .Q(LED_B_PWM_OBUF),
        .R(1'b0));
  CARRY4 OUT_BIT_reg_i_2__1
       (.CI(1'b0),
        .CO({p_0_in,NLW_OUT_BIT_reg_i_2__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({OUT_BIT_i_3__1_n_0,OUT_BIT_i_4__1_n_0,OUT_BIT_i_5__1_n_0,OUT_BIT_i_6__1_n_0}),
        .O(NLW_OUT_BIT_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({OUT_BIT_i_7__1_n_0,OUT_BIT_i_8__1_n_0,OUT_BIT_i_9__1_n_0,OUT_BIT_i_10__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[0]_i_1__2 
       (.I0(\TIMER_reg_n_0_[0] ),
        .O(TIMER[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \TIMER[1]_i_1__1 
       (.I0(\TIMER_reg_n_0_[1] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .O(TIMER[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \TIMER[2]_i_1__2 
       (.I0(\TIMER_reg_n_0_[2] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .O(TIMER[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F00E)) 
    \TIMER[3]_i_1__1 
       (.I0(\TIMER[4]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[4] ),
        .I2(\TIMER_reg_n_0_[3] ),
        .I3(\TIMER_reg_n_0_[1] ),
        .I4(\TIMER_reg_n_0_[0] ),
        .I5(\TIMER_reg_n_0_[2] ),
        .O(TIMER[3]));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \TIMER[4]_i_1__1 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .I5(\TIMER[4]_i_2__1_n_0 ),
        .O(TIMER[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[4]_i_2__1 
       (.I0(\TIMER_reg_n_0_[8] ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .I4(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \TIMER[5]_i_1__1 
       (.I0(\TIMER_reg_n_0_[5] ),
        .I1(\TIMER_reg_n_0_[3] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .I3(\TIMER_reg_n_0_[0] ),
        .I4(\TIMER_reg_n_0_[2] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(TIMER[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \TIMER[6]_i_1__2 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[5] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .O(TIMER[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \TIMER[7]_i_1__2 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .O(TIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \TIMER[8]_i_1__2 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .O(TIMER[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \TIMER[9]_i_1__1 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .I3(\TIMER_reg_n_0_[5] ),
        .I4(\TIMER_reg_n_0_[7] ),
        .I5(\TIMER_reg_n_0_[9] ),
        .O(TIMER[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[9]_i_2__1 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[9]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[0]),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[1]),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[2]),
        .Q(\TIMER_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[3]),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[4]),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[5]),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[6]),
        .Q(\TIMER_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[7]),
        .Q(\TIMER_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[8]),
        .Q(\TIMER_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[9]),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD10
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD11
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD12
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD13
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD14
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD4
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD5
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD6
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD7
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD8
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD9
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module VIDEO_TIME_GEN
   (\PIXCOL_DEL_reg[0] ,
    \PIXCOL_DEL_reg[1] ,
    \PIXCOL_DEL_reg[2] ,
    ADDRBWRADDR,
    \PIXROW_DEL_reg[0] ,
    \PIXROW_DEL_reg[1] ,
    D,
    HSYNCH_DEL_reg,
    VSYNCH_DEL_reg,
    BLANK,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg);
  output \PIXCOL_DEL_reg[0] ;
  output \PIXCOL_DEL_reg[1] ;
  output \PIXCOL_DEL_reg[2] ;
  output [12:0]ADDRBWRADDR;
  output \PIXROW_DEL_reg[0] ;
  output \PIXROW_DEL_reg[1] ;
  output [0:0]D;
  output HSYNCH_DEL_reg;
  output VSYNCH_DEL_reg;
  output BLANK;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;

  wire [12:0]ADDRBWRADDR;
  wire BLANK;
  wire \COL_ADDRESS[0]_i_1_n_0 ;
  wire \COL_ADDRESS[1]_i_1_n_0 ;
  wire \COL_ADDRESS[2]_i_1_n_0 ;
  wire \COL_ADDRESS[3]_i_1_n_0 ;
  wire \COL_ADDRESS[4]_i_1_n_0 ;
  wire \COL_ADDRESS[5]_i_1_n_0 ;
  wire \COL_ADDRESS[6]_i_1_n_0 ;
  wire \COL_ADDRESS[6]_i_2_n_0 ;
  wire \COL_ADDRESS[6]_i_3_n_0 ;
  wire \COL_ADDRESS_reg_n_0_[1] ;
  wire \COL_ADDRESS_reg_n_0_[2] ;
  wire \COL_ADDRESS_reg_n_0_[3] ;
  wire \COL_ADDRESS_reg_n_0_[4] ;
  wire \COL_ADDRESS_reg_n_0_[5] ;
  wire \COL_ADDRESS_reg_n_0_[6] ;
  wire [0:0]D;
  wire ETH_CLK_OBUF;
  wire HBLANK_i_1_n_0;
  wire HBLANK_i_2_n_0;
  wire HBLANK_i_3_n_0;
  wire HBLANK_i_4_n_0;
  wire HBLANK_i_5_n_0;
  wire HBLANK_i_6_n_0;
  wire HBLANK_reg_n_0;
  wire HSYNCH_DEL_reg;
  wire [10:0]HTIMER;
  wire \HTIMER[0]_i_2_n_0 ;
  wire \HTIMER[0]_i_3_n_0 ;
  wire \HTIMER[10]_i_2_n_0 ;
  wire \HTIMER[10]_i_3_n_0 ;
  wire \HTIMER[10]_i_4_n_0 ;
  wire \HTIMER[2]_i_1_n_0 ;
  wire \HTIMER[4]_i_2_n_0 ;
  wire \HTIMER[5]_i_1_n_0 ;
  wire \HTIMER[6]_i_1_n_0 ;
  wire \HTIMER[9]_i_2_n_0 ;
  wire INTERNAL_RST_reg;
  wire INTHSYNCH_i_1_n_0;
  wire INTVSYNCH2_out;
  wire INTVSYNCH_i_1_n_0;
  wire INTVSYNCH_i_3_n_0;
  wire MEMORY_reg_0_i_11_n_0;
  wire MEMORY_reg_0_i_12_n_0;
  wire MEMORY_reg_0_i_13_n_0;
  wire MEMORY_reg_0_i_14_n_0;
  wire MEMORY_reg_0_i_15_n_0;
  wire MEMORY_reg_0_i_16_n_0;
  wire MEMORY_reg_0_i_2_n_0;
  wire MEMORY_reg_0_i_3_n_0;
  wire \PIXCOL_DEL_reg[0] ;
  wire \PIXCOL_DEL_reg[1] ;
  wire \PIXCOL_DEL_reg[2] ;
  wire \PIXROW_DEL_reg[0] ;
  wire \PIXROW_DEL_reg[1] ;
  wire \PIX_COL_ADDRESS[0]_i_1_n_0 ;
  wire \PIX_COL_ADDRESS[1]_i_1_n_0 ;
  wire \PIX_COL_ADDRESS[2]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[0]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[1]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[2]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[2]_i_2_n_0 ;
  wire \PIX_ROW_ADDRESS[2]_i_3_n_0 ;
  wire [12:1]ROW_ADDRESS;
  wire \ROW_ADDRESS[12]_i_1_n_0 ;
  wire \ROW_ADDRESS[12]_i_3_n_0 ;
  wire \ROW_ADDRESS[12]_i_4_n_0 ;
  wire \ROW_ADDRESS[4]_i_5_n_0 ;
  wire \ROW_ADDRESS[8]_i_5_n_0 ;
  wire \ROW_ADDRESS[8]_i_6_n_0 ;
  wire [12:1]ROW_ADDRESS_0;
  wire \ROW_ADDRESS_reg[12]_i_5_n_4 ;
  wire \ROW_ADDRESS_reg[12]_i_5_n_5 ;
  wire \ROW_ADDRESS_reg[12]_i_5_n_6 ;
  wire \ROW_ADDRESS_reg[12]_i_5_n_7 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_0 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_4 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_5 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_6 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_7 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_0 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_4 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_5 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_6 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_7 ;
  wire VBLANK_i_1_n_0;
  wire VBLANK_i_2_n_0;
  wire VBLANK_i_3_n_0;
  wire VBLANK_i_4_n_0;
  wire VBLANK_i_5_n_0;
  wire VBLANK_i_6_n_0;
  wire VBLANK_i_7_n_0;
  wire VBLANK_reg_n_0;
  wire VSYNCH_DEL_reg;
  wire [9:0]VTIMER;
  wire \VTIMER[0]_i_1_n_0 ;
  wire \VTIMER[2]_i_2_n_0 ;
  wire \VTIMER[2]_i_3_n_0 ;
  wire \VTIMER[5]_i_1_n_0 ;
  wire \VTIMER[9]_i_2_n_0 ;
  wire \VTIMER[9]_i_3_n_0 ;
  wire \VTIMER[9]_i_4_n_0 ;
  wire \VTIMER[9]_i_5_n_0 ;
  wire [9:1]VTIMER_1;
  wire VTIMER_EN;
  wire VTIMER_EN_i_1_n_0;
  wire [10:0]sel0;
  wire [3:0]NLW_MEMORY_reg_0_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_MEMORY_reg_0_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_MEMORY_reg_0_i_3_CO_UNCONNECTED;
  wire [0:0]NLW_MEMORY_reg_0_i_3_O_UNCONNECTED;
  wire [3:0]\NLW_ROW_ADDRESS_reg[12]_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_ROW_ADDRESS_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_ROW_ADDRESS_reg[8]_i_2_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    BLANK_DEL_i_1
       (.I0(VBLANK_reg_n_0),
        .I1(HBLANK_reg_n_0),
        .O(BLANK));
  LUT1 #(
    .INIT(2'h1)) 
    \COL_ADDRESS[0]_i_1 
       (.I0(ADDRBWRADDR[0]),
        .O(\COL_ADDRESS[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \COL_ADDRESS[1]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[1] ),
        .I1(ADDRBWRADDR[0]),
        .O(\COL_ADDRESS[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00000000EFFF)) 
    \COL_ADDRESS[2]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[4] ),
        .I1(\COL_ADDRESS_reg_n_0_[3] ),
        .I2(\COL_ADDRESS_reg_n_0_[6] ),
        .I3(\COL_ADDRESS_reg_n_0_[5] ),
        .I4(\COL_ADDRESS[6]_i_3_n_0 ),
        .I5(\COL_ADDRESS_reg_n_0_[2] ),
        .O(\COL_ADDRESS[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COL_ADDRESS[3]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[3] ),
        .I1(\COL_ADDRESS_reg_n_0_[1] ),
        .I2(ADDRBWRADDR[0]),
        .I3(\COL_ADDRESS_reg_n_0_[2] ),
        .O(\COL_ADDRESS[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \COL_ADDRESS[4]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[4] ),
        .I1(\COL_ADDRESS_reg_n_0_[2] ),
        .I2(ADDRBWRADDR[0]),
        .I3(\COL_ADDRESS_reg_n_0_[1] ),
        .I4(\COL_ADDRESS_reg_n_0_[3] ),
        .O(\COL_ADDRESS[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FFFFD00C00000)) 
    \COL_ADDRESS[5]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[6] ),
        .I1(\COL_ADDRESS_reg_n_0_[4] ),
        .I2(\COL_ADDRESS_reg_n_0_[2] ),
        .I3(\COL_ADDRESS[6]_i_3_n_0 ),
        .I4(\COL_ADDRESS_reg_n_0_[3] ),
        .I5(\COL_ADDRESS_reg_n_0_[5] ),
        .O(\COL_ADDRESS[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \COL_ADDRESS[6]_i_1 
       (.I0(\PIXCOL_DEL_reg[0] ),
        .I1(\PIXCOL_DEL_reg[1] ),
        .I2(\PIXCOL_DEL_reg[2] ),
        .I3(HBLANK_reg_n_0),
        .I4(VBLANK_reg_n_0),
        .O(\COL_ADDRESS[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFEFFFF20000000)) 
    \COL_ADDRESS[6]_i_2 
       (.I0(\COL_ADDRESS_reg_n_0_[3] ),
        .I1(\COL_ADDRESS[6]_i_3_n_0 ),
        .I2(\COL_ADDRESS_reg_n_0_[2] ),
        .I3(\COL_ADDRESS_reg_n_0_[4] ),
        .I4(\COL_ADDRESS_reg_n_0_[5] ),
        .I5(\COL_ADDRESS_reg_n_0_[6] ),
        .O(\COL_ADDRESS[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \COL_ADDRESS[6]_i_3 
       (.I0(\COL_ADDRESS_reg_n_0_[1] ),
        .I1(ADDRBWRADDR[0]),
        .O(\COL_ADDRESS[6]_i_3_n_0 ));
  FDRE \COL_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[0]_i_1_n_0 ),
        .Q(ADDRBWRADDR[0]),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[1]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[2]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[3]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[4]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[5]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[6]_i_2_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF70000)) 
    HBLANK_i_1
       (.I0(HBLANK_i_2_n_0),
        .I1(sel0[7]),
        .I2(sel0[8]),
        .I3(sel0[6]),
        .I4(HBLANK_reg_n_0),
        .I5(HBLANK_i_3_n_0),
        .O(HBLANK_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    HBLANK_i_2
       (.I0(sel0[9]),
        .I1(sel0[10]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(HBLANK_i_4_n_0),
        .O(HBLANK_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    HBLANK_i_3
       (.I0(INTERNAL_RST_reg),
        .I1(HBLANK_i_5_n_0),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(HBLANK_i_6_n_0),
        .I5(\HTIMER[0]_i_3_n_0 ),
        .O(HBLANK_i_3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    HBLANK_i_4
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .O(HBLANK_i_4_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    HBLANK_i_5
       (.I0(sel0[10]),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .O(HBLANK_i_5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    HBLANK_i_6
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .O(HBLANK_i_6_n_0));
  FDRE HBLANK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HBLANK_i_1_n_0),
        .Q(HBLANK_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \HTIMER[0]_i_1 
       (.I0(\HTIMER[0]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(\HTIMER[0]_i_3_n_0 ),
        .I4(sel0[0]),
        .O(HTIMER[0]));
  LUT4 #(
    .INIT(16'h0010)) 
    \HTIMER[0]_i_2 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[10]),
        .I3(sel0[9]),
        .O(\HTIMER[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \HTIMER[0]_i_3 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\HTIMER[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3AAAAAAA)) 
    \HTIMER[10]_i_1 
       (.I0(\HTIMER[10]_i_2_n_0 ),
        .I1(sel0[10]),
        .I2(sel0[8]),
        .I3(sel0[9]),
        .I4(\HTIMER[10]_i_3_n_0 ),
        .O(HTIMER[10]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \HTIMER[10]_i_2 
       (.I0(sel0[10]),
        .I1(sel0[8]),
        .I2(sel0[6]),
        .I3(sel0[9]),
        .I4(sel0[7]),
        .I5(\HTIMER[10]_i_4_n_0 ),
        .O(\HTIMER[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \HTIMER[10]_i_3 
       (.I0(\HTIMER[9]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[7]),
        .O(\HTIMER[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \HTIMER[10]_i_4 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(sel0[0]),
        .O(\HTIMER[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \HTIMER[1]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .O(HTIMER[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \HTIMER[2]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .O(\HTIMER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \HTIMER[3]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .O(HTIMER[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \HTIMER[4]_i_1 
       (.I0(\HTIMER[4]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(sel0[4]),
        .O(HTIMER[4]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \HTIMER[4]_i_2 
       (.I0(\HTIMER[10]_i_4_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[7]),
        .I3(sel0[10]),
        .I4(sel0[9]),
        .I5(sel0[6]),
        .O(\HTIMER[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \HTIMER[5]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\HTIMER[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \HTIMER[6]_i_1 
       (.I0(sel0[6]),
        .I1(\HTIMER[9]_i_2_n_0 ),
        .O(\HTIMER[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \HTIMER[7]_i_1 
       (.I0(sel0[7]),
        .I1(\HTIMER[9]_i_2_n_0 ),
        .I2(sel0[6]),
        .O(HTIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \HTIMER[8]_i_1 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[6]),
        .I3(\HTIMER[9]_i_2_n_0 ),
        .O(HTIMER[8]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \HTIMER[9]_i_1 
       (.I0(sel0[9]),
        .I1(\HTIMER[9]_i_2_n_0 ),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .I4(sel0[8]),
        .O(HTIMER[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \HTIMER[9]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(sel0[5]),
        .O(\HTIMER[9]_i_2_n_0 ));
  FDRE \HTIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[0]),
        .Q(sel0[0]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[10]),
        .Q(sel0[10]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[1]),
        .Q(sel0[1]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\HTIMER[2]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[3]),
        .Q(sel0[3]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[4]),
        .Q(sel0[4]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\HTIMER[5]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\HTIMER[6]_i_1_n_0 ),
        .Q(sel0[6]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[7]),
        .Q(sel0[7]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[8]),
        .Q(sel0[8]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[9]),
        .Q(sel0[9]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h00000000AAAEAAAA)) 
    INTHSYNCH_i_1
       (.I0(HSYNCH_DEL_reg),
        .I1(HBLANK_i_2_n_0),
        .I2(sel0[7]),
        .I3(sel0[8]),
        .I4(sel0[6]),
        .I5(VTIMER_EN_i_1_n_0),
        .O(INTHSYNCH_i_1_n_0));
  FDRE INTHSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(INTHSYNCH_i_1_n_0),
        .Q(HSYNCH_DEL_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEEE0EEE)) 
    INTVSYNCH_i_1
       (.I0(VSYNCH_DEL_reg),
        .I1(INTVSYNCH2_out),
        .I2(\VTIMER[2]_i_2_n_0 ),
        .I3(VTIMER_EN),
        .I4(VTIMER[0]),
        .I5(INTERNAL_RST_reg),
        .O(INTVSYNCH_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    INTVSYNCH_i_2
       (.I0(VBLANK_i_2_n_0),
        .I1(VTIMER[0]),
        .I2(INTVSYNCH_i_3_n_0),
        .I3(VTIMER[3]),
        .I4(VTIMER[5]),
        .I5(VTIMER[4]),
        .O(INTVSYNCH2_out));
  LUT2 #(
    .INIT(4'h7)) 
    INTVSYNCH_i_3
       (.I0(VTIMER[1]),
        .I1(VTIMER[2]),
        .O(INTVSYNCH_i_3_n_0));
  FDRE INTVSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(INTVSYNCH_i_1_n_0),
        .Q(VSYNCH_DEL_reg),
        .R(1'b0));
  CARRY4 MEMORY_reg_0_i_1
       (.CI(MEMORY_reg_0_i_2_n_0),
        .CO(NLW_MEMORY_reg_0_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ADDRBWRADDR[12:9]),
        .S(ROW_ADDRESS[12:9]));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_11
       (.I0(ROW_ADDRESS[6]),
        .I1(\COL_ADDRESS_reg_n_0_[6] ),
        .O(MEMORY_reg_0_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_12
       (.I0(ROW_ADDRESS[5]),
        .I1(\COL_ADDRESS_reg_n_0_[5] ),
        .O(MEMORY_reg_0_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_13
       (.I0(ROW_ADDRESS[4]),
        .I1(\COL_ADDRESS_reg_n_0_[4] ),
        .O(MEMORY_reg_0_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_14
       (.I0(ROW_ADDRESS[3]),
        .I1(\COL_ADDRESS_reg_n_0_[3] ),
        .O(MEMORY_reg_0_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_15
       (.I0(ROW_ADDRESS[2]),
        .I1(\COL_ADDRESS_reg_n_0_[2] ),
        .O(MEMORY_reg_0_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_16
       (.I0(ROW_ADDRESS[1]),
        .I1(\COL_ADDRESS_reg_n_0_[1] ),
        .O(MEMORY_reg_0_i_16_n_0));
  CARRY4 MEMORY_reg_0_i_2
       (.CI(MEMORY_reg_0_i_3_n_0),
        .CO({MEMORY_reg_0_i_2_n_0,NLW_MEMORY_reg_0_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ROW_ADDRESS[6:5]}),
        .O(ADDRBWRADDR[8:5]),
        .S({ROW_ADDRESS[8:7],MEMORY_reg_0_i_11_n_0,MEMORY_reg_0_i_12_n_0}));
  CARRY4 MEMORY_reg_0_i_3
       (.CI(1'b0),
        .CO({MEMORY_reg_0_i_3_n_0,NLW_MEMORY_reg_0_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(ROW_ADDRESS[4:1]),
        .O({ADDRBWRADDR[4:2],NLW_MEMORY_reg_0_i_3_O_UNCONNECTED[0]}),
        .S({MEMORY_reg_0_i_13_n_0,MEMORY_reg_0_i_14_n_0,MEMORY_reg_0_i_15_n_0,MEMORY_reg_0_i_16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_4
       (.I0(ROW_ADDRESS[1]),
        .I1(\COL_ADDRESS_reg_n_0_[1] ),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hE1)) 
    \PIX_COL_ADDRESS[0]_i_1 
       (.I0(VBLANK_reg_n_0),
        .I1(HBLANK_reg_n_0),
        .I2(\PIXCOL_DEL_reg[0] ),
        .O(\PIX_COL_ADDRESS[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFD02)) 
    \PIX_COL_ADDRESS[1]_i_1 
       (.I0(\PIXCOL_DEL_reg[0] ),
        .I1(HBLANK_reg_n_0),
        .I2(VBLANK_reg_n_0),
        .I3(\PIXCOL_DEL_reg[1] ),
        .O(\PIX_COL_ADDRESS[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFF70008)) 
    \PIX_COL_ADDRESS[2]_i_1 
       (.I0(\PIXCOL_DEL_reg[0] ),
        .I1(\PIXCOL_DEL_reg[1] ),
        .I2(HBLANK_reg_n_0),
        .I3(VBLANK_reg_n_0),
        .I4(\PIXCOL_DEL_reg[2] ),
        .O(\PIX_COL_ADDRESS[2]_i_1_n_0 ));
  FDRE \PIX_COL_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_COL_ADDRESS[0]_i_1_n_0 ),
        .Q(\PIXCOL_DEL_reg[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_COL_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_COL_ADDRESS[1]_i_1_n_0 ),
        .Q(\PIXCOL_DEL_reg[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_COL_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_COL_ADDRESS[2]_i_1_n_0 ),
        .Q(\PIXCOL_DEL_reg[2] ),
        .R(INTERNAL_RST_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \PIX_ROW_ADDRESS[0]_i_1 
       (.I0(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I1(\PIXROW_DEL_reg[0] ),
        .O(\PIX_ROW_ADDRESS[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \PIX_ROW_ADDRESS[1]_i_1 
       (.I0(\PIXROW_DEL_reg[0] ),
        .I1(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I2(\PIXROW_DEL_reg[1] ),
        .O(\PIX_ROW_ADDRESS[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \PIX_ROW_ADDRESS[2]_i_1 
       (.I0(\PIXROW_DEL_reg[0] ),
        .I1(\PIXROW_DEL_reg[1] ),
        .I2(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I3(D),
        .O(\PIX_ROW_ADDRESS[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \PIX_ROW_ADDRESS[2]_i_2 
       (.I0(VBLANK_reg_n_0),
        .I1(HBLANK_reg_n_0),
        .I2(\PIXCOL_DEL_reg[2] ),
        .I3(\PIXCOL_DEL_reg[1] ),
        .I4(\PIXCOL_DEL_reg[0] ),
        .I5(\PIX_ROW_ADDRESS[2]_i_3_n_0 ),
        .O(\PIX_ROW_ADDRESS[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \PIX_ROW_ADDRESS[2]_i_3 
       (.I0(\COL_ADDRESS_reg_n_0_[5] ),
        .I1(\COL_ADDRESS_reg_n_0_[6] ),
        .I2(\COL_ADDRESS_reg_n_0_[2] ),
        .I3(\COL_ADDRESS_reg_n_0_[3] ),
        .I4(\COL_ADDRESS_reg_n_0_[4] ),
        .I5(\COL_ADDRESS[6]_i_3_n_0 ),
        .O(\PIX_ROW_ADDRESS[2]_i_3_n_0 ));
  FDRE \PIX_ROW_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_ROW_ADDRESS[0]_i_1_n_0 ),
        .Q(\PIXROW_DEL_reg[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_ROW_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_ROW_ADDRESS[1]_i_1_n_0 ),
        .Q(\PIXROW_DEL_reg[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_ROW_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_ROW_ADDRESS[2]_i_1_n_0 ),
        .Q(D),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[10]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_6 ),
        .O(ROW_ADDRESS_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[11]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_5 ),
        .O(ROW_ADDRESS_0[11]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ROW_ADDRESS[12]_i_1 
       (.I0(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I1(D),
        .I2(\PIXROW_DEL_reg[0] ),
        .I3(\PIXROW_DEL_reg[1] ),
        .O(\ROW_ADDRESS[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[12]_i_2 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_4 ),
        .O(ROW_ADDRESS_0[12]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \ROW_ADDRESS[12]_i_3 
       (.I0(ROW_ADDRESS[9]),
        .I1(ROW_ADDRESS[10]),
        .I2(ROW_ADDRESS[7]),
        .I3(ROW_ADDRESS[8]),
        .I4(ROW_ADDRESS[11]),
        .I5(ROW_ADDRESS[12]),
        .O(\ROW_ADDRESS[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ROW_ADDRESS[12]_i_4 
       (.I0(ROW_ADDRESS[6]),
        .I1(ROW_ADDRESS[5]),
        .I2(ROW_ADDRESS[3]),
        .I3(ROW_ADDRESS[4]),
        .I4(ROW_ADDRESS[1]),
        .I5(ROW_ADDRESS[2]),
        .O(\ROW_ADDRESS[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[1]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_7 ),
        .O(ROW_ADDRESS_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[2]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_6 ),
        .O(ROW_ADDRESS_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[3]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_5 ),
        .O(ROW_ADDRESS_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[4]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_4 ),
        .O(ROW_ADDRESS_0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \ROW_ADDRESS[4]_i_5 
       (.I0(ROW_ADDRESS[2]),
        .O(\ROW_ADDRESS[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[5]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_7 ),
        .O(ROW_ADDRESS_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[6]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_6 ),
        .O(ROW_ADDRESS_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[7]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_5 ),
        .O(ROW_ADDRESS_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[8]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_4 ),
        .O(ROW_ADDRESS_0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \ROW_ADDRESS[8]_i_5 
       (.I0(ROW_ADDRESS[6]),
        .O(\ROW_ADDRESS[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROW_ADDRESS[8]_i_6 
       (.I0(ROW_ADDRESS[5]),
        .O(\ROW_ADDRESS[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[9]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_7 ),
        .O(ROW_ADDRESS_0[9]));
  FDRE \ROW_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[10]),
        .Q(ROW_ADDRESS[10]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[11]),
        .Q(ROW_ADDRESS[11]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[12]),
        .Q(ROW_ADDRESS[12]),
        .R(INTERNAL_RST_reg));
  CARRY4 \ROW_ADDRESS_reg[12]_i_5 
       (.CI(\ROW_ADDRESS_reg[8]_i_2_n_0 ),
        .CO(\NLW_ROW_ADDRESS_reg[12]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ROW_ADDRESS_reg[12]_i_5_n_4 ,\ROW_ADDRESS_reg[12]_i_5_n_5 ,\ROW_ADDRESS_reg[12]_i_5_n_6 ,\ROW_ADDRESS_reg[12]_i_5_n_7 }),
        .S(ROW_ADDRESS[12:9]));
  FDRE \ROW_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[1]),
        .Q(ROW_ADDRESS[1]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[2]),
        .Q(ROW_ADDRESS[2]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[3]),
        .Q(ROW_ADDRESS[3]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[4]),
        .Q(ROW_ADDRESS[4]),
        .R(INTERNAL_RST_reg));
  CARRY4 \ROW_ADDRESS_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ROW_ADDRESS_reg[4]_i_2_n_0 ,\NLW_ROW_ADDRESS_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ROW_ADDRESS[2],1'b0}),
        .O({\ROW_ADDRESS_reg[4]_i_2_n_4 ,\ROW_ADDRESS_reg[4]_i_2_n_5 ,\ROW_ADDRESS_reg[4]_i_2_n_6 ,\ROW_ADDRESS_reg[4]_i_2_n_7 }),
        .S({ROW_ADDRESS[4:3],\ROW_ADDRESS[4]_i_5_n_0 ,ROW_ADDRESS[1]}));
  FDRE \ROW_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[5]),
        .Q(ROW_ADDRESS[5]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[6]),
        .Q(ROW_ADDRESS[6]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[7]),
        .Q(ROW_ADDRESS[7]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[8]),
        .Q(ROW_ADDRESS[8]),
        .R(INTERNAL_RST_reg));
  CARRY4 \ROW_ADDRESS_reg[8]_i_2 
       (.CI(\ROW_ADDRESS_reg[4]_i_2_n_0 ),
        .CO({\ROW_ADDRESS_reg[8]_i_2_n_0 ,\NLW_ROW_ADDRESS_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ROW_ADDRESS[6:5]}),
        .O({\ROW_ADDRESS_reg[8]_i_2_n_4 ,\ROW_ADDRESS_reg[8]_i_2_n_5 ,\ROW_ADDRESS_reg[8]_i_2_n_6 ,\ROW_ADDRESS_reg[8]_i_2_n_7 }),
        .S({ROW_ADDRESS[8:7],\ROW_ADDRESS[8]_i_5_n_0 ,\ROW_ADDRESS[8]_i_6_n_0 }));
  FDRE \ROW_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[9]),
        .Q(ROW_ADDRESS[9]),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'hFFD0)) 
    VBLANK_i_1
       (.I0(VBLANK_i_2_n_0),
        .I1(VBLANK_i_3_n_0),
        .I2(VBLANK_reg_n_0),
        .I3(VBLANK_i_4_n_0),
        .O(VBLANK_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    VBLANK_i_2
       (.I0(VTIMER[7]),
        .I1(VTIMER_EN),
        .I2(VTIMER[8]),
        .I3(VTIMER[9]),
        .I4(VTIMER[6]),
        .O(VBLANK_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    VBLANK_i_3
       (.I0(VTIMER[2]),
        .I1(VTIMER[0]),
        .I2(VTIMER[1]),
        .I3(VTIMER[5]),
        .I4(VTIMER[4]),
        .I5(VTIMER[3]),
        .O(VBLANK_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    VBLANK_i_4
       (.I0(INTERNAL_RST_reg),
        .I1(VBLANK_i_5_n_0),
        .I2(VTIMER_EN),
        .I3(VBLANK_i_6_n_0),
        .I4(VTIMER[6]),
        .I5(VBLANK_i_7_n_0),
        .O(VBLANK_i_4_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    VBLANK_i_5
       (.I0(VTIMER[3]),
        .I1(VTIMER[5]),
        .I2(VTIMER[4]),
        .O(VBLANK_i_5_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    VBLANK_i_6
       (.I0(VTIMER[1]),
        .I1(VTIMER[0]),
        .I2(VTIMER[2]),
        .O(VBLANK_i_6_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    VBLANK_i_7
       (.I0(VTIMER[9]),
        .I1(VTIMER[8]),
        .I2(VTIMER[7]),
        .O(VBLANK_i_7_n_0));
  FDRE VBLANK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(VBLANK_i_1_n_0),
        .Q(VBLANK_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \VTIMER[0]_i_1 
       (.I0(VTIMER[0]),
        .I1(\VTIMER[2]_i_2_n_0 ),
        .O(\VTIMER[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \VTIMER[1]_i_1 
       (.I0(VTIMER[0]),
        .I1(VTIMER[1]),
        .I2(\VTIMER[2]_i_2_n_0 ),
        .O(VTIMER_1[1]));
  LUT4 #(
    .INIT(16'h0078)) 
    \VTIMER[2]_i_1 
       (.I0(VTIMER[1]),
        .I1(VTIMER[0]),
        .I2(VTIMER[2]),
        .I3(\VTIMER[2]_i_2_n_0 ),
        .O(VTIMER_1[2]));
  LUT6 #(
    .INIT(64'h0222000000000000)) 
    \VTIMER[2]_i_2 
       (.I0(\VTIMER[2]_i_3_n_0 ),
        .I1(VTIMER[5]),
        .I2(VTIMER[3]),
        .I3(VTIMER[4]),
        .I4(VTIMER[1]),
        .I5(VTIMER[2]),
        .O(\VTIMER[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \VTIMER[2]_i_3 
       (.I0(VTIMER[8]),
        .I1(VTIMER[9]),
        .I2(VTIMER[4]),
        .I3(VTIMER[5]),
        .I4(VTIMER[7]),
        .I5(VTIMER[6]),
        .O(\VTIMER[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \VTIMER[3]_i_1 
       (.I0(VTIMER[3]),
        .I1(VTIMER[2]),
        .I2(VTIMER[1]),
        .I3(VTIMER[0]),
        .O(VTIMER_1[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \VTIMER[4]_i_1 
       (.I0(VTIMER[0]),
        .I1(VTIMER[1]),
        .I2(VTIMER[2]),
        .I3(VTIMER[3]),
        .I4(VTIMER[4]),
        .I5(\VTIMER[9]_i_3_n_0 ),
        .O(VTIMER_1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \VTIMER[5]_i_1 
       (.I0(VTIMER[5]),
        .I1(VTIMER[4]),
        .I2(VTIMER[0]),
        .I3(VTIMER[1]),
        .I4(VTIMER[2]),
        .I5(VTIMER[3]),
        .O(\VTIMER[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \VTIMER[6]_i_1 
       (.I0(VTIMER[6]),
        .I1(\VTIMER[9]_i_2_n_0 ),
        .O(VTIMER_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \VTIMER[7]_i_1 
       (.I0(\VTIMER[9]_i_3_n_0 ),
        .I1(\VTIMER[9]_i_2_n_0 ),
        .I2(VTIMER[6]),
        .I3(VTIMER[7]),
        .O(VTIMER_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \VTIMER[8]_i_1 
       (.I0(VTIMER[8]),
        .I1(VTIMER[7]),
        .I2(VTIMER[6]),
        .I3(\VTIMER[9]_i_2_n_0 ),
        .O(VTIMER_1[8]));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \VTIMER[9]_i_1 
       (.I0(VTIMER[9]),
        .I1(\VTIMER[9]_i_2_n_0 ),
        .I2(VTIMER[6]),
        .I3(VTIMER[7]),
        .I4(VTIMER[8]),
        .I5(\VTIMER[9]_i_3_n_0 ),
        .O(VTIMER_1[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \VTIMER[9]_i_2 
       (.I0(VTIMER[5]),
        .I1(VTIMER[4]),
        .I2(VTIMER[0]),
        .I3(VTIMER[1]),
        .I4(VTIMER[2]),
        .I5(VTIMER[3]),
        .O(\VTIMER[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \VTIMER[9]_i_3 
       (.I0(VTIMER[7]),
        .I1(\VTIMER[9]_i_4_n_0 ),
        .I2(VTIMER[9]),
        .I3(VTIMER[8]),
        .I4(\VTIMER[9]_i_5_n_0 ),
        .O(\VTIMER[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF8FF)) 
    \VTIMER[9]_i_4 
       (.I0(VTIMER[6]),
        .I1(VTIMER[7]),
        .I2(VTIMER[5]),
        .I3(VTIMER[4]),
        .O(\VTIMER[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F7F7)) 
    \VTIMER[9]_i_5 
       (.I0(VTIMER[1]),
        .I1(VTIMER[2]),
        .I2(VTIMER[0]),
        .I3(VTIMER[4]),
        .I4(VTIMER[3]),
        .I5(VTIMER[5]),
        .O(\VTIMER[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    VTIMER_EN_i_1
       (.I0(INTERNAL_RST_reg),
        .I1(\HTIMER[4]_i_2_n_0 ),
        .O(VTIMER_EN_i_1_n_0));
  FDRE VTIMER_EN_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(VTIMER_EN_i_1_n_0),
        .Q(VTIMER_EN),
        .R(1'b0));
  FDRE \VTIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(\VTIMER[0]_i_1_n_0 ),
        .Q(VTIMER[0]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[1]),
        .Q(VTIMER[1]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[2]),
        .Q(VTIMER[2]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[3]),
        .Q(VTIMER[3]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[4]),
        .Q(VTIMER[4]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(\VTIMER[5]_i_1_n_0 ),
        .Q(VTIMER[5]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[6]),
        .Q(VTIMER[6]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[7]),
        .Q(VTIMER[7]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[8]),
        .Q(VTIMER[8]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[9]),
        .Q(VTIMER[9]),
        .R(INTERNAL_RST_reg));
endmodule

module adder
   (s_input_b_ack_reg_0,
    \state_reg[4] ,
    E,
    s_output_z_stb_reg_0,
    \state_reg[4]_0 ,
    s_input_a_ack_reg_0,
    \result_reg[30] ,
    output_z,
    \result_reg[29] ,
    \result_reg[28] ,
    \result_reg[27] ,
    \result_reg[26] ,
    \result_reg[25] ,
    \result_reg[24] ,
    \result_reg[23] ,
    \result_reg[22] ,
    \result_reg[21] ,
    \result_reg[20] ,
    \result_reg[19] ,
    \result_reg[18] ,
    \result_reg[17] ,
    \result_reg[16] ,
    \result_reg[15] ,
    \result_reg[14] ,
    \result_reg[11] ,
    \result_reg[2] ,
    \result_reg[1] ,
    adder_b_stb_reg,
    Q,
    s_input_a_ack_reg_1,
    \opcode_2_reg[1] ,
    \state_reg[2] ,
    \state_reg[3] ,
    s_output_z_stb_reg_1,
    divider_z_ack_reg,
    adder_z_ack_reg,
    adder_a_stb_reg,
    \s_output_z_reg[30]_0 ,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF,
    \adder_b_reg[31] ,
    \adder_a_reg[31] );
  output s_input_b_ack_reg_0;
  output \state_reg[4] ;
  output [0:0]E;
  output s_output_z_stb_reg_0;
  output \state_reg[4]_0 ;
  output s_input_a_ack_reg_0;
  output \result_reg[30] ;
  output [11:0]output_z;
  output \result_reg[29] ;
  output \result_reg[28] ;
  output \result_reg[27] ;
  output \result_reg[26] ;
  output \result_reg[25] ;
  output \result_reg[24] ;
  output \result_reg[23] ;
  output \result_reg[22] ;
  output \result_reg[21] ;
  output \result_reg[20] ;
  output \result_reg[19] ;
  output \result_reg[18] ;
  output \result_reg[17] ;
  output \result_reg[16] ;
  output \result_reg[15] ;
  output \result_reg[14] ;
  output \result_reg[11] ;
  output \result_reg[2] ;
  output \result_reg[1] ;
  input adder_b_stb_reg;
  input [4:0]Q;
  input s_input_a_ack_reg_1;
  input \opcode_2_reg[1] ;
  input \state_reg[2] ;
  input \state_reg[3] ;
  input s_output_z_stb_reg_1;
  input divider_z_ack_reg;
  input adder_z_ack_reg;
  input adder_a_stb_reg;
  input [19:0]\s_output_z_reg[30]_0 ;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;
  input [31:0]\adder_b_reg[31] ;
  input [31:0]\adder_a_reg[31] ;

  wire [0:0]E;
  wire ETH_CLK_OBUF;
  wire \FSM_sequential_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \FSM_sequential_state[2]_i_1__0_n_0 ;
  wire \FSM_sequential_state[3]_i_1__0_n_0 ;
  wire \FSM_sequential_state[3]_i_2__0_n_0 ;
  wire \FSM_sequential_state[3]_i_3__0_n_0 ;
  wire \FSM_sequential_state[3]_i_4__0_n_0 ;
  wire \FSM_sequential_state[3]_i_5__0_n_0 ;
  wire \FSM_sequential_state[3]_i_6__0_n_0 ;
  wire \FSM_sequential_state[3]_i_7_n_0 ;
  wire \FSM_sequential_state[3]_i_8__0_n_0 ;
  wire INTERNAL_RST_reg;
  wire [4:0]Q;
  wire [31:23]a;
  wire \a[31]_i_1__0_n_0 ;
  wire \a_e[0]_i_1__0_n_0 ;
  wire \a_e[1]_i_1__0_n_0 ;
  wire \a_e[1]_i_2__0_n_0 ;
  wire \a_e[1]_i_3_n_0 ;
  wire \a_e[2]_i_1__0_n_0 ;
  wire \a_e[2]_i_2__0_n_0 ;
  wire \a_e[3]_i_1__0_n_0 ;
  wire \a_e[3]_i_2__0_n_0 ;
  wire \a_e[4]_i_1__0_n_0 ;
  wire \a_e[4]_i_2__0_n_0 ;
  wire \a_e[4]_i_3__0_n_0 ;
  wire \a_e[5]_i_1__0_n_0 ;
  wire \a_e[5]_i_2__2_n_0 ;
  wire \a_e[5]_i_3__0_n_0 ;
  wire \a_e[6]_i_1__0_n_0 ;
  wire \a_e[6]_i_2__0_n_0 ;
  wire \a_e[6]_i_3__0_n_0 ;
  wire \a_e[7]_i_1__0_n_0 ;
  wire \a_e[7]_i_2__0_n_0 ;
  wire \a_e[7]_i_3__0_n_0 ;
  wire \a_e[8]_i_1__0_n_0 ;
  wire \a_e[8]_i_2_n_0 ;
  wire \a_e[9]_i_10_n_0 ;
  wire \a_e[9]_i_11_n_0 ;
  wire \a_e[9]_i_13_n_0 ;
  wire \a_e[9]_i_14_n_0 ;
  wire \a_e[9]_i_15_n_0 ;
  wire \a_e[9]_i_17_n_0 ;
  wire \a_e[9]_i_18_n_0 ;
  wire \a_e[9]_i_19_n_0 ;
  wire \a_e[9]_i_1__0_n_0 ;
  wire \a_e[9]_i_20_n_0 ;
  wire \a_e[9]_i_21_n_0 ;
  wire \a_e[9]_i_22_n_0 ;
  wire \a_e[9]_i_23_n_0 ;
  wire \a_e[9]_i_24_n_0 ;
  wire \a_e[9]_i_26_n_0 ;
  wire \a_e[9]_i_27_n_0 ;
  wire \a_e[9]_i_28_n_0 ;
  wire \a_e[9]_i_29_n_0 ;
  wire \a_e[9]_i_2__0_n_0 ;
  wire \a_e[9]_i_30_n_0 ;
  wire \a_e[9]_i_31_n_0 ;
  wire \a_e[9]_i_3__0_n_0 ;
  wire \a_e[9]_i_4__0_n_0 ;
  wire \a_e[9]_i_6_n_0 ;
  wire \a_e[9]_i_7_n_0 ;
  wire \a_e[9]_i_8_n_0 ;
  wire \a_e_reg_n_0_[0] ;
  wire \a_e_reg_n_0_[1] ;
  wire \a_e_reg_n_0_[2] ;
  wire \a_e_reg_n_0_[3] ;
  wire \a_e_reg_n_0_[4] ;
  wire \a_e_reg_n_0_[5] ;
  wire \a_e_reg_n_0_[6] ;
  wire \a_e_reg_n_0_[7] ;
  wire \a_e_reg_n_0_[8] ;
  wire \a_e_reg_n_0_[9] ;
  wire [1:1]a_m;
  wire \a_m[0]_i_1__0_n_0 ;
  wire \a_m[10]_i_1__0_n_0 ;
  wire \a_m[11]_i_1__0_n_0 ;
  wire \a_m[12]_i_1__0_n_0 ;
  wire \a_m[13]_i_1__0_n_0 ;
  wire \a_m[14]_i_1__0_n_0 ;
  wire \a_m[15]_i_1__0_n_0 ;
  wire \a_m[16]_i_1__0_n_0 ;
  wire \a_m[17]_i_1__0_n_0 ;
  wire \a_m[18]_i_1__0_n_0 ;
  wire \a_m[19]_i_1__0_n_0 ;
  wire \a_m[1]_i_1__0_n_0 ;
  wire \a_m[20]_i_1__0_n_0 ;
  wire \a_m[21]_i_1__0_n_0 ;
  wire \a_m[22]_i_1__0_n_0 ;
  wire \a_m[23]_i_1__0_n_0 ;
  wire \a_m[24]_i_1_n_0 ;
  wire \a_m[25]_i_10_n_0 ;
  wire \a_m[25]_i_11_n_0 ;
  wire \a_m[25]_i_12_n_0 ;
  wire \a_m[25]_i_13_n_0 ;
  wire \a_m[25]_i_14_n_0 ;
  wire \a_m[25]_i_2_n_0 ;
  wire \a_m[25]_i_5_n_0 ;
  wire \a_m[25]_i_6_n_0 ;
  wire \a_m[25]_i_7_n_0 ;
  wire \a_m[25]_i_8_n_0 ;
  wire \a_m[25]_i_9_n_0 ;
  wire \a_m[26]_i_1_n_0 ;
  wire \a_m[26]_i_2_n_0 ;
  wire \a_m[26]_i_3_n_0 ;
  wire \a_m[26]_i_4_n_0 ;
  wire \a_m[26]_i_5_n_0 ;
  wire \a_m[26]_i_6_n_0 ;
  wire \a_m[26]_i_7_n_0 ;
  wire \a_m[2]_i_1__0_n_0 ;
  wire \a_m[3]_i_1__0_n_0 ;
  wire \a_m[4]_i_1__0_n_0 ;
  wire \a_m[5]_i_1__0_n_0 ;
  wire \a_m[6]_i_1__0_n_0 ;
  wire \a_m[7]_i_1__0_n_0 ;
  wire \a_m[8]_i_1__0_n_0 ;
  wire \a_m[9]_i_1__0_n_0 ;
  wire \a_m_reg[25]_i_3_n_3 ;
  wire \a_m_reg[25]_i_4_n_0 ;
  wire \a_m_reg_n_0_[0] ;
  wire \a_m_reg_n_0_[10] ;
  wire \a_m_reg_n_0_[11] ;
  wire \a_m_reg_n_0_[12] ;
  wire \a_m_reg_n_0_[13] ;
  wire \a_m_reg_n_0_[14] ;
  wire \a_m_reg_n_0_[15] ;
  wire \a_m_reg_n_0_[16] ;
  wire \a_m_reg_n_0_[17] ;
  wire \a_m_reg_n_0_[18] ;
  wire \a_m_reg_n_0_[19] ;
  wire \a_m_reg_n_0_[1] ;
  wire \a_m_reg_n_0_[20] ;
  wire \a_m_reg_n_0_[21] ;
  wire \a_m_reg_n_0_[22] ;
  wire \a_m_reg_n_0_[23] ;
  wire \a_m_reg_n_0_[24] ;
  wire \a_m_reg_n_0_[25] ;
  wire \a_m_reg_n_0_[26] ;
  wire \a_m_reg_n_0_[2] ;
  wire \a_m_reg_n_0_[3] ;
  wire \a_m_reg_n_0_[4] ;
  wire \a_m_reg_n_0_[5] ;
  wire \a_m_reg_n_0_[6] ;
  wire \a_m_reg_n_0_[7] ;
  wire \a_m_reg_n_0_[8] ;
  wire \a_m_reg_n_0_[9] ;
  wire \a_reg_n_0_[0] ;
  wire \a_reg_n_0_[10] ;
  wire \a_reg_n_0_[11] ;
  wire \a_reg_n_0_[12] ;
  wire \a_reg_n_0_[13] ;
  wire \a_reg_n_0_[14] ;
  wire \a_reg_n_0_[15] ;
  wire \a_reg_n_0_[16] ;
  wire \a_reg_n_0_[17] ;
  wire \a_reg_n_0_[18] ;
  wire \a_reg_n_0_[19] ;
  wire \a_reg_n_0_[1] ;
  wire \a_reg_n_0_[20] ;
  wire \a_reg_n_0_[21] ;
  wire \a_reg_n_0_[22] ;
  wire \a_reg_n_0_[2] ;
  wire \a_reg_n_0_[3] ;
  wire \a_reg_n_0_[4] ;
  wire \a_reg_n_0_[5] ;
  wire \a_reg_n_0_[6] ;
  wire \a_reg_n_0_[7] ;
  wire \a_reg_n_0_[8] ;
  wire \a_reg_n_0_[9] ;
  wire a_s_i_1__0_n_0;
  wire a_s_reg_n_0;
  wire [31:0]\adder_a_reg[31] ;
  wire adder_a_stb_reg;
  wire [31:0]\adder_b_reg[31] ;
  wire adder_b_stb_reg;
  wire [30:1]adder_z;
  wire adder_z_ack_reg;
  wire [31:23]b;
  wire \b[31]_i_1__1_n_0 ;
  wire \b_e[0]_i_1__0_n_0 ;
  wire \b_e[1]_i_1__0_n_0 ;
  wire \b_e[1]_i_2__0_n_0 ;
  wire \b_e[2]_i_1__0_n_0 ;
  wire \b_e[2]_i_2__0_n_0 ;
  wire \b_e[3]_i_1__0_n_0 ;
  wire \b_e[3]_i_2__0_n_0 ;
  wire \b_e[4]_i_1__0_n_0 ;
  wire \b_e[4]_i_2__0_n_0 ;
  wire \b_e[4]_i_3__0_n_0 ;
  wire \b_e[5]_i_1__0_n_0 ;
  wire \b_e[5]_i_2__1_n_0 ;
  wire \b_e[5]_i_3__0_n_0 ;
  wire \b_e[6]_i_1__0_n_0 ;
  wire \b_e[6]_i_2__0_n_0 ;
  wire \b_e[6]_i_3__0_n_0 ;
  wire \b_e[7]_i_1__0_n_0 ;
  wire \b_e[7]_i_2__0_n_0 ;
  wire \b_e[7]_i_3__0_n_0 ;
  wire \b_e[8]_i_1__0_n_0 ;
  wire \b_e[9]_i_1__0_n_0 ;
  wire \b_e[9]_i_2__0_n_0 ;
  wire \b_e[9]_i_3__0_n_0 ;
  wire \b_e[9]_i_4__1_n_0 ;
  wire \b_e[9]_i_5__0_n_0 ;
  wire \b_e[9]_i_6__0_n_0 ;
  wire \b_e[9]_i_7_n_0 ;
  wire \b_e[9]_i_8_n_0 ;
  wire \b_e_reg_n_0_[0] ;
  wire \b_e_reg_n_0_[1] ;
  wire \b_e_reg_n_0_[2] ;
  wire \b_e_reg_n_0_[3] ;
  wire \b_e_reg_n_0_[4] ;
  wire \b_e_reg_n_0_[5] ;
  wire \b_e_reg_n_0_[6] ;
  wire \b_e_reg_n_0_[7] ;
  wire \b_e_reg_n_0_[8] ;
  wire \b_e_reg_n_0_[9] ;
  wire [1:1]b_m;
  wire \b_m[0]_i_1__0_n_0 ;
  wire \b_m[10]_i_1__0_n_0 ;
  wire \b_m[11]_i_1__0_n_0 ;
  wire \b_m[12]_i_1__0_n_0 ;
  wire \b_m[13]_i_1__0_n_0 ;
  wire \b_m[14]_i_1__0_n_0 ;
  wire \b_m[15]_i_1__0_n_0 ;
  wire \b_m[16]_i_1__0_n_0 ;
  wire \b_m[17]_i_1__0_n_0 ;
  wire \b_m[18]_i_1__0_n_0 ;
  wire \b_m[19]_i_1__0_n_0 ;
  wire \b_m[1]_i_1__0_n_0 ;
  wire \b_m[20]_i_1__0_n_0 ;
  wire \b_m[21]_i_1__0_n_0 ;
  wire \b_m[22]_i_1__0_n_0 ;
  wire \b_m[23]_i_1__0_n_0 ;
  wire \b_m[24]_i_1_n_0 ;
  wire \b_m[25]_i_10_n_0 ;
  wire \b_m[25]_i_11_n_0 ;
  wire \b_m[25]_i_12_n_0 ;
  wire \b_m[25]_i_13_n_0 ;
  wire \b_m[25]_i_14_n_0 ;
  wire \b_m[25]_i_2_n_0 ;
  wire \b_m[25]_i_5_n_0 ;
  wire \b_m[25]_i_6_n_0 ;
  wire \b_m[25]_i_7_n_0 ;
  wire \b_m[25]_i_8_n_0 ;
  wire \b_m[25]_i_9_n_0 ;
  wire \b_m[26]_i_1_n_0 ;
  wire \b_m[26]_i_2_n_0 ;
  wire \b_m[26]_i_3_n_0 ;
  wire \b_m[26]_i_4_n_0 ;
  wire \b_m[26]_i_5_n_0 ;
  wire \b_m[26]_i_6_n_0 ;
  wire \b_m[2]_i_1__0_n_0 ;
  wire \b_m[3]_i_1__0_n_0 ;
  wire \b_m[4]_i_1__0_n_0 ;
  wire \b_m[5]_i_1__0_n_0 ;
  wire \b_m[6]_i_1__0_n_0 ;
  wire \b_m[7]_i_1__0_n_0 ;
  wire \b_m[8]_i_1__0_n_0 ;
  wire \b_m[9]_i_1__0_n_0 ;
  wire \b_m_reg[25]_i_3_n_3 ;
  wire \b_m_reg[25]_i_4_n_0 ;
  wire \b_m_reg_n_0_[0] ;
  wire \b_m_reg_n_0_[10] ;
  wire \b_m_reg_n_0_[11] ;
  wire \b_m_reg_n_0_[12] ;
  wire \b_m_reg_n_0_[13] ;
  wire \b_m_reg_n_0_[14] ;
  wire \b_m_reg_n_0_[15] ;
  wire \b_m_reg_n_0_[16] ;
  wire \b_m_reg_n_0_[17] ;
  wire \b_m_reg_n_0_[18] ;
  wire \b_m_reg_n_0_[19] ;
  wire \b_m_reg_n_0_[1] ;
  wire \b_m_reg_n_0_[20] ;
  wire \b_m_reg_n_0_[21] ;
  wire \b_m_reg_n_0_[22] ;
  wire \b_m_reg_n_0_[23] ;
  wire \b_m_reg_n_0_[24] ;
  wire \b_m_reg_n_0_[25] ;
  wire \b_m_reg_n_0_[26] ;
  wire \b_m_reg_n_0_[2] ;
  wire \b_m_reg_n_0_[3] ;
  wire \b_m_reg_n_0_[4] ;
  wire \b_m_reg_n_0_[5] ;
  wire \b_m_reg_n_0_[6] ;
  wire \b_m_reg_n_0_[7] ;
  wire \b_m_reg_n_0_[8] ;
  wire \b_m_reg_n_0_[9] ;
  wire \b_reg_n_0_[0] ;
  wire \b_reg_n_0_[10] ;
  wire \b_reg_n_0_[11] ;
  wire \b_reg_n_0_[12] ;
  wire \b_reg_n_0_[13] ;
  wire \b_reg_n_0_[14] ;
  wire \b_reg_n_0_[15] ;
  wire \b_reg_n_0_[16] ;
  wire \b_reg_n_0_[17] ;
  wire \b_reg_n_0_[18] ;
  wire \b_reg_n_0_[19] ;
  wire \b_reg_n_0_[1] ;
  wire \b_reg_n_0_[20] ;
  wire \b_reg_n_0_[21] ;
  wire \b_reg_n_0_[22] ;
  wire \b_reg_n_0_[2] ;
  wire \b_reg_n_0_[3] ;
  wire \b_reg_n_0_[4] ;
  wire \b_reg_n_0_[5] ;
  wire \b_reg_n_0_[6] ;
  wire \b_reg_n_0_[7] ;
  wire \b_reg_n_0_[8] ;
  wire \b_reg_n_0_[9] ;
  wire b_s;
  wire b_s_i_1__0_n_0;
  wire divider_z_ack_reg;
  wire guard;
  wire guard_i_1__0_n_0;
  wire guard_i_2__0_n_0;
  wire \opcode_2_reg[1] ;
  wire [11:0]output_z;
  wire [23:0]p_0_out;
  wire p_19_in;
  wire p_1_in;
  wire p_20_in;
  wire p_2_in;
  wire \result[31]_i_3_n_0 ;
  wire \result_reg[11] ;
  wire \result_reg[14] ;
  wire \result_reg[15] ;
  wire \result_reg[16] ;
  wire \result_reg[17] ;
  wire \result_reg[18] ;
  wire \result_reg[19] ;
  wire \result_reg[1] ;
  wire \result_reg[20] ;
  wire \result_reg[21] ;
  wire \result_reg[22] ;
  wire \result_reg[23] ;
  wire \result_reg[24] ;
  wire \result_reg[25] ;
  wire \result_reg[26] ;
  wire \result_reg[27] ;
  wire \result_reg[28] ;
  wire \result_reg[29] ;
  wire \result_reg[2] ;
  wire \result_reg[30] ;
  wire round_bit_i_1__0_n_0;
  wire round_bit_i_2__0_n_0;
  wire round_bit_reg_n_0;
  wire s_input_a_ack_i_1__0_n_0;
  wire s_input_a_ack_reg_0;
  wire s_input_a_ack_reg_1;
  wire s_input_b_ack_i_1__0_n_0;
  wire s_input_b_ack_reg_0;
  wire [19:0]\s_output_z_reg[30]_0 ;
  wire s_output_z_stb;
  wire s_output_z_stb_i_1__0_n_0;
  wire s_output_z_stb_reg_0;
  wire s_output_z_stb_reg_1;
  (* RTL_KEEP = "yes" *) wire [3:0]state;
  wire state1;
  wire state314_in;
  wire state317_in;
  wire \state[4]_i_25_n_0 ;
  wire \state_reg[2] ;
  wire \state_reg[3] ;
  wire \state_reg[4] ;
  wire \state_reg[4]_0 ;
  wire sticky_i_1__0_n_0;
  wire sticky_i_2__0_n_0;
  wire sticky_i_3_n_0;
  wire sticky_reg_n_0;
  wire [27:0]sum;
  wire [27:0]sum0;
  wire \sum[0]_i_1_n_0 ;
  wire \sum[10]_i_1_n_0 ;
  wire \sum[11]_i_10_n_0 ;
  wire \sum[11]_i_11_n_0 ;
  wire \sum[11]_i_12_n_0 ;
  wire \sum[11]_i_13_n_0 ;
  wire \sum[11]_i_14_n_0 ;
  wire \sum[11]_i_15_n_0 ;
  wire \sum[11]_i_1_n_0 ;
  wire \sum[11]_i_4_n_0 ;
  wire \sum[11]_i_5_n_0 ;
  wire \sum[11]_i_6_n_0 ;
  wire \sum[11]_i_7_n_0 ;
  wire \sum[11]_i_8_n_0 ;
  wire \sum[11]_i_9_n_0 ;
  wire \sum[12]_i_1_n_0 ;
  wire \sum[13]_i_1_n_0 ;
  wire \sum[14]_i_1_n_0 ;
  wire \sum[15]_i_10_n_0 ;
  wire \sum[15]_i_11_n_0 ;
  wire \sum[15]_i_12_n_0 ;
  wire \sum[15]_i_13_n_0 ;
  wire \sum[15]_i_14_n_0 ;
  wire \sum[15]_i_15_n_0 ;
  wire \sum[15]_i_1_n_0 ;
  wire \sum[15]_i_4_n_0 ;
  wire \sum[15]_i_5_n_0 ;
  wire \sum[15]_i_6_n_0 ;
  wire \sum[15]_i_7_n_0 ;
  wire \sum[15]_i_8_n_0 ;
  wire \sum[15]_i_9_n_0 ;
  wire \sum[16]_i_1_n_0 ;
  wire \sum[17]_i_1_n_0 ;
  wire \sum[18]_i_1_n_0 ;
  wire \sum[19]_i_10_n_0 ;
  wire \sum[19]_i_11_n_0 ;
  wire \sum[19]_i_12_n_0 ;
  wire \sum[19]_i_13_n_0 ;
  wire \sum[19]_i_14_n_0 ;
  wire \sum[19]_i_15_n_0 ;
  wire \sum[19]_i_1_n_0 ;
  wire \sum[19]_i_4_n_0 ;
  wire \sum[19]_i_5_n_0 ;
  wire \sum[19]_i_6_n_0 ;
  wire \sum[19]_i_7_n_0 ;
  wire \sum[19]_i_8_n_0 ;
  wire \sum[19]_i_9_n_0 ;
  wire \sum[1]_i_1_n_0 ;
  wire \sum[20]_i_1_n_0 ;
  wire \sum[21]_i_1_n_0 ;
  wire \sum[22]_i_1_n_0 ;
  wire \sum[23]_i_10_n_0 ;
  wire \sum[23]_i_11_n_0 ;
  wire \sum[23]_i_12_n_0 ;
  wire \sum[23]_i_13_n_0 ;
  wire \sum[23]_i_14_n_0 ;
  wire \sum[23]_i_15_n_0 ;
  wire \sum[23]_i_1_n_0 ;
  wire \sum[23]_i_4_n_0 ;
  wire \sum[23]_i_5_n_0 ;
  wire \sum[23]_i_6_n_0 ;
  wire \sum[23]_i_7_n_0 ;
  wire \sum[23]_i_8_n_0 ;
  wire \sum[23]_i_9_n_0 ;
  wire \sum[24]_i_1_n_0 ;
  wire \sum[25]_i_1_n_0 ;
  wire \sum[26]_i_1_n_0 ;
  wire \sum[27]_i_10_n_0 ;
  wire \sum[27]_i_11_n_0 ;
  wire \sum[27]_i_12_n_0 ;
  wire \sum[27]_i_13_n_0 ;
  wire \sum[27]_i_1_n_0 ;
  wire \sum[27]_i_2_n_0 ;
  wire \sum[27]_i_5_n_0 ;
  wire \sum[27]_i_6_n_0 ;
  wire \sum[27]_i_7_n_0 ;
  wire \sum[27]_i_8_n_0 ;
  wire \sum[27]_i_9_n_0 ;
  wire \sum[2]_i_1_n_0 ;
  wire \sum[3]_i_10_n_0 ;
  wire \sum[3]_i_11_n_0 ;
  wire \sum[3]_i_12_n_0 ;
  wire \sum[3]_i_13_n_0 ;
  wire \sum[3]_i_14_n_0 ;
  wire \sum[3]_i_15_n_0 ;
  wire \sum[3]_i_1_n_0 ;
  wire \sum[3]_i_4_n_0 ;
  wire \sum[3]_i_5_n_0 ;
  wire \sum[3]_i_6_n_0 ;
  wire \sum[3]_i_7_n_0 ;
  wire \sum[3]_i_8_n_0 ;
  wire \sum[3]_i_9_n_0 ;
  wire \sum[4]_i_1_n_0 ;
  wire \sum[5]_i_1_n_0 ;
  wire \sum[6]_i_1_n_0 ;
  wire \sum[7]_i_10_n_0 ;
  wire \sum[7]_i_11_n_0 ;
  wire \sum[7]_i_12_n_0 ;
  wire \sum[7]_i_13_n_0 ;
  wire \sum[7]_i_14_n_0 ;
  wire \sum[7]_i_15_n_0 ;
  wire \sum[7]_i_1_n_0 ;
  wire \sum[7]_i_4_n_0 ;
  wire \sum[7]_i_5_n_0 ;
  wire \sum[7]_i_6_n_0 ;
  wire \sum[7]_i_7_n_0 ;
  wire \sum[7]_i_8_n_0 ;
  wire \sum[7]_i_9_n_0 ;
  wire \sum[8]_i_1_n_0 ;
  wire \sum[9]_i_1_n_0 ;
  wire \sum_reg[11]_i_2_n_0 ;
  wire \sum_reg[11]_i_3_n_0 ;
  wire \sum_reg[15]_i_2_n_0 ;
  wire \sum_reg[15]_i_3_n_0 ;
  wire \sum_reg[19]_i_2_n_0 ;
  wire \sum_reg[19]_i_3_n_0 ;
  wire \sum_reg[23]_i_2_n_0 ;
  wire \sum_reg[23]_i_3_n_0 ;
  wire \sum_reg[3]_i_2_n_0 ;
  wire \sum_reg[3]_i_3_n_0 ;
  wire \sum_reg[7]_i_2_n_0 ;
  wire \sum_reg[7]_i_3_n_0 ;
  wire \sum_reg_n_0_[0] ;
  wire \sum_reg_n_0_[10] ;
  wire \sum_reg_n_0_[11] ;
  wire \sum_reg_n_0_[12] ;
  wire \sum_reg_n_0_[13] ;
  wire \sum_reg_n_0_[14] ;
  wire \sum_reg_n_0_[15] ;
  wire \sum_reg_n_0_[16] ;
  wire \sum_reg_n_0_[17] ;
  wire \sum_reg_n_0_[18] ;
  wire \sum_reg_n_0_[19] ;
  wire \sum_reg_n_0_[20] ;
  wire \sum_reg_n_0_[21] ;
  wire \sum_reg_n_0_[22] ;
  wire \sum_reg_n_0_[23] ;
  wire \sum_reg_n_0_[24] ;
  wire \sum_reg_n_0_[25] ;
  wire \sum_reg_n_0_[26] ;
  wire \sum_reg_n_0_[27] ;
  wire \sum_reg_n_0_[3] ;
  wire \sum_reg_n_0_[4] ;
  wire \sum_reg_n_0_[5] ;
  wire \sum_reg_n_0_[6] ;
  wire \sum_reg_n_0_[7] ;
  wire \sum_reg_n_0_[8] ;
  wire \sum_reg_n_0_[9] ;
  wire z2;
  wire \z[0]_i_1__0_n_0 ;
  wire \z[0]_i_2_n_0 ;
  wire \z[10]_i_1__0_n_0 ;
  wire \z[10]_i_2_n_0 ;
  wire \z[11]_i_1__0_n_0 ;
  wire \z[11]_i_2_n_0 ;
  wire \z[12]_i_1__0_n_0 ;
  wire \z[12]_i_2_n_0 ;
  wire \z[13]_i_1__0_n_0 ;
  wire \z[13]_i_2_n_0 ;
  wire \z[14]_i_1__0_n_0 ;
  wire \z[14]_i_2_n_0 ;
  wire \z[15]_i_1__0_n_0 ;
  wire \z[15]_i_2_n_0 ;
  wire \z[16]_i_1__0_n_0 ;
  wire \z[16]_i_2_n_0 ;
  wire \z[17]_i_1__0_n_0 ;
  wire \z[17]_i_2_n_0 ;
  wire \z[18]_i_1__0_n_0 ;
  wire \z[18]_i_2_n_0 ;
  wire \z[19]_i_1__0_n_0 ;
  wire \z[19]_i_2_n_0 ;
  wire \z[1]_i_1__0_n_0 ;
  wire \z[1]_i_2_n_0 ;
  wire \z[20]_i_1__0_n_0 ;
  wire \z[20]_i_2_n_0 ;
  wire \z[21]_i_1__0_n_0 ;
  wire \z[21]_i_2__0_n_0 ;
  wire \z[22]_i_1__0_n_0 ;
  wire \z[22]_i_2__0_n_0 ;
  wire \z[22]_i_3_n_0 ;
  wire \z[23]_i_2_n_0 ;
  wire \z[23]_i_3_n_0 ;
  wire \z[24]_i_2_n_0 ;
  wire \z[24]_i_3_n_0 ;
  wire \z[24]_i_4__0_n_0 ;
  wire \z[25]_i_1__0_n_0 ;
  wire \z[25]_i_2_n_0 ;
  wire \z[25]_i_3_n_0 ;
  wire \z[25]_i_4_n_0 ;
  wire \z[26]_i_1__0_n_0 ;
  wire \z[26]_i_2_n_0 ;
  wire \z[26]_i_3_n_0 ;
  wire \z[26]_i_4_n_0 ;
  wire \z[27]_i_1__0_n_0 ;
  wire \z[27]_i_2__0_n_0 ;
  wire \z[27]_i_3_n_0 ;
  wire \z[27]_i_4_n_0 ;
  wire \z[27]_i_5_n_0 ;
  wire \z[28]_i_1__0_n_0 ;
  wire \z[28]_i_3_n_0 ;
  wire \z[28]_i_4_n_0 ;
  wire \z[28]_i_5_n_0 ;
  wire \z[28]_i_6_n_0 ;
  wire \z[29]_i_10_n_0 ;
  wire \z[29]_i_11_n_0 ;
  wire \z[29]_i_12_n_0 ;
  wire \z[29]_i_1__0_n_0 ;
  wire \z[29]_i_2__0_n_0 ;
  wire \z[29]_i_3_n_0 ;
  wire \z[29]_i_4_n_0 ;
  wire \z[29]_i_5_n_0 ;
  wire \z[29]_i_6_n_0 ;
  wire \z[29]_i_7_n_0 ;
  wire \z[2]_i_1__0_n_0 ;
  wire \z[2]_i_2_n_0 ;
  wire \z[30]_i_10__1_n_0 ;
  wire \z[30]_i_1_n_0 ;
  wire \z[30]_i_2__0_n_0 ;
  wire \z[30]_i_4__0_n_0 ;
  wire \z[30]_i_5__1_n_0 ;
  wire \z[30]_i_6__1_n_0 ;
  wire \z[30]_i_7__0_n_0 ;
  wire \z[30]_i_8__0_n_0 ;
  wire \z[30]_i_9__2_n_0 ;
  wire \z[31]_i_1__0_n_0 ;
  wire \z[31]_i_2__0_n_0 ;
  wire \z[31]_i_3_n_0 ;
  wire \z[31]_i_4__0_n_0 ;
  wire \z[3]_i_1__0_n_0 ;
  wire \z[3]_i_2_n_0 ;
  wire \z[4]_i_1__0_n_0 ;
  wire \z[4]_i_2_n_0 ;
  wire \z[5]_i_1__0_n_0 ;
  wire \z[5]_i_2_n_0 ;
  wire \z[6]_i_1__0_n_0 ;
  wire \z[6]_i_2_n_0 ;
  wire \z[7]_i_1__0_n_0 ;
  wire \z[7]_i_2_n_0 ;
  wire \z[8]_i_1__0_n_0 ;
  wire \z[8]_i_2_n_0 ;
  wire \z[9]_i_1__0_n_0 ;
  wire \z[9]_i_2_n_0 ;
  wire \z_e[0]_i_1_n_0 ;
  wire \z_e[1]_i_1_n_0 ;
  wire \z_e[2]_i_1_n_0 ;
  wire \z_e[3]_i_1_n_0 ;
  wire \z_e[3]_i_3_n_0 ;
  wire \z_e[3]_i_4_n_0 ;
  wire \z_e[3]_i_5__0_n_0 ;
  wire \z_e[3]_i_6__0_n_0 ;
  wire \z_e[3]_i_7_n_0 ;
  wire \z_e[3]_i_8_n_0 ;
  wire \z_e[4]_i_1_n_0 ;
  wire \z_e[5]_i_1_n_0 ;
  wire \z_e[6]_i_1_n_0 ;
  wire \z_e[7]_i_1_n_0 ;
  wire \z_e[7]_i_3__1_n_0 ;
  wire \z_e[7]_i_4__1_n_0 ;
  wire \z_e[7]_i_5__0_n_0 ;
  wire \z_e[7]_i_6_n_0 ;
  wire \z_e[8]_i_1_n_0 ;
  wire \z_e[9]_i_10__0_n_0 ;
  wire \z_e[9]_i_11__0_n_0 ;
  wire \z_e[9]_i_12__0_n_0 ;
  wire \z_e[9]_i_2_n_0 ;
  wire \z_e[9]_i_3__0_n_0 ;
  wire \z_e[9]_i_4__0_n_0 ;
  wire \z_e[9]_i_6_n_0 ;
  wire \z_e[9]_i_7_n_0 ;
  wire \z_e[9]_i_8__1_n_0 ;
  wire \z_e[9]_i_9__0_n_0 ;
  wire \z_e_reg[3]_i_2_n_0 ;
  wire \z_e_reg[3]_i_2_n_4 ;
  wire \z_e_reg[3]_i_2_n_5 ;
  wire \z_e_reg[3]_i_2_n_6 ;
  wire \z_e_reg[3]_i_2_n_7 ;
  wire \z_e_reg[7]_i_2_n_0 ;
  wire \z_e_reg[7]_i_2_n_4 ;
  wire \z_e_reg[7]_i_2_n_5 ;
  wire \z_e_reg[7]_i_2_n_6 ;
  wire \z_e_reg[7]_i_2_n_7 ;
  wire \z_e_reg[9]_i_1_n_0 ;
  wire \z_e_reg[9]_i_5_n_6 ;
  wire \z_e_reg[9]_i_5_n_7 ;
  wire \z_e_reg_n_0_[0] ;
  wire \z_e_reg_n_0_[1] ;
  wire \z_e_reg_n_0_[2] ;
  wire \z_e_reg_n_0_[3] ;
  wire \z_e_reg_n_0_[4] ;
  wire \z_e_reg_n_0_[5] ;
  wire \z_e_reg_n_0_[6] ;
  wire \z_e_reg_n_0_[7] ;
  wire \z_e_reg_n_0_[8] ;
  wire \z_e_reg_n_0_[9] ;
  wire \z_m[0]_i_1__0_n_0 ;
  wire \z_m[0]_i_2_n_0 ;
  wire \z_m[10]_i_1__0_n_0 ;
  wire \z_m[10]_i_2_n_0 ;
  wire \z_m[11]_i_1__0_n_0 ;
  wire \z_m[11]_i_2_n_0 ;
  wire \z_m[12]_i_1__0_n_0 ;
  wire \z_m[12]_i_3_n_0 ;
  wire \z_m[13]_i_1__0_n_0 ;
  wire \z_m[13]_i_2_n_0 ;
  wire \z_m[14]_i_1__0_n_0 ;
  wire \z_m[14]_i_2_n_0 ;
  wire \z_m[15]_i_1__0_n_0 ;
  wire \z_m[15]_i_2_n_0 ;
  wire \z_m[16]_i_1__0_n_0 ;
  wire \z_m[16]_i_3_n_0 ;
  wire \z_m[17]_i_1__0_n_0 ;
  wire \z_m[17]_i_2_n_0 ;
  wire \z_m[18]_i_1__0_n_0 ;
  wire \z_m[18]_i_2_n_0 ;
  wire \z_m[19]_i_1__0_n_0 ;
  wire \z_m[19]_i_2_n_0 ;
  wire \z_m[1]_i_1__0_n_0 ;
  wire \z_m[1]_i_2_n_0 ;
  wire \z_m[20]_i_1__0_n_0 ;
  wire \z_m[20]_i_3_n_0 ;
  wire \z_m[21]_i_1__0_n_0 ;
  wire \z_m[21]_i_2_n_0 ;
  wire \z_m[22]_i_1__0_n_0 ;
  wire \z_m[22]_i_2__0_n_0 ;
  wire \z_m[23]_i_1__0_n_0 ;
  wire \z_m[23]_i_2__0_n_0 ;
  wire \z_m[23]_i_3__2_n_0 ;
  wire \z_m[23]_i_5__0_n_0 ;
  wire \z_m[23]_i_7_n_0 ;
  wire \z_m[23]_i_8_n_0 ;
  wire \z_m[2]_i_1__0_n_0 ;
  wire \z_m[2]_i_2_n_0 ;
  wire \z_m[3]_i_1__0_n_0 ;
  wire \z_m[3]_i_2_n_0 ;
  wire \z_m[4]_i_1__0_n_0 ;
  wire \z_m[4]_i_3_n_0 ;
  wire \z_m[5]_i_1__0_n_0 ;
  wire \z_m[5]_i_2_n_0 ;
  wire \z_m[6]_i_1__0_n_0 ;
  wire \z_m[6]_i_2_n_0 ;
  wire \z_m[7]_i_1__0_n_0 ;
  wire \z_m[7]_i_2_n_0 ;
  wire \z_m[8]_i_1__0_n_0 ;
  wire \z_m[8]_i_3_n_0 ;
  wire \z_m[9]_i_1__0_n_0 ;
  wire \z_m[9]_i_2_n_0 ;
  wire \z_m_reg[12]_i_2__0_n_0 ;
  wire \z_m_reg[12]_i_2__0_n_4 ;
  wire \z_m_reg[12]_i_2__0_n_5 ;
  wire \z_m_reg[12]_i_2__0_n_6 ;
  wire \z_m_reg[12]_i_2__0_n_7 ;
  wire \z_m_reg[16]_i_2__0_n_0 ;
  wire \z_m_reg[16]_i_2__0_n_4 ;
  wire \z_m_reg[16]_i_2__0_n_5 ;
  wire \z_m_reg[16]_i_2__0_n_6 ;
  wire \z_m_reg[16]_i_2__0_n_7 ;
  wire \z_m_reg[20]_i_2__0_n_0 ;
  wire \z_m_reg[20]_i_2__0_n_4 ;
  wire \z_m_reg[20]_i_2__0_n_5 ;
  wire \z_m_reg[20]_i_2__0_n_6 ;
  wire \z_m_reg[20]_i_2__0_n_7 ;
  wire \z_m_reg[23]_i_6_n_5 ;
  wire \z_m_reg[23]_i_6_n_6 ;
  wire \z_m_reg[23]_i_6_n_7 ;
  wire \z_m_reg[4]_i_2__0_n_0 ;
  wire \z_m_reg[4]_i_2__0_n_4 ;
  wire \z_m_reg[4]_i_2__0_n_5 ;
  wire \z_m_reg[4]_i_2__0_n_6 ;
  wire \z_m_reg[4]_i_2__0_n_7 ;
  wire \z_m_reg[8]_i_2__0_n_0 ;
  wire \z_m_reg[8]_i_2__0_n_4 ;
  wire \z_m_reg[8]_i_2__0_n_5 ;
  wire \z_m_reg[8]_i_2__0_n_6 ;
  wire \z_m_reg[8]_i_2__0_n_7 ;
  wire \z_m_reg_n_0_[23] ;
  wire \z_reg[23]_i_1_n_0 ;
  wire \z_reg[24]_i_1_n_0 ;
  wire \z_reg[28]_i_2_n_0 ;
  wire \z_reg[30]_i_3_n_0 ;
  wire \z_reg_n_0_[0] ;
  wire \z_reg_n_0_[10] ;
  wire \z_reg_n_0_[11] ;
  wire \z_reg_n_0_[12] ;
  wire \z_reg_n_0_[13] ;
  wire \z_reg_n_0_[14] ;
  wire \z_reg_n_0_[15] ;
  wire \z_reg_n_0_[16] ;
  wire \z_reg_n_0_[17] ;
  wire \z_reg_n_0_[18] ;
  wire \z_reg_n_0_[19] ;
  wire \z_reg_n_0_[1] ;
  wire \z_reg_n_0_[20] ;
  wire \z_reg_n_0_[21] ;
  wire \z_reg_n_0_[22] ;
  wire \z_reg_n_0_[23] ;
  wire \z_reg_n_0_[24] ;
  wire \z_reg_n_0_[25] ;
  wire \z_reg_n_0_[26] ;
  wire \z_reg_n_0_[27] ;
  wire \z_reg_n_0_[28] ;
  wire \z_reg_n_0_[29] ;
  wire \z_reg_n_0_[2] ;
  wire \z_reg_n_0_[30] ;
  wire \z_reg_n_0_[31] ;
  wire \z_reg_n_0_[3] ;
  wire \z_reg_n_0_[4] ;
  wire \z_reg_n_0_[5] ;
  wire \z_reg_n_0_[6] ;
  wire \z_reg_n_0_[7] ;
  wire \z_reg_n_0_[8] ;
  wire \z_reg_n_0_[9] ;
  wire z_s;
  wire z_s_i_10_n_0;
  wire z_s_i_11_n_0;
  wire z_s_i_12_n_0;
  wire z_s_i_13_n_0;
  wire z_s_i_14_n_0;
  wire z_s_i_15_n_0;
  wire z_s_i_16_n_0;
  wire z_s_i_18_n_0;
  wire z_s_i_19_n_0;
  wire z_s_i_1__0_n_0;
  wire z_s_i_20_n_0;
  wire z_s_i_21_n_0;
  wire z_s_i_22_n_0;
  wire z_s_i_23_n_0;
  wire z_s_i_24_n_0;
  wire z_s_i_25_n_0;
  wire z_s_i_26_n_0;
  wire z_s_i_27_n_0;
  wire z_s_i_28_n_0;
  wire z_s_i_29_n_0;
  wire z_s_i_30_n_0;
  wire z_s_i_31_n_0;
  wire z_s_i_32_n_0;
  wire z_s_i_33_n_0;
  wire z_s_i_4_n_0;
  wire z_s_i_5_n_0;
  wire z_s_i_6_n_0;
  wire z_s_i_7_n_0;
  wire z_s_i_9_n_0;
  wire z_s_reg_i_17_n_0;
  wire z_s_reg_i_2_n_2;
  wire z_s_reg_i_3_n_0;
  wire z_s_reg_i_8_n_0;
  wire [2:0]\NLW_a_e_reg[9]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_e_reg[9]_i_12_O_UNCONNECTED ;
  wire [2:0]\NLW_a_e_reg[9]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_e_reg[9]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_a_m_reg[25]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_m_reg[25]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_a_m_reg[25]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_a_m_reg[25]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_b_m_reg[25]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_b_m_reg[25]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_b_m_reg[25]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_b_m_reg[25]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[11]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[11]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[15]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[15]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[19]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[19]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[23]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_sum_reg[27]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[27]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_reg[27]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[3]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[3]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[7]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_sum_reg[7]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_e_reg[3]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_e_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_e_reg[9]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_z_e_reg[9]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[12]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[16]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[20]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_m_reg[23]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_z_m_reg[23]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[4]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[8]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[29]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_reg[29]_i_8_O_UNCONNECTED ;
  wire [2:0]NLW_z_s_reg_i_17_CO_UNCONNECTED;
  wire [3:0]NLW_z_s_reg_i_17_O_UNCONNECTED;
  wire [3:0]NLW_z_s_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_z_s_reg_i_2_O_UNCONNECTED;
  wire [2:0]NLW_z_s_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_z_s_reg_i_3_O_UNCONNECTED;
  wire [2:0]NLW_z_s_reg_i_8_CO_UNCONNECTED;
  wire [3:0]NLW_z_s_reg_i_8_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h1715151517151715)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\FSM_sequential_state[1]_i_2_n_0 ),
        .I5(\FSM_sequential_state[1]_i_3_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000B0FFF0FFF0000)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_state[1]_i_3_n_0 ),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\FSM_sequential_state[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\z[31]_i_4__0_n_0 ),
        .I1(p_20_in),
        .I2(p_19_in),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\FSM_sequential_state[1]_i_4_n_0 ),
        .I1(\a_e_reg_n_0_[9] ),
        .I2(\a_e_reg_n_0_[8] ),
        .I3(\a_e_reg_n_0_[0] ),
        .I4(\a_e_reg_n_0_[1] ),
        .I5(\FSM_sequential_state[1]_i_5_n_0 ),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\a_e_reg_n_0_[2] ),
        .I1(\a_e_reg_n_0_[3] ),
        .I2(\a_e_reg_n_0_[6] ),
        .I3(\a_e_reg_n_0_[7] ),
        .I4(\a_e_reg_n_0_[5] ),
        .I5(\a_e_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(\b_e_reg_n_0_[1] ),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[9] ),
        .I3(\b_e_reg_n_0_[8] ),
        .I4(\FSM_sequential_state[1]_i_6_n_0 ),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\b_e_reg_n_0_[3] ),
        .I2(\b_e_reg_n_0_[7] ),
        .I3(\b_e_reg_n_0_[6] ),
        .I4(\b_e_reg_n_0_[5] ),
        .I5(\b_e_reg_n_0_[4] ),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h50444444)) 
    \FSM_sequential_state[2]_i_1__0 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\FSM_sequential_state[3]_i_6__0_n_0 ),
        .I3(state[0]),
        .I4(state[1]),
        .O(\FSM_sequential_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEEFFE0)) 
    \FSM_sequential_state[3]_i_1__0 
       (.I0(state[0]),
        .I1(\FSM_sequential_state[3]_i_3__0_n_0 ),
        .I2(\FSM_sequential_state[3]_i_4__0_n_0 ),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\FSM_sequential_state[3]_i_5__0_n_0 ),
        .O(\FSM_sequential_state[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h05553000)) 
    \FSM_sequential_state[3]_i_2__0 
       (.I0(state[2]),
        .I1(\FSM_sequential_state[3]_i_6__0_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[3]),
        .O(\FSM_sequential_state[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00077777)) 
    \FSM_sequential_state[3]_i_3__0 
       (.I0(state[3]),
        .I1(\FSM_sequential_state[3]_i_7_n_0 ),
        .I2(\a_m_reg[25]_i_3_n_3 ),
        .I3(\b_m_reg[25]_i_3_n_3 ),
        .I4(state[2]),
        .O(\FSM_sequential_state[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F0F8F0F8F0F8)) 
    \FSM_sequential_state[3]_i_4__0 
       (.I0(adder_a_stb_reg),
        .I1(s_input_a_ack_reg_0),
        .I2(state[3]),
        .I3(state[0]),
        .I4(adder_b_stb_reg),
        .I5(s_input_b_ack_reg_0),
        .O(\FSM_sequential_state[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8F0F8F0C0000000)) 
    \FSM_sequential_state[3]_i_5__0 
       (.I0(state1),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\FSM_sequential_state[3]_i_8__0_n_0 ),
        .I5(state[2]),
        .O(\FSM_sequential_state[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_sequential_state[3]_i_6__0 
       (.I0(\FSM_sequential_state[1]_i_3_n_0 ),
        .I1(\z[31]_i_4__0_n_0 ),
        .I2(p_20_in),
        .I3(p_19_in),
        .I4(state[2]),
        .O(\FSM_sequential_state[3]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h1FFF0000)) 
    \FSM_sequential_state[3]_i_7 
       (.I0(\z_m[23]_i_8_n_0 ),
        .I1(\z_e_reg_n_0_[1] ),
        .I2(\z_e_reg_n_0_[7] ),
        .I3(\z_e_reg_n_0_[8] ),
        .I4(\z_e_reg_n_0_[9] ),
        .O(\FSM_sequential_state[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state[3]_i_8__0 
       (.I0(adder_z_ack_reg),
        .I1(s_output_z_stb_reg_0),
        .O(\FSM_sequential_state[3]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[3]_i_9__0 
       (.I0(state317_in),
        .I1(\a_e[9]_i_8_n_0 ),
        .O(p_20_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_state[3]_i_1__0_n_0 ),
        .D(\FSM_sequential_state[0]_i_1__0_n_0 ),
        .Q(state[0]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_state[3]_i_1__0_n_0 ),
        .D(\FSM_sequential_state[1]_i_1__0_n_0 ),
        .Q(state[1]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_state[3]_i_1__0_n_0 ),
        .D(\FSM_sequential_state[2]_i_1__0_n_0 ),
        .Q(state[2]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_state[3]_i_1__0_n_0 ),
        .D(\FSM_sequential_state[3]_i_2__0_n_0 ),
        .Q(state[3]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \a[31]_i_1__0 
       (.I0(s_input_a_ack_reg_0),
        .I1(adder_a_stb_reg),
        .I2(state[3]),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[1]),
        .O(\a[31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \a_e[0]_i_1__0 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(state[2]),
        .I2(a[23]),
        .O(\a_e[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000BE00BEBEBEBE)) 
    \a_e[1]_i_1__0 
       (.I0(\a_e[1]_i_2__0_n_0 ),
        .I1(a[23]),
        .I2(a[24]),
        .I3(\a_e[1]_i_3_n_0 ),
        .I4(state[3]),
        .I5(state[2]),
        .O(\a_e[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \a_e[1]_i_2__0 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\a_e[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \a_e[1]_i_3 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[1] ),
        .O(\a_e[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AFF6A006A006AFF)) 
    \a_e[2]_i_1__0 
       (.I0(\a_e_reg_n_0_[2] ),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(state[2]),
        .I4(\a_e[2]_i_2__0_n_0 ),
        .I5(a[25]),
        .O(\a_e[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \a_e[2]_i_2__0 
       (.I0(a[23]),
        .I1(a[24]),
        .O(\a_e[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    \a_e[3]_i_1__0 
       (.I0(\a_e_reg_n_0_[3] ),
        .I1(\a_e[4]_i_2__0_n_0 ),
        .I2(state[2]),
        .I3(\a_e[3]_i_2__0_n_0 ),
        .I4(a[26]),
        .O(\a_e[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \a_e[3]_i_2__0 
       (.I0(a[24]),
        .I1(a[23]),
        .I2(a[25]),
        .O(\a_e[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA6FFA600A600A6FF)) 
    \a_e[4]_i_1__0 
       (.I0(\a_e_reg_n_0_[4] ),
        .I1(\a_e_reg_n_0_[3] ),
        .I2(\a_e[4]_i_2__0_n_0 ),
        .I3(state[2]),
        .I4(\a_e[4]_i_3__0_n_0 ),
        .I5(a[27]),
        .O(\a_e[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \a_e[4]_i_2__0 
       (.I0(\a_e_reg_n_0_[1] ),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(\a_e_reg_n_0_[2] ),
        .O(\a_e[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \a_e[4]_i_3__0 
       (.I0(a[25]),
        .I1(a[23]),
        .I2(a[24]),
        .I3(a[26]),
        .O(\a_e[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    \a_e[5]_i_1__0 
       (.I0(\a_e_reg_n_0_[5] ),
        .I1(\a_e[5]_i_2__2_n_0 ),
        .I2(state[2]),
        .I3(\a_e[5]_i_3__0_n_0 ),
        .I4(a[28]),
        .O(\a_e[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \a_e[5]_i_2__2 
       (.I0(\a_e_reg_n_0_[3] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(\a_e_reg_n_0_[0] ),
        .I3(\a_e_reg_n_0_[2] ),
        .I4(\a_e_reg_n_0_[4] ),
        .O(\a_e[5]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \a_e[5]_i_3__0 
       (.I0(a[26]),
        .I1(a[24]),
        .I2(a[23]),
        .I3(a[25]),
        .I4(a[27]),
        .O(\a_e[5]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \a_e[6]_i_1__0 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(\a_e[9]_i_1__0_n_0 ),
        .O(\a_e[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    \a_e[6]_i_2__0 
       (.I0(\a_e_reg_n_0_[6] ),
        .I1(\a_e[6]_i_3__0_n_0 ),
        .I2(state[2]),
        .I3(\a_e[7]_i_2__0_n_0 ),
        .I4(a[29]),
        .O(\a_e[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \a_e[6]_i_3__0 
       (.I0(\a_e_reg_n_0_[4] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[0] ),
        .I3(\a_e_reg_n_0_[1] ),
        .I4(\a_e_reg_n_0_[3] ),
        .I5(\a_e_reg_n_0_[5] ),
        .O(\a_e[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBFBFFBF)) 
    \a_e[7]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(a[29]),
        .I3(\a_e[7]_i_2__0_n_0 ),
        .I4(a[30]),
        .I5(\a_e[7]_i_3__0_n_0 ),
        .O(\a_e[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \a_e[7]_i_2__0 
       (.I0(a[27]),
        .I1(a[25]),
        .I2(a[23]),
        .I3(a[24]),
        .I4(a[26]),
        .I5(a[28]),
        .O(\a_e[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h8AA88A8A)) 
    \a_e[7]_i_3__0 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(\a_e_reg_n_0_[7] ),
        .I3(\a_e[6]_i_3__0_n_0 ),
        .I4(\a_e_reg_n_0_[6] ),
        .O(\a_e[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0082AAAA)) 
    \a_e[8]_i_1__0 
       (.I0(\a_e[9]_i_6_n_0 ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e[8]_i_2_n_0 ),
        .I3(state[3]),
        .I4(state[2]),
        .O(\a_e[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \a_e[8]_i_2 
       (.I0(\a_e[6]_i_3__0_n_0 ),
        .I1(\a_e_reg_n_0_[7] ),
        .I2(\a_e_reg_n_0_[6] ),
        .O(\a_e[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \a_e[9]_i_10 
       (.I0(\b_e_reg_n_0_[6] ),
        .I1(\b_e_reg_n_0_[7] ),
        .I2(\b_e_reg_n_0_[8] ),
        .I3(\b_e_reg_n_0_[9] ),
        .I4(\z[29]_i_5_n_0 ),
        .O(\a_e[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_e[9]_i_11 
       (.I0(\b_m_reg_n_0_[5] ),
        .I1(\a_e[9]_i_20_n_0 ),
        .I2(\a_e[9]_i_21_n_0 ),
        .I3(\a_e[9]_i_22_n_0 ),
        .I4(\a_e[9]_i_23_n_0 ),
        .I5(\a_e[9]_i_24_n_0 ),
        .O(\a_e[9]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \a_e[9]_i_13 
       (.I0(\a_m_reg_n_0_[19] ),
        .I1(\a_m_reg_n_0_[18] ),
        .I2(\a_e[9]_i_29_n_0 ),
        .O(\a_e[9]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \a_e[9]_i_14 
       (.I0(\a_m_reg_n_0_[10] ),
        .I1(\a_m_reg_n_0_[9] ),
        .I2(\a_e[9]_i_30_n_0 ),
        .O(\a_e[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_e[9]_i_15 
       (.I0(\a_m_reg_n_0_[2] ),
        .I1(\a_m_reg_n_0_[3] ),
        .I2(\a_e[9]_i_31_n_0 ),
        .I3(\a_m_reg_n_0_[26] ),
        .I4(\a_m_reg_n_0_[24] ),
        .I5(\a_m_reg_n_0_[25] ),
        .O(\a_e[9]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \a_e[9]_i_17 
       (.I0(\a_e_reg_n_0_[6] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e_reg_n_0_[7] ),
        .O(\a_e[9]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \a_e[9]_i_18 
       (.I0(\a_e_reg_n_0_[3] ),
        .I1(\a_e_reg_n_0_[5] ),
        .I2(\a_e_reg_n_0_[4] ),
        .O(\a_e[9]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \a_e[9]_i_19 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[1] ),
        .O(\a_e[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202220202)) 
    \a_e[9]_i_1__0 
       (.I0(\a_m[26]_i_2_n_0 ),
        .I1(\a_m[26]_i_4_n_0 ),
        .I2(state[0]),
        .I3(\a_e[9]_i_3__0_n_0 ),
        .I4(\a_e[9]_i_4__0_n_0 ),
        .I5(p_19_in),
        .O(\a_e[9]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \a_e[9]_i_20 
       (.I0(\b_m_reg_n_0_[0] ),
        .I1(\b_m_reg_n_0_[1] ),
        .O(\a_e[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_e[9]_i_21 
       (.I0(\b_m_reg_n_0_[16] ),
        .I1(\b_m_reg_n_0_[15] ),
        .I2(\b_m_reg_n_0_[19] ),
        .I3(\b_m_reg_n_0_[20] ),
        .I4(\b_m_reg_n_0_[17] ),
        .I5(\b_m_reg_n_0_[18] ),
        .O(\a_e[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_e[9]_i_22 
       (.I0(\b_m_reg_n_0_[22] ),
        .I1(\b_m_reg_n_0_[21] ),
        .I2(\b_m_reg_n_0_[24] ),
        .I3(\b_m_reg_n_0_[26] ),
        .I4(\b_m_reg_n_0_[23] ),
        .I5(\b_m_reg_n_0_[25] ),
        .O(\a_e[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_e[9]_i_23 
       (.I0(\b_m_reg_n_0_[7] ),
        .I1(\b_m_reg_n_0_[6] ),
        .I2(\b_m_reg_n_0_[3] ),
        .I3(\b_m_reg_n_0_[9] ),
        .I4(\b_m_reg_n_0_[4] ),
        .I5(\b_m_reg_n_0_[2] ),
        .O(\a_e[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_e[9]_i_24 
       (.I0(\b_m_reg_n_0_[8] ),
        .I1(\b_m_reg_n_0_[10] ),
        .I2(\b_m_reg_n_0_[14] ),
        .I3(\b_m_reg_n_0_[12] ),
        .I4(\b_m_reg_n_0_[11] ),
        .I5(\b_m_reg_n_0_[13] ),
        .O(\a_e[9]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \a_e[9]_i_26 
       (.I0(\b_e_reg_n_0_[8] ),
        .I1(\b_e_reg_n_0_[7] ),
        .I2(\b_e_reg_n_0_[6] ),
        .O(\a_e[9]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \a_e[9]_i_27 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e_reg_n_0_[5] ),
        .I2(\b_e_reg_n_0_[4] ),
        .O(\a_e[9]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \a_e[9]_i_28 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\b_e_reg_n_0_[2] ),
        .I2(\b_e_reg_n_0_[1] ),
        .O(\a_e[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_e[9]_i_29 
       (.I0(\a_m_reg_n_0_[17] ),
        .I1(\a_m_reg_n_0_[16] ),
        .I2(\a_m_reg_n_0_[22] ),
        .I3(\a_m_reg_n_0_[23] ),
        .I4(\a_m_reg_n_0_[20] ),
        .I5(\a_m_reg_n_0_[21] ),
        .O(\a_e[9]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h0028AAAA)) 
    \a_e[9]_i_2__0 
       (.I0(\a_e[9]_i_6_n_0 ),
        .I1(\a_e[9]_i_7_n_0 ),
        .I2(\a_e_reg_n_0_[9] ),
        .I3(state[3]),
        .I4(state[2]),
        .O(\a_e[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_e[9]_i_30 
       (.I0(\a_m_reg_n_0_[11] ),
        .I1(\a_m_reg_n_0_[8] ),
        .I2(\a_m_reg_n_0_[14] ),
        .I3(\a_m_reg_n_0_[15] ),
        .I4(\a_m_reg_n_0_[12] ),
        .I5(\a_m_reg_n_0_[13] ),
        .O(\a_e[9]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \a_e[9]_i_31 
       (.I0(\a_m_reg_n_0_[6] ),
        .I1(\a_m_reg_n_0_[5] ),
        .I2(\a_m_reg_n_0_[7] ),
        .I3(\a_m_reg_n_0_[4] ),
        .O(\a_e[9]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \a_e[9]_i_3__0 
       (.I0(\a_e[9]_i_8_n_0 ),
        .I1(state317_in),
        .I2(\a_e[9]_i_10_n_0 ),
        .O(\a_e[9]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    \a_e[9]_i_4__0 
       (.I0(\a_m[26]_i_5_n_0 ),
        .I1(\a_e[9]_i_8_n_0 ),
        .I2(\b_e[9]_i_4__1_n_0 ),
        .I3(\a_e[9]_i_11_n_0 ),
        .I4(\a_e[9]_i_10_n_0 ),
        .O(\a_e[9]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a_e[9]_i_5__0 
       (.I0(state314_in),
        .I1(\a_e[9]_i_11_n_0 ),
        .O(p_19_in));
  LUT5 #(
    .INIT(32'hFFFF45FF)) 
    \a_e[9]_i_6 
       (.I0(a[30]),
        .I1(\a_e[7]_i_2__0_n_0 ),
        .I2(a[29]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\a_e[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \a_e[9]_i_7 
       (.I0(\a_e_reg_n_0_[8] ),
        .I1(\a_e_reg_n_0_[6] ),
        .I2(\a_e_reg_n_0_[7] ),
        .I3(\a_e[6]_i_3__0_n_0 ),
        .O(\a_e[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \a_e[9]_i_8 
       (.I0(\a_e[9]_i_13_n_0 ),
        .I1(\a_m_reg_n_0_[1] ),
        .I2(\a_m_reg_n_0_[0] ),
        .I3(\a_e[9]_i_14_n_0 ),
        .I4(\a_e[9]_i_15_n_0 ),
        .O(\a_e[9]_i_8_n_0 ));
  FDRE \a_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1__0_n_0 ),
        .D(\a_e[0]_i_1__0_n_0 ),
        .Q(\a_e_reg_n_0_[0] ),
        .R(\a_e[6]_i_1__0_n_0 ));
  FDRE \a_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1__0_n_0 ),
        .D(\a_e[1]_i_1__0_n_0 ),
        .Q(\a_e_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1__0_n_0 ),
        .D(\a_e[2]_i_1__0_n_0 ),
        .Q(\a_e_reg_n_0_[2] ),
        .R(\a_e[6]_i_1__0_n_0 ));
  FDRE \a_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1__0_n_0 ),
        .D(\a_e[3]_i_1__0_n_0 ),
        .Q(\a_e_reg_n_0_[3] ),
        .R(\a_e[6]_i_1__0_n_0 ));
  FDRE \a_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1__0_n_0 ),
        .D(\a_e[4]_i_1__0_n_0 ),
        .Q(\a_e_reg_n_0_[4] ),
        .R(\a_e[6]_i_1__0_n_0 ));
  FDRE \a_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1__0_n_0 ),
        .D(\a_e[5]_i_1__0_n_0 ),
        .Q(\a_e_reg_n_0_[5] ),
        .R(\a_e[6]_i_1__0_n_0 ));
  FDRE \a_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1__0_n_0 ),
        .D(\a_e[6]_i_2__0_n_0 ),
        .Q(\a_e_reg_n_0_[6] ),
        .R(\a_e[6]_i_1__0_n_0 ));
  FDRE \a_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1__0_n_0 ),
        .D(\a_e[7]_i_1__0_n_0 ),
        .Q(\a_e_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_e_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1__0_n_0 ),
        .D(\a_e[8]_i_1__0_n_0 ),
        .Q(\a_e_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_e_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1__0_n_0 ),
        .D(\a_e[9]_i_2__0_n_0 ),
        .Q(\a_e_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 \a_e_reg[9]_i_12 
       (.CI(1'b0),
        .CO({state314_in,\NLW_a_e_reg[9]_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a_e_reg[9]_i_12_O_UNCONNECTED [3:0]),
        .S({\b_e_reg_n_0_[9] ,\a_e[9]_i_26_n_0 ,\a_e[9]_i_27_n_0 ,\a_e[9]_i_28_n_0 }));
  CARRY4 \a_e_reg[9]_i_9 
       (.CI(1'b0),
        .CO({state317_in,\NLW_a_e_reg[9]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_a_e_reg[9]_i_9_O_UNCONNECTED [3:0]),
        .S({\a_e_reg_n_0_[9] ,\a_e[9]_i_17_n_0 ,\a_e[9]_i_18_n_0 ,\a_e[9]_i_19_n_0 }));
  LUT3 #(
    .INIT(8'hA8)) 
    \a_m[0]_i_1__0 
       (.I0(state[2]),
        .I1(\a_m_reg_n_0_[1] ),
        .I2(\a_m_reg_n_0_[0] ),
        .O(\a_m[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[10]_i_1__0 
       (.I0(\a_m_reg_n_0_[11] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[7] ),
        .I3(state[0]),
        .O(\a_m[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[11]_i_1__0 
       (.I0(\a_m_reg_n_0_[12] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[8] ),
        .I3(state[0]),
        .O(\a_m[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[12]_i_1__0 
       (.I0(\a_m_reg_n_0_[13] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[9] ),
        .I3(state[0]),
        .O(\a_m[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[13]_i_1__0 
       (.I0(\a_m_reg_n_0_[14] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[10] ),
        .I3(state[0]),
        .O(\a_m[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[14]_i_1__0 
       (.I0(\a_m_reg_n_0_[15] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[11] ),
        .I3(state[0]),
        .O(\a_m[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[15]_i_1__0 
       (.I0(\a_m_reg_n_0_[16] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[12] ),
        .I3(state[0]),
        .O(\a_m[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[16]_i_1__0 
       (.I0(\a_m_reg_n_0_[17] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[13] ),
        .I3(state[0]),
        .O(\a_m[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[17]_i_1__0 
       (.I0(\a_m_reg_n_0_[18] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[14] ),
        .I3(state[0]),
        .O(\a_m[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[18]_i_1__0 
       (.I0(\a_m_reg_n_0_[19] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[15] ),
        .I3(state[0]),
        .O(\a_m[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[19]_i_1__0 
       (.I0(\a_m_reg_n_0_[20] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[16] ),
        .I3(state[0]),
        .O(\a_m[19]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \a_m[1]_i_1__0 
       (.I0(state[2]),
        .I1(\a_m_reg_n_0_[2] ),
        .O(\a_m[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[20]_i_1__0 
       (.I0(\a_m_reg_n_0_[21] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[17] ),
        .I3(state[0]),
        .O(\a_m[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[21]_i_1__0 
       (.I0(\a_m_reg_n_0_[22] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[18] ),
        .I3(state[0]),
        .O(\a_m[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[22]_i_1__0 
       (.I0(\a_m_reg_n_0_[23] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[19] ),
        .I3(state[0]),
        .O(\a_m[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[23]_i_1__0 
       (.I0(\a_m_reg_n_0_[24] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[20] ),
        .I3(state[0]),
        .O(\a_m[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[24]_i_1 
       (.I0(\a_m_reg_n_0_[25] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[21] ),
        .I3(state[0]),
        .O(\a_m[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002622)) 
    \a_m[25]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\b_m_reg[25]_i_3_n_3 ),
        .I3(\a_m_reg[25]_i_3_n_3 ),
        .I4(state[3]),
        .I5(state[0]),
        .O(a_m));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a_m[25]_i_10 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[1] ),
        .O(\a_m[25]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a_m[25]_i_11 
       (.I0(\b_e_reg_n_0_[6] ),
        .I1(\a_e_reg_n_0_[6] ),
        .I2(\a_e_reg_n_0_[7] ),
        .I3(\b_e_reg_n_0_[7] ),
        .O(\a_m[25]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a_m[25]_i_12 
       (.I0(\b_e_reg_n_0_[4] ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(\a_e_reg_n_0_[5] ),
        .I3(\b_e_reg_n_0_[5] ),
        .O(\a_m[25]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a_m[25]_i_13 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[3] ),
        .I3(\b_e_reg_n_0_[3] ),
        .O(\a_m[25]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a_m[25]_i_14 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[1] ),
        .O(\a_m[25]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[25]_i_2 
       (.I0(\a_m_reg_n_0_[26] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[22] ),
        .I3(state[0]),
        .O(\a_m[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a_m[25]_i_5 
       (.I0(\b_e_reg_n_0_[8] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\b_e_reg_n_0_[9] ),
        .I3(\a_e_reg_n_0_[9] ),
        .O(\a_m[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \a_m[25]_i_6 
       (.I0(\b_e_reg_n_0_[8] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\b_e_reg_n_0_[9] ),
        .I3(\a_e_reg_n_0_[9] ),
        .O(\a_m[25]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a_m[25]_i_7 
       (.I0(\b_e_reg_n_0_[6] ),
        .I1(\a_e_reg_n_0_[6] ),
        .I2(\a_e_reg_n_0_[7] ),
        .I3(\b_e_reg_n_0_[7] ),
        .O(\a_m[25]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a_m[25]_i_8 
       (.I0(\b_e_reg_n_0_[4] ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(\a_e_reg_n_0_[5] ),
        .I3(\b_e_reg_n_0_[5] ),
        .O(\a_m[25]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \a_m[25]_i_9 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[3] ),
        .I3(\b_e_reg_n_0_[3] ),
        .O(\a_m[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF73F300004000)) 
    \a_m[26]_i_1 
       (.I0(state[2]),
        .I1(\a_m[26]_i_2_n_0 ),
        .I2(state[0]),
        .I3(\a_m[26]_i_3_n_0 ),
        .I4(\a_m[26]_i_4_n_0 ),
        .I5(\a_m_reg_n_0_[26] ),
        .O(\a_m[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0052)) 
    \a_m[26]_i_2 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .O(\a_m[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \a_m[26]_i_3 
       (.I0(p_20_in),
        .I1(p_19_in),
        .I2(\z[30]_i_2__0_n_0 ),
        .I3(\a_m[26]_i_5_n_0 ),
        .O(\a_m[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \a_m[26]_i_4 
       (.I0(state[2]),
        .I1(\b_m_reg[25]_i_3_n_3 ),
        .I2(\a_m_reg[25]_i_3_n_3 ),
        .O(\a_m[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \a_m[26]_i_5 
       (.I0(\a_e_reg_n_0_[9] ),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(\a_e_reg_n_0_[2] ),
        .I3(\a_e_reg_n_0_[1] ),
        .I4(\a_m[26]_i_6_n_0 ),
        .I5(\a_m[26]_i_7_n_0 ),
        .O(\a_m[26]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \a_m[26]_i_6 
       (.I0(\a_e_reg_n_0_[6] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e_reg_n_0_[7] ),
        .O(\a_m[26]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \a_m[26]_i_7 
       (.I0(\a_e_reg_n_0_[3] ),
        .I1(\a_e_reg_n_0_[5] ),
        .I2(\a_e_reg_n_0_[4] ),
        .O(\a_m[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \a_m[2]_i_1__0 
       (.I0(state[2]),
        .I1(\a_m_reg_n_0_[3] ),
        .O(\a_m[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[3]_i_1__0 
       (.I0(\a_m_reg_n_0_[4] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[0] ),
        .I3(state[0]),
        .O(\a_m[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[4]_i_1__0 
       (.I0(\a_m_reg_n_0_[5] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[1] ),
        .I3(state[0]),
        .O(\a_m[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[5]_i_1__0 
       (.I0(\a_m_reg_n_0_[6] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[2] ),
        .I3(state[0]),
        .O(\a_m[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[6]_i_1__0 
       (.I0(\a_m_reg_n_0_[7] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[3] ),
        .I3(state[0]),
        .O(\a_m[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[7]_i_1__0 
       (.I0(\a_m_reg_n_0_[8] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[4] ),
        .I3(state[0]),
        .O(\a_m[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[8]_i_1__0 
       (.I0(\a_m_reg_n_0_[9] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[5] ),
        .I3(state[0]),
        .O(\a_m[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \a_m[9]_i_1__0 
       (.I0(\a_m_reg_n_0_[10] ),
        .I1(state[2]),
        .I2(\a_reg_n_0_[6] ),
        .I3(state[0]),
        .O(\a_m[9]_i_1__0_n_0 ));
  FDRE \a_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[0]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[10]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[11]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[12]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[13]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[14]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[15]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[16]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[17]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[18]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[19]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[1]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[20]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[21]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[22]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[23]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_m_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[24]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_m_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[25]_i_2_n_0 ),
        .Q(\a_m_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \a_m_reg[25]_i_3 
       (.CI(\a_m_reg[25]_i_4_n_0 ),
        .CO({\NLW_a_m_reg[25]_i_3_CO_UNCONNECTED [3:1],\a_m_reg[25]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\a_m[25]_i_5_n_0 }),
        .O(\NLW_a_m_reg[25]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\a_m[25]_i_6_n_0 }));
  CARRY4 \a_m_reg[25]_i_4 
       (.CI(1'b0),
        .CO({\a_m_reg[25]_i_4_n_0 ,\NLW_a_m_reg[25]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\a_m[25]_i_7_n_0 ,\a_m[25]_i_8_n_0 ,\a_m[25]_i_9_n_0 ,\a_m[25]_i_10_n_0 }),
        .O(\NLW_a_m_reg[25]_i_4_O_UNCONNECTED [3:0]),
        .S({\a_m[25]_i_11_n_0 ,\a_m[25]_i_12_n_0 ,\a_m[25]_i_13_n_0 ,\a_m[25]_i_14_n_0 }));
  FDRE \a_m_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\a_m[26]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[2]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[3]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[4]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[5]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[6]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[7]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[8]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[9]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \a_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [0]),
        .Q(\a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [10]),
        .Q(\a_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [11]),
        .Q(\a_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [12]),
        .Q(\a_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [13]),
        .Q(\a_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [14]),
        .Q(\a_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [15]),
        .Q(\a_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [16]),
        .Q(\a_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [17]),
        .Q(\a_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [18]),
        .Q(\a_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [19]),
        .Q(\a_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [1]),
        .Q(\a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [20]),
        .Q(\a_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [21]),
        .Q(\a_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [22]),
        .Q(\a_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [23]),
        .Q(a[23]),
        .R(1'b0));
  FDRE \a_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [24]),
        .Q(a[24]),
        .R(1'b0));
  FDRE \a_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [25]),
        .Q(a[25]),
        .R(1'b0));
  FDRE \a_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [26]),
        .Q(a[26]),
        .R(1'b0));
  FDRE \a_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [27]),
        .Q(a[27]),
        .R(1'b0));
  FDRE \a_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [28]),
        .Q(a[28]),
        .R(1'b0));
  FDRE \a_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [29]),
        .Q(a[29]),
        .R(1'b0));
  FDRE \a_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [2]),
        .Q(\a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [30]),
        .Q(a[30]),
        .R(1'b0));
  FDRE \a_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [31]),
        .Q(a[31]),
        .R(1'b0));
  FDRE \a_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [3]),
        .Q(\a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [4]),
        .Q(\a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [5]),
        .Q(\a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [6]),
        .Q(\a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [7]),
        .Q(\a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [8]),
        .Q(\a_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__0_n_0 ),
        .D(\adder_a_reg[31] [9]),
        .Q(\a_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    a_s_i_1__0
       (.I0(a[31]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[3]),
        .I5(a_s_reg_n_0),
        .O(a_s_i_1__0_n_0));
  FDRE a_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(a_s_i_1__0_n_0),
        .Q(a_s_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \b[31]_i_1__1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_input_b_ack_reg_0),
        .I5(adder_b_stb_reg),
        .O(\b[31]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \b_e[0]_i_1__0 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(state[2]),
        .I2(b[23]),
        .O(\b_e[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000BE00BEBEBEBE)) 
    \b_e[1]_i_1__0 
       (.I0(\a_e[1]_i_2__0_n_0 ),
        .I1(b[23]),
        .I2(b[24]),
        .I3(\b_e[1]_i_2__0_n_0 ),
        .I4(state[3]),
        .I5(state[2]),
        .O(\b_e[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \b_e[1]_i_2__0 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\b_e_reg_n_0_[1] ),
        .O(\b_e[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AFF6A006A006AFF)) 
    \b_e[2]_i_1__0 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(state[2]),
        .I4(\b_e[2]_i_2__0_n_0 ),
        .I5(b[25]),
        .O(\b_e[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \b_e[2]_i_2__0 
       (.I0(b[23]),
        .I1(b[24]),
        .O(\b_e[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    \b_e[3]_i_1__0 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e[4]_i_2__0_n_0 ),
        .I2(state[2]),
        .I3(\b_e[3]_i_2__0_n_0 ),
        .I4(b[26]),
        .O(\b_e[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \b_e[3]_i_2__0 
       (.I0(b[24]),
        .I1(b[23]),
        .I2(b[25]),
        .O(\b_e[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA6FFA600A600A6FF)) 
    \b_e[4]_i_1__0 
       (.I0(\b_e_reg_n_0_[4] ),
        .I1(\b_e_reg_n_0_[3] ),
        .I2(\b_e[4]_i_2__0_n_0 ),
        .I3(state[2]),
        .I4(\b_e[4]_i_3__0_n_0 ),
        .I5(b[27]),
        .O(\b_e[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \b_e[4]_i_2__0 
       (.I0(\b_e_reg_n_0_[1] ),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[2] ),
        .O(\b_e[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \b_e[4]_i_3__0 
       (.I0(b[25]),
        .I1(b[23]),
        .I2(b[24]),
        .I3(b[26]),
        .O(\b_e[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    \b_e[5]_i_1__0 
       (.I0(\b_e_reg_n_0_[5] ),
        .I1(\b_e[5]_i_2__1_n_0 ),
        .I2(state[2]),
        .I3(\b_e[5]_i_3__0_n_0 ),
        .I4(b[28]),
        .O(\b_e[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \b_e[5]_i_2__1 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e_reg_n_0_[1] ),
        .I2(\b_e_reg_n_0_[0] ),
        .I3(\b_e_reg_n_0_[2] ),
        .I4(\b_e_reg_n_0_[4] ),
        .O(\b_e[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \b_e[5]_i_3__0 
       (.I0(b[26]),
        .I1(b[24]),
        .I2(b[23]),
        .I3(b[25]),
        .I4(b[27]),
        .O(\b_e[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000030022222222)) 
    \b_e[6]_i_1__0 
       (.I0(state[3]),
        .I1(\b_m[26]_i_2_n_0 ),
        .I2(\b_e[9]_i_4__1_n_0 ),
        .I3(\b_m[26]_i_4_n_0 ),
        .I4(\b_e[9]_i_3__0_n_0 ),
        .I5(state[0]),
        .O(\b_e[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    \b_e[6]_i_2__0 
       (.I0(\b_e_reg_n_0_[6] ),
        .I1(\b_e[6]_i_3__0_n_0 ),
        .I2(state[2]),
        .I3(\b_e[7]_i_2__0_n_0 ),
        .I4(b[29]),
        .O(\b_e[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \b_e[6]_i_3__0 
       (.I0(\b_e_reg_n_0_[4] ),
        .I1(\b_e_reg_n_0_[2] ),
        .I2(\b_e_reg_n_0_[0] ),
        .I3(\b_e_reg_n_0_[1] ),
        .I4(\b_e_reg_n_0_[3] ),
        .I5(\b_e_reg_n_0_[5] ),
        .O(\b_e[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBFBFFBF)) 
    \b_e[7]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(b[29]),
        .I3(\b_e[7]_i_2__0_n_0 ),
        .I4(b[30]),
        .I5(\b_e[7]_i_3__0_n_0 ),
        .O(\b_e[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \b_e[7]_i_2__0 
       (.I0(b[27]),
        .I1(b[25]),
        .I2(b[23]),
        .I3(b[24]),
        .I4(b[26]),
        .I5(b[28]),
        .O(\b_e[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A8AA88A)) 
    \b_e[7]_i_3__0 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(\b_e_reg_n_0_[7] ),
        .I3(\b_e_reg_n_0_[6] ),
        .I4(\b_e[6]_i_3__0_n_0 ),
        .O(\b_e[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0028AAAA)) 
    \b_e[8]_i_1__0 
       (.I0(\b_e[9]_i_5__0_n_0 ),
        .I1(\b_e[9]_i_6__0_n_0 ),
        .I2(\b_e_reg_n_0_[8] ),
        .I3(state[3]),
        .I4(state[2]),
        .O(\b_e[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00005575)) 
    \b_e[9]_i_1__0 
       (.I0(state[0]),
        .I1(\b_e[9]_i_3__0_n_0 ),
        .I2(\b_m[26]_i_4_n_0 ),
        .I3(\b_e[9]_i_4__1_n_0 ),
        .I4(\b_m[26]_i_2_n_0 ),
        .O(\b_e[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00002A80AAAAAAAA)) 
    \b_e[9]_i_2__0 
       (.I0(\b_e[9]_i_5__0_n_0 ),
        .I1(\b_e_reg_n_0_[8] ),
        .I2(\b_e[9]_i_6__0_n_0 ),
        .I3(\b_e_reg_n_0_[9] ),
        .I4(state[3]),
        .I5(state[2]),
        .O(\b_e[9]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \b_e[9]_i_3__0 
       (.I0(p_20_in),
        .I1(p_19_in),
        .O(\b_e[9]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \b_e[9]_i_4__1 
       (.I0(\b_e[9]_i_7_n_0 ),
        .I1(\b_e[9]_i_8_n_0 ),
        .I2(\a_e_reg_n_0_[3] ),
        .I3(\a_e_reg_n_0_[5] ),
        .I4(\a_e_reg_n_0_[4] ),
        .O(\b_e[9]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF45FF)) 
    \b_e[9]_i_5__0 
       (.I0(b[30]),
        .I1(\b_e[7]_i_2__0_n_0 ),
        .I2(b[29]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\b_e[9]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \b_e[9]_i_6__0 
       (.I0(\b_e_reg_n_0_[7] ),
        .I1(\b_e_reg_n_0_[6] ),
        .I2(\b_e[6]_i_3__0_n_0 ),
        .O(\b_e[9]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \b_e[9]_i_7 
       (.I0(\a_e_reg_n_0_[5] ),
        .I1(\a_e_reg_n_0_[9] ),
        .I2(\a_e_reg_n_0_[8] ),
        .I3(\a_e_reg_n_0_[7] ),
        .I4(\a_e_reg_n_0_[6] ),
        .O(\b_e[9]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \b_e[9]_i_8 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[1] ),
        .O(\b_e[9]_i_8_n_0 ));
  FDRE \b_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__0_n_0 ),
        .D(\b_e[0]_i_1__0_n_0 ),
        .Q(\b_e_reg_n_0_[0] ),
        .R(\b_e[6]_i_1__0_n_0 ));
  FDRE \b_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__0_n_0 ),
        .D(\b_e[1]_i_1__0_n_0 ),
        .Q(\b_e_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__0_n_0 ),
        .D(\b_e[2]_i_1__0_n_0 ),
        .Q(\b_e_reg_n_0_[2] ),
        .R(\b_e[6]_i_1__0_n_0 ));
  FDRE \b_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__0_n_0 ),
        .D(\b_e[3]_i_1__0_n_0 ),
        .Q(\b_e_reg_n_0_[3] ),
        .R(\b_e[6]_i_1__0_n_0 ));
  FDRE \b_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__0_n_0 ),
        .D(\b_e[4]_i_1__0_n_0 ),
        .Q(\b_e_reg_n_0_[4] ),
        .R(\b_e[6]_i_1__0_n_0 ));
  FDRE \b_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__0_n_0 ),
        .D(\b_e[5]_i_1__0_n_0 ),
        .Q(\b_e_reg_n_0_[5] ),
        .R(\b_e[6]_i_1__0_n_0 ));
  FDRE \b_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__0_n_0 ),
        .D(\b_e[6]_i_2__0_n_0 ),
        .Q(\b_e_reg_n_0_[6] ),
        .R(\b_e[6]_i_1__0_n_0 ));
  FDRE \b_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__0_n_0 ),
        .D(\b_e[7]_i_1__0_n_0 ),
        .Q(\b_e_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_e_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__0_n_0 ),
        .D(\b_e[8]_i_1__0_n_0 ),
        .Q(\b_e_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_e_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__0_n_0 ),
        .D(\b_e[9]_i_2__0_n_0 ),
        .Q(\b_e_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \b_m[0]_i_1__0 
       (.I0(state[2]),
        .I1(\b_m_reg_n_0_[1] ),
        .I2(\b_m_reg_n_0_[0] ),
        .O(\b_m[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[10]_i_1__0 
       (.I0(\b_m_reg_n_0_[11] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[7] ),
        .I3(state[0]),
        .O(\b_m[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[11]_i_1__0 
       (.I0(\b_m_reg_n_0_[12] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[8] ),
        .I3(state[0]),
        .O(\b_m[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[12]_i_1__0 
       (.I0(\b_m_reg_n_0_[13] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[9] ),
        .I3(state[0]),
        .O(\b_m[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[13]_i_1__0 
       (.I0(\b_m_reg_n_0_[14] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[10] ),
        .I3(state[0]),
        .O(\b_m[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[14]_i_1__0 
       (.I0(\b_m_reg_n_0_[15] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[11] ),
        .I3(state[0]),
        .O(\b_m[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[15]_i_1__0 
       (.I0(\b_m_reg_n_0_[16] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[12] ),
        .I3(state[0]),
        .O(\b_m[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[16]_i_1__0 
       (.I0(\b_m_reg_n_0_[17] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[13] ),
        .I3(state[0]),
        .O(\b_m[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[17]_i_1__0 
       (.I0(\b_m_reg_n_0_[18] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[14] ),
        .I3(state[0]),
        .O(\b_m[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[18]_i_1__0 
       (.I0(\b_m_reg_n_0_[19] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[15] ),
        .I3(state[0]),
        .O(\b_m[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[19]_i_1__0 
       (.I0(\b_m_reg_n_0_[20] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[16] ),
        .I3(state[0]),
        .O(\b_m[19]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_m[1]_i_1__0 
       (.I0(state[2]),
        .I1(\b_m_reg_n_0_[2] ),
        .O(\b_m[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[20]_i_1__0 
       (.I0(\b_m_reg_n_0_[21] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[17] ),
        .I3(state[0]),
        .O(\b_m[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[21]_i_1__0 
       (.I0(\b_m_reg_n_0_[22] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[18] ),
        .I3(state[0]),
        .O(\b_m[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[22]_i_1__0 
       (.I0(\b_m_reg_n_0_[23] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[19] ),
        .I3(state[0]),
        .O(\b_m[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[23]_i_1__0 
       (.I0(\b_m_reg_n_0_[24] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[20] ),
        .I3(state[0]),
        .O(\b_m[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[24]_i_1 
       (.I0(\b_m_reg_n_0_[25] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[21] ),
        .I3(state[0]),
        .O(\b_m[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000062)) 
    \b_m[25]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\b_m_reg[25]_i_3_n_3 ),
        .I3(state[3]),
        .I4(state[0]),
        .O(b_m));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b_m[25]_i_10 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(\a_e_reg_n_0_[1] ),
        .O(\b_m[25]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b_m[25]_i_11 
       (.I0(\b_e_reg_n_0_[6] ),
        .I1(\a_e_reg_n_0_[6] ),
        .I2(\a_e_reg_n_0_[7] ),
        .I3(\b_e_reg_n_0_[7] ),
        .O(\b_m[25]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b_m[25]_i_12 
       (.I0(\b_e_reg_n_0_[4] ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(\a_e_reg_n_0_[5] ),
        .I3(\b_e_reg_n_0_[5] ),
        .O(\b_m[25]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b_m[25]_i_13 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[3] ),
        .I3(\b_e_reg_n_0_[3] ),
        .O(\b_m[25]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b_m[25]_i_14 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[1] ),
        .O(\b_m[25]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[25]_i_2 
       (.I0(\b_m_reg_n_0_[26] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[22] ),
        .I3(state[0]),
        .O(\b_m[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b_m[25]_i_5 
       (.I0(\a_e_reg_n_0_[8] ),
        .I1(\b_e_reg_n_0_[8] ),
        .I2(\a_e_reg_n_0_[9] ),
        .I3(\b_e_reg_n_0_[9] ),
        .O(\b_m[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \b_m[25]_i_6 
       (.I0(\b_e_reg_n_0_[8] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\b_e_reg_n_0_[9] ),
        .I3(\a_e_reg_n_0_[9] ),
        .O(\b_m[25]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b_m[25]_i_7 
       (.I0(\a_e_reg_n_0_[6] ),
        .I1(\b_e_reg_n_0_[6] ),
        .I2(\b_e_reg_n_0_[7] ),
        .I3(\a_e_reg_n_0_[7] ),
        .O(\b_m[25]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b_m[25]_i_8 
       (.I0(\a_e_reg_n_0_[4] ),
        .I1(\b_e_reg_n_0_[4] ),
        .I2(\b_e_reg_n_0_[5] ),
        .I3(\a_e_reg_n_0_[5] ),
        .O(\b_m[25]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \b_m[25]_i_9 
       (.I0(\a_e_reg_n_0_[2] ),
        .I1(\b_e_reg_n_0_[2] ),
        .I2(\b_e_reg_n_0_[3] ),
        .I3(\a_e_reg_n_0_[3] ),
        .O(\b_m[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFCCCC00100000)) 
    \b_m[26]_i_1 
       (.I0(state[2]),
        .I1(\b_m[26]_i_2_n_0 ),
        .I2(\b_m[26]_i_3_n_0 ),
        .I3(\b_m[26]_i_4_n_0 ),
        .I4(state[0]),
        .I5(\b_m_reg_n_0_[26] ),
        .O(\b_m[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFDCFCF)) 
    \b_m[26]_i_2 
       (.I0(\b_m_reg[25]_i_3_n_3 ),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .O(\b_m[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \b_m[26]_i_3 
       (.I0(\z[30]_i_2__0_n_0 ),
        .I1(p_19_in),
        .I2(p_20_in),
        .O(\b_m[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \b_m[26]_i_4 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\b_e_reg_n_0_[2] ),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[9] ),
        .I4(\b_m[26]_i_5_n_0 ),
        .I5(\b_m[26]_i_6_n_0 ),
        .O(\b_m[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \b_m[26]_i_5 
       (.I0(\b_e_reg_n_0_[8] ),
        .I1(\b_e_reg_n_0_[7] ),
        .I2(\b_e_reg_n_0_[6] ),
        .O(\b_m[26]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \b_m[26]_i_6 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e_reg_n_0_[5] ),
        .I2(\b_e_reg_n_0_[4] ),
        .O(\b_m[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_m[2]_i_1__0 
       (.I0(state[2]),
        .I1(\b_m_reg_n_0_[3] ),
        .O(\b_m[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[3]_i_1__0 
       (.I0(\b_m_reg_n_0_[4] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[0] ),
        .I3(state[0]),
        .O(\b_m[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[4]_i_1__0 
       (.I0(\b_m_reg_n_0_[5] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[1] ),
        .I3(state[0]),
        .O(\b_m[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[5]_i_1__0 
       (.I0(\b_m_reg_n_0_[6] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[2] ),
        .I3(state[0]),
        .O(\b_m[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[6]_i_1__0 
       (.I0(\b_m_reg_n_0_[7] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[3] ),
        .I3(state[0]),
        .O(\b_m[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[7]_i_1__0 
       (.I0(\b_m_reg_n_0_[8] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[4] ),
        .I3(state[0]),
        .O(\b_m[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[8]_i_1__0 
       (.I0(\b_m_reg_n_0_[9] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[5] ),
        .I3(state[0]),
        .O(\b_m[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \b_m[9]_i_1__0 
       (.I0(\b_m_reg_n_0_[10] ),
        .I1(state[2]),
        .I2(\b_reg_n_0_[6] ),
        .I3(state[0]),
        .O(\b_m[9]_i_1__0_n_0 ));
  FDRE \b_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[0]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[10]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[11]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[12]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[13]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[14]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[15]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[16]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[17]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[18]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[19]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[1]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[20]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[21]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[22]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[23]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_m_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[24]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_m_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[25]_i_2_n_0 ),
        .Q(\b_m_reg_n_0_[25] ),
        .R(1'b0));
  CARRY4 \b_m_reg[25]_i_3 
       (.CI(\b_m_reg[25]_i_4_n_0 ),
        .CO({\NLW_b_m_reg[25]_i_3_CO_UNCONNECTED [3:1],\b_m_reg[25]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\b_m[25]_i_5_n_0 }),
        .O(\NLW_b_m_reg[25]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\b_m[25]_i_6_n_0 }));
  CARRY4 \b_m_reg[25]_i_4 
       (.CI(1'b0),
        .CO({\b_m_reg[25]_i_4_n_0 ,\NLW_b_m_reg[25]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\b_m[25]_i_7_n_0 ,\b_m[25]_i_8_n_0 ,\b_m[25]_i_9_n_0 ,\b_m[25]_i_10_n_0 }),
        .O(\NLW_b_m_reg[25]_i_4_O_UNCONNECTED [3:0]),
        .S({\b_m[25]_i_11_n_0 ,\b_m[25]_i_12_n_0 ,\b_m[25]_i_13_n_0 ,\b_m[25]_i_14_n_0 }));
  FDRE \b_m_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\b_m[26]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[2]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[3]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[4]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[5]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[6]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[7]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[8]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[9]_i_1__0_n_0 ),
        .Q(\b_m_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [0]),
        .Q(\b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [10]),
        .Q(\b_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [11]),
        .Q(\b_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [12]),
        .Q(\b_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [13]),
        .Q(\b_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [14]),
        .Q(\b_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [15]),
        .Q(\b_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [16]),
        .Q(\b_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [17]),
        .Q(\b_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [18]),
        .Q(\b_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [19]),
        .Q(\b_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [1]),
        .Q(\b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [20]),
        .Q(\b_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [21]),
        .Q(\b_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [22]),
        .Q(\b_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [23]),
        .Q(b[23]),
        .R(1'b0));
  FDRE \b_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [24]),
        .Q(b[24]),
        .R(1'b0));
  FDRE \b_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [25]),
        .Q(b[25]),
        .R(1'b0));
  FDRE \b_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [26]),
        .Q(b[26]),
        .R(1'b0));
  FDRE \b_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [27]),
        .Q(b[27]),
        .R(1'b0));
  FDRE \b_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [28]),
        .Q(b[28]),
        .R(1'b0));
  FDRE \b_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [29]),
        .Q(b[29]),
        .R(1'b0));
  FDRE \b_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [2]),
        .Q(\b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [30]),
        .Q(b[30]),
        .R(1'b0));
  FDRE \b_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [31]),
        .Q(b[31]),
        .R(1'b0));
  FDRE \b_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [3]),
        .Q(\b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [4]),
        .Q(\b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [5]),
        .Q(\b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [6]),
        .Q(\b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [7]),
        .Q(\b_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [8]),
        .Q(\b_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__1_n_0 ),
        .D(\adder_b_reg[31] [9]),
        .Q(\b_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    b_s_i_1__0
       (.I0(b[31]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[3]),
        .I5(b_s),
        .O(b_s_i_1__0_n_0));
  FDRE b_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(b_s_i_1__0_n_0),
        .Q(b_s),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0075FFFF00750000)) 
    guard_i_1__0
       (.I0(state[3]),
        .I1(state[2]),
        .I2(p_0_out[1]),
        .I3(guard_i_2__0_n_0),
        .I4(guard),
        .I5(p_0_out[0]),
        .O(guard_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    guard_i_2__0
       (.I0(state[1]),
        .I1(p_2_in),
        .I2(\sum_reg_n_0_[27] ),
        .I3(\sum_reg_n_0_[3] ),
        .I4(state[0]),
        .I5(round_bit_reg_n_0),
        .O(guard_i_2__0_n_0));
  FDRE guard_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(guard_i_1__0_n_0),
        .Q(p_0_out[0]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_2 
       (.I0(adder_z[11]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [2]),
        .O(\result_reg[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[14]_i_2 
       (.I0(adder_z[14]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [3]),
        .O(\result_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[15]_i_2 
       (.I0(adder_z[15]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [4]),
        .O(\result_reg[15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[16]_i_2 
       (.I0(adder_z[16]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [5]),
        .O(\result_reg[16] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[17]_i_2 
       (.I0(adder_z[17]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [6]),
        .O(\result_reg[17] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[18]_i_2 
       (.I0(adder_z[18]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [7]),
        .O(\result_reg[18] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_2 
       (.I0(adder_z[19]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [8]),
        .O(\result_reg[19] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[1]_i_2 
       (.I0(adder_z[1]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [0]),
        .O(\result_reg[1] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[20]_i_2 
       (.I0(adder_z[20]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [9]),
        .O(\result_reg[20] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[21]_i_2 
       (.I0(adder_z[21]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [10]),
        .O(\result_reg[21] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[22]_i_2 
       (.I0(adder_z[22]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [11]),
        .O(\result_reg[22] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[23]_i_2 
       (.I0(adder_z[23]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [12]),
        .O(\result_reg[23] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[24]_i_2 
       (.I0(adder_z[24]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [13]),
        .O(\result_reg[24] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[25]_i_2 
       (.I0(adder_z[25]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [14]),
        .O(\result_reg[25] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[26]_i_2 
       (.I0(adder_z[26]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [15]),
        .O(\result_reg[26] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[27]_i_2 
       (.I0(adder_z[27]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [16]),
        .O(\result_reg[27] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[28]_i_2 
       (.I0(adder_z[28]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [17]),
        .O(\result_reg[28] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[29]_i_2 
       (.I0(adder_z[29]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [18]),
        .O(\result_reg[29] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[2]_i_2 
       (.I0(adder_z[2]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [1]),
        .O(\result_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[30]_i_2 
       (.I0(adder_z[30]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[30]_0 [19]),
        .O(\result_reg[30] ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \result[31]_i_1 
       (.I0(\result[31]_i_3_n_0 ),
        .I1(\opcode_2_reg[1] ),
        .I2(\state_reg[2] ),
        .I3(\state_reg[3] ),
        .I4(s_output_z_stb_reg_1),
        .I5(divider_z_ack_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFCFEFFFFFFF)) 
    \result[31]_i_3 
       (.I0(\FSM_sequential_state[3]_i_8__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\result[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    round_bit_i_1__0
       (.I0(state[0]),
        .I1(round_bit_i_2__0_n_0),
        .I2(guard),
        .I3(round_bit_reg_n_0),
        .O(round_bit_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    round_bit_i_2__0
       (.I0(p_0_out[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(p_2_in),
        .I4(\sum_reg_n_0_[27] ),
        .I5(p_1_in),
        .O(round_bit_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h3303000000000808)) 
    round_bit_i_3
       (.I0(\FSM_sequential_state[3]_i_7_n_0 ),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state1),
        .I4(state[1]),
        .I5(state[2]),
        .O(guard));
  FDRE round_bit_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(round_bit_i_1__0_n_0),
        .Q(round_bit_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000003)) 
    s_input_a_ack_i_1__0
       (.I0(adder_a_stb_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(s_input_a_ack_reg_0),
        .O(s_input_a_ack_i_1__0_n_0));
  FDRE s_input_a_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_a_ack_i_1__0_n_0),
        .Q(s_input_a_ack_reg_0),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000030)) 
    s_input_b_ack_i_1__0
       (.I0(adder_b_stb_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(s_input_b_ack_reg_0),
        .O(s_input_b_ack_i_1__0_n_0));
  FDRE s_input_b_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_b_ack_i_1__0_n_0),
        .Q(s_input_b_ack_reg_0),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h0080)) 
    \s_output_z[31]_i_1__0 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .O(s_output_z_stb));
  FDRE \s_output_z_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[0] ),
        .Q(output_z[0]),
        .R(1'b0));
  FDRE \s_output_z_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[10] ),
        .Q(output_z[8]),
        .R(1'b0));
  FDRE \s_output_z_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[11] ),
        .Q(adder_z[11]),
        .R(1'b0));
  FDRE \s_output_z_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[12] ),
        .Q(output_z[9]),
        .R(1'b0));
  FDRE \s_output_z_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[13] ),
        .Q(output_z[10]),
        .R(1'b0));
  FDRE \s_output_z_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[14] ),
        .Q(adder_z[14]),
        .R(1'b0));
  FDRE \s_output_z_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[15] ),
        .Q(adder_z[15]),
        .R(1'b0));
  FDRE \s_output_z_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[16] ),
        .Q(adder_z[16]),
        .R(1'b0));
  FDRE \s_output_z_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[17] ),
        .Q(adder_z[17]),
        .R(1'b0));
  FDRE \s_output_z_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[18] ),
        .Q(adder_z[18]),
        .R(1'b0));
  FDRE \s_output_z_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[19] ),
        .Q(adder_z[19]),
        .R(1'b0));
  FDRE \s_output_z_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[1] ),
        .Q(adder_z[1]),
        .R(1'b0));
  FDRE \s_output_z_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[20] ),
        .Q(adder_z[20]),
        .R(1'b0));
  FDRE \s_output_z_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[21] ),
        .Q(adder_z[21]),
        .R(1'b0));
  FDRE \s_output_z_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[22] ),
        .Q(adder_z[22]),
        .R(1'b0));
  FDRE \s_output_z_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[23] ),
        .Q(adder_z[23]),
        .R(1'b0));
  FDRE \s_output_z_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[24] ),
        .Q(adder_z[24]),
        .R(1'b0));
  FDRE \s_output_z_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[25] ),
        .Q(adder_z[25]),
        .R(1'b0));
  FDRE \s_output_z_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[26] ),
        .Q(adder_z[26]),
        .R(1'b0));
  FDRE \s_output_z_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[27] ),
        .Q(adder_z[27]),
        .R(1'b0));
  FDRE \s_output_z_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[28] ),
        .Q(adder_z[28]),
        .R(1'b0));
  FDRE \s_output_z_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[29] ),
        .Q(adder_z[29]),
        .R(1'b0));
  FDRE \s_output_z_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[2] ),
        .Q(adder_z[2]),
        .R(1'b0));
  FDRE \s_output_z_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[30] ),
        .Q(adder_z[30]),
        .R(1'b0));
  FDRE \s_output_z_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[31] ),
        .Q(output_z[11]),
        .R(1'b0));
  FDRE \s_output_z_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[3] ),
        .Q(output_z[1]),
        .R(1'b0));
  FDRE \s_output_z_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[4] ),
        .Q(output_z[2]),
        .R(1'b0));
  FDRE \s_output_z_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[5] ),
        .Q(output_z[3]),
        .R(1'b0));
  FDRE \s_output_z_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[6] ),
        .Q(output_z[4]),
        .R(1'b0));
  FDRE \s_output_z_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[7] ),
        .Q(output_z[5]),
        .R(1'b0));
  FDRE \s_output_z_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[8] ),
        .Q(output_z[6]),
        .R(1'b0));
  FDRE \s_output_z_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[9] ),
        .Q(output_z[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFF0000C000)) 
    s_output_z_stb_i_1__0
       (.I0(adder_z_ack_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(s_output_z_stb_reg_0),
        .O(s_output_z_stb_i_1__0_n_0));
  FDRE s_output_z_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_output_z_stb_i_1__0_n_0),
        .Q(s_output_z_stb_reg_0),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \state[4]_i_24 
       (.I0(s_input_a_ack_reg_0),
        .I1(adder_a_stb_reg),
        .I2(Q[0]),
        .I3(divider_z_ack_reg),
        .I4(s_output_z_stb_reg_1),
        .O(\state_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h707F7F7F)) 
    \state[4]_i_25 
       (.I0(adder_z_ack_reg),
        .I1(s_output_z_stb_reg_0),
        .I2(Q[0]),
        .I3(s_input_b_ack_reg_0),
        .I4(adder_b_stb_reg),
        .O(\state[4]_i_25_n_0 ));
  MUXF7 \state_reg[4]_i_22 
       (.I0(\state[4]_i_25_n_0 ),
        .I1(s_input_a_ack_reg_1),
        .O(\state_reg[4] ),
        .S(Q[1]));
  LUT6 #(
    .INIT(64'hBBFFFFFFBA000000)) 
    sticky_i_1__0
       (.I0(sticky_i_2__0_n_0),
        .I1(state[2]),
        .I2(round_bit_reg_n_0),
        .I3(sticky_i_3_n_0),
        .I4(\z_m[23]_i_3__2_n_0 ),
        .I5(sticky_reg_n_0),
        .O(sticky_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    sticky_i_2__0
       (.I0(\sum_reg_n_0_[27] ),
        .I1(p_1_in),
        .I2(\sum_reg_n_0_[0] ),
        .I3(state[3]),
        .O(sticky_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    sticky_i_3
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .O(sticky_i_3_n_0));
  FDRE sticky_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(sticky_i_1__0_n_0),
        .Q(sticky_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[0]_i_1 
       (.I0(sum[0]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[0]),
        .O(\sum[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[10]_i_1 
       (.I0(sum[10]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[10]),
        .O(\sum[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[11]_i_1 
       (.I0(sum[11]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[11]),
        .O(\sum[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[11]_i_10 
       (.I0(\b_m_reg_n_0_[9] ),
        .I1(\a_m_reg_n_0_[9] ),
        .O(\sum[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[11]_i_11 
       (.I0(\b_m_reg_n_0_[8] ),
        .I1(\a_m_reg_n_0_[8] ),
        .O(\sum[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[11]_i_12 
       (.I0(\a_m_reg_n_0_[11] ),
        .I1(\b_m_reg_n_0_[11] ),
        .O(\sum[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[11]_i_13 
       (.I0(\a_m_reg_n_0_[10] ),
        .I1(\b_m_reg_n_0_[10] ),
        .O(\sum[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[11]_i_14 
       (.I0(\a_m_reg_n_0_[9] ),
        .I1(\b_m_reg_n_0_[9] ),
        .O(\sum[11]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[11]_i_15 
       (.I0(\a_m_reg_n_0_[8] ),
        .I1(\b_m_reg_n_0_[8] ),
        .O(\sum[11]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[11]_i_4 
       (.I0(\b_m_reg_n_0_[11] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[11] ),
        .O(\sum[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[11]_i_5 
       (.I0(\b_m_reg_n_0_[10] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[10] ),
        .O(\sum[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[11]_i_6 
       (.I0(\b_m_reg_n_0_[9] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[9] ),
        .O(\sum[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[11]_i_7 
       (.I0(\b_m_reg_n_0_[8] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[8] ),
        .O(\sum[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[11]_i_8 
       (.I0(\b_m_reg_n_0_[11] ),
        .I1(\a_m_reg_n_0_[11] ),
        .O(\sum[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[11]_i_9 
       (.I0(\b_m_reg_n_0_[10] ),
        .I1(\a_m_reg_n_0_[10] ),
        .O(\sum[11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[12]_i_1 
       (.I0(sum[12]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[12]),
        .O(\sum[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[13]_i_1 
       (.I0(sum[13]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[13]),
        .O(\sum[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[14]_i_1 
       (.I0(sum[14]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[14]),
        .O(\sum[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[15]_i_1 
       (.I0(sum[15]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[15]),
        .O(\sum[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[15]_i_10 
       (.I0(\b_m_reg_n_0_[13] ),
        .I1(\a_m_reg_n_0_[13] ),
        .O(\sum[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[15]_i_11 
       (.I0(\b_m_reg_n_0_[12] ),
        .I1(\a_m_reg_n_0_[12] ),
        .O(\sum[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[15]_i_12 
       (.I0(\a_m_reg_n_0_[15] ),
        .I1(\b_m_reg_n_0_[15] ),
        .O(\sum[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[15]_i_13 
       (.I0(\a_m_reg_n_0_[14] ),
        .I1(\b_m_reg_n_0_[14] ),
        .O(\sum[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[15]_i_14 
       (.I0(\a_m_reg_n_0_[13] ),
        .I1(\b_m_reg_n_0_[13] ),
        .O(\sum[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[15]_i_15 
       (.I0(\a_m_reg_n_0_[12] ),
        .I1(\b_m_reg_n_0_[12] ),
        .O(\sum[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[15]_i_4 
       (.I0(\b_m_reg_n_0_[15] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[15] ),
        .O(\sum[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[15]_i_5 
       (.I0(\b_m_reg_n_0_[14] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[14] ),
        .O(\sum[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[15]_i_6 
       (.I0(\b_m_reg_n_0_[13] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[13] ),
        .O(\sum[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[15]_i_7 
       (.I0(\b_m_reg_n_0_[12] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[12] ),
        .O(\sum[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[15]_i_8 
       (.I0(\b_m_reg_n_0_[15] ),
        .I1(\a_m_reg_n_0_[15] ),
        .O(\sum[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[15]_i_9 
       (.I0(\b_m_reg_n_0_[14] ),
        .I1(\a_m_reg_n_0_[14] ),
        .O(\sum[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[16]_i_1 
       (.I0(sum[16]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[16]),
        .O(\sum[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[17]_i_1 
       (.I0(sum[17]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[17]),
        .O(\sum[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[18]_i_1 
       (.I0(sum[18]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[18]),
        .O(\sum[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[19]_i_1 
       (.I0(sum[19]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[19]),
        .O(\sum[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[19]_i_10 
       (.I0(\b_m_reg_n_0_[17] ),
        .I1(\a_m_reg_n_0_[17] ),
        .O(\sum[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[19]_i_11 
       (.I0(\b_m_reg_n_0_[16] ),
        .I1(\a_m_reg_n_0_[16] ),
        .O(\sum[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[19]_i_12 
       (.I0(\a_m_reg_n_0_[19] ),
        .I1(\b_m_reg_n_0_[19] ),
        .O(\sum[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[19]_i_13 
       (.I0(\a_m_reg_n_0_[18] ),
        .I1(\b_m_reg_n_0_[18] ),
        .O(\sum[19]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[19]_i_14 
       (.I0(\a_m_reg_n_0_[17] ),
        .I1(\b_m_reg_n_0_[17] ),
        .O(\sum[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[19]_i_15 
       (.I0(\a_m_reg_n_0_[16] ),
        .I1(\b_m_reg_n_0_[16] ),
        .O(\sum[19]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[19]_i_4 
       (.I0(\b_m_reg_n_0_[19] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[19] ),
        .O(\sum[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[19]_i_5 
       (.I0(\b_m_reg_n_0_[18] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[18] ),
        .O(\sum[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[19]_i_6 
       (.I0(\b_m_reg_n_0_[17] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[17] ),
        .O(\sum[19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[19]_i_7 
       (.I0(\b_m_reg_n_0_[16] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[16] ),
        .O(\sum[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[19]_i_8 
       (.I0(\b_m_reg_n_0_[19] ),
        .I1(\a_m_reg_n_0_[19] ),
        .O(\sum[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[19]_i_9 
       (.I0(\b_m_reg_n_0_[18] ),
        .I1(\a_m_reg_n_0_[18] ),
        .O(\sum[19]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[1]_i_1 
       (.I0(sum[1]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[1]),
        .O(\sum[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[20]_i_1 
       (.I0(sum[20]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[20]),
        .O(\sum[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[21]_i_1 
       (.I0(sum[21]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[21]),
        .O(\sum[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[22]_i_1 
       (.I0(sum[22]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[22]),
        .O(\sum[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[23]_i_1 
       (.I0(sum[23]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[23]),
        .O(\sum[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[23]_i_10 
       (.I0(\b_m_reg_n_0_[21] ),
        .I1(\a_m_reg_n_0_[21] ),
        .O(\sum[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[23]_i_11 
       (.I0(\b_m_reg_n_0_[20] ),
        .I1(\a_m_reg_n_0_[20] ),
        .O(\sum[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[23]_i_12 
       (.I0(\a_m_reg_n_0_[23] ),
        .I1(\b_m_reg_n_0_[23] ),
        .O(\sum[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[23]_i_13 
       (.I0(\a_m_reg_n_0_[22] ),
        .I1(\b_m_reg_n_0_[22] ),
        .O(\sum[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[23]_i_14 
       (.I0(\a_m_reg_n_0_[21] ),
        .I1(\b_m_reg_n_0_[21] ),
        .O(\sum[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[23]_i_15 
       (.I0(\a_m_reg_n_0_[20] ),
        .I1(\b_m_reg_n_0_[20] ),
        .O(\sum[23]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[23]_i_4 
       (.I0(\b_m_reg_n_0_[23] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[23] ),
        .O(\sum[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[23]_i_5 
       (.I0(\b_m_reg_n_0_[22] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[22] ),
        .O(\sum[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[23]_i_6 
       (.I0(\b_m_reg_n_0_[21] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[21] ),
        .O(\sum[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[23]_i_7 
       (.I0(\b_m_reg_n_0_[20] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[20] ),
        .O(\sum[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[23]_i_8 
       (.I0(\b_m_reg_n_0_[23] ),
        .I1(\a_m_reg_n_0_[23] ),
        .O(\sum[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[23]_i_9 
       (.I0(\b_m_reg_n_0_[22] ),
        .I1(\a_m_reg_n_0_[22] ),
        .O(\sum[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[24]_i_1 
       (.I0(sum[24]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[24]),
        .O(\sum[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[25]_i_1 
       (.I0(sum[25]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[25]),
        .O(\sum[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[26]_i_1 
       (.I0(sum[26]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[26]),
        .O(\sum[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \sum[27]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\sum[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[27]_i_10 
       (.I0(\b_m_reg_n_0_[24] ),
        .I1(\a_m_reg_n_0_[24] ),
        .O(\sum[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[27]_i_11 
       (.I0(\a_m_reg_n_0_[26] ),
        .I1(\b_m_reg_n_0_[26] ),
        .O(\sum[27]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[27]_i_12 
       (.I0(\a_m_reg_n_0_[25] ),
        .I1(\b_m_reg_n_0_[25] ),
        .O(\sum[27]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[27]_i_13 
       (.I0(\a_m_reg_n_0_[24] ),
        .I1(\b_m_reg_n_0_[24] ),
        .O(\sum[27]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[27]_i_2 
       (.I0(sum[27]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[27]),
        .O(\sum[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[27]_i_5 
       (.I0(\b_m_reg_n_0_[26] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[26] ),
        .O(\sum[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[27]_i_6 
       (.I0(\b_m_reg_n_0_[25] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[25] ),
        .O(\sum[27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[27]_i_7 
       (.I0(\b_m_reg_n_0_[24] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[24] ),
        .O(\sum[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[27]_i_8 
       (.I0(\b_m_reg_n_0_[26] ),
        .I1(\a_m_reg_n_0_[26] ),
        .O(\sum[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[27]_i_9 
       (.I0(\b_m_reg_n_0_[25] ),
        .I1(\a_m_reg_n_0_[25] ),
        .O(\sum[27]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[2]_i_1 
       (.I0(sum[2]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[2]),
        .O(\sum[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[3]_i_1 
       (.I0(sum[3]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[3]),
        .O(\sum[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[3]_i_10 
       (.I0(\b_m_reg_n_0_[1] ),
        .I1(\a_m_reg_n_0_[1] ),
        .O(\sum[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[3]_i_11 
       (.I0(\b_m_reg_n_0_[0] ),
        .I1(\a_m_reg_n_0_[0] ),
        .O(\sum[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[3]_i_12 
       (.I0(\a_m_reg_n_0_[3] ),
        .I1(\b_m_reg_n_0_[3] ),
        .O(\sum[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[3]_i_13 
       (.I0(\a_m_reg_n_0_[2] ),
        .I1(\b_m_reg_n_0_[2] ),
        .O(\sum[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[3]_i_14 
       (.I0(\a_m_reg_n_0_[1] ),
        .I1(\b_m_reg_n_0_[1] ),
        .O(\sum[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[3]_i_15 
       (.I0(\a_m_reg_n_0_[0] ),
        .I1(\b_m_reg_n_0_[0] ),
        .O(\sum[3]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[3]_i_4 
       (.I0(\b_m_reg_n_0_[3] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[3] ),
        .O(\sum[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[3]_i_5 
       (.I0(\b_m_reg_n_0_[2] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[2] ),
        .O(\sum[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[3]_i_6 
       (.I0(\b_m_reg_n_0_[1] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[1] ),
        .O(\sum[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[3]_i_7 
       (.I0(\b_m_reg_n_0_[0] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[0] ),
        .O(\sum[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[3]_i_8 
       (.I0(\b_m_reg_n_0_[3] ),
        .I1(\a_m_reg_n_0_[3] ),
        .O(\sum[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[3]_i_9 
       (.I0(\b_m_reg_n_0_[2] ),
        .I1(\a_m_reg_n_0_[2] ),
        .O(\sum[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[4]_i_1 
       (.I0(sum[4]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[4]),
        .O(\sum[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[5]_i_1 
       (.I0(sum[5]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[5]),
        .O(\sum[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[6]_i_1 
       (.I0(sum[6]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[6]),
        .O(\sum[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[7]_i_1 
       (.I0(sum[7]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[7]),
        .O(\sum[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[7]_i_10 
       (.I0(\b_m_reg_n_0_[5] ),
        .I1(\a_m_reg_n_0_[5] ),
        .O(\sum[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[7]_i_11 
       (.I0(\b_m_reg_n_0_[4] ),
        .I1(\a_m_reg_n_0_[4] ),
        .O(\sum[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[7]_i_12 
       (.I0(\a_m_reg_n_0_[7] ),
        .I1(\b_m_reg_n_0_[7] ),
        .O(\sum[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[7]_i_13 
       (.I0(\a_m_reg_n_0_[6] ),
        .I1(\b_m_reg_n_0_[6] ),
        .O(\sum[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[7]_i_14 
       (.I0(\a_m_reg_n_0_[5] ),
        .I1(\b_m_reg_n_0_[5] ),
        .O(\sum[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum[7]_i_15 
       (.I0(\a_m_reg_n_0_[4] ),
        .I1(\b_m_reg_n_0_[4] ),
        .O(\sum[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[7]_i_4 
       (.I0(\b_m_reg_n_0_[7] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[7] ),
        .O(\sum[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[7]_i_5 
       (.I0(\b_m_reg_n_0_[6] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[6] ),
        .O(\sum[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[7]_i_6 
       (.I0(\b_m_reg_n_0_[5] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[5] ),
        .O(\sum[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sum[7]_i_7 
       (.I0(\b_m_reg_n_0_[4] ),
        .I1(z_s_reg_i_2_n_2),
        .I2(\a_m_reg_n_0_[4] ),
        .O(\sum[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[7]_i_8 
       (.I0(\b_m_reg_n_0_[7] ),
        .I1(\a_m_reg_n_0_[7] ),
        .O(\sum[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sum[7]_i_9 
       (.I0(\b_m_reg_n_0_[6] ),
        .I1(\a_m_reg_n_0_[6] ),
        .O(\sum[7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[8]_i_1 
       (.I0(sum[8]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[8]),
        .O(\sum[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \sum[9]_i_1 
       (.I0(sum[9]),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(sum0[9]),
        .O(\sum[9]_i_1_n_0 ));
  FDRE \sum_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[0]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sum_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[10]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sum_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[11]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[11] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sum_reg[11]_i_2 
       (.CI(\sum_reg[7]_i_2_n_0 ),
        .CO({\sum_reg[11]_i_2_n_0 ,\NLW_sum_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\sum[11]_i_4_n_0 ,\sum[11]_i_5_n_0 ,\sum[11]_i_6_n_0 ,\sum[11]_i_7_n_0 }),
        .O(sum[11:8]),
        .S({\sum[11]_i_8_n_0 ,\sum[11]_i_9_n_0 ,\sum[11]_i_10_n_0 ,\sum[11]_i_11_n_0 }));
  CARRY4 \sum_reg[11]_i_3 
       (.CI(\sum_reg[7]_i_3_n_0 ),
        .CO({\sum_reg[11]_i_3_n_0 ,\NLW_sum_reg[11]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\a_m_reg_n_0_[11] ,\a_m_reg_n_0_[10] ,\a_m_reg_n_0_[9] ,\a_m_reg_n_0_[8] }),
        .O(sum0[11:8]),
        .S({\sum[11]_i_12_n_0 ,\sum[11]_i_13_n_0 ,\sum[11]_i_14_n_0 ,\sum[11]_i_15_n_0 }));
  FDRE \sum_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[12]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sum_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[13]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sum_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[14]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sum_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[15]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[15] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sum_reg[15]_i_2 
       (.CI(\sum_reg[11]_i_2_n_0 ),
        .CO({\sum_reg[15]_i_2_n_0 ,\NLW_sum_reg[15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\sum[15]_i_4_n_0 ,\sum[15]_i_5_n_0 ,\sum[15]_i_6_n_0 ,\sum[15]_i_7_n_0 }),
        .O(sum[15:12]),
        .S({\sum[15]_i_8_n_0 ,\sum[15]_i_9_n_0 ,\sum[15]_i_10_n_0 ,\sum[15]_i_11_n_0 }));
  CARRY4 \sum_reg[15]_i_3 
       (.CI(\sum_reg[11]_i_3_n_0 ),
        .CO({\sum_reg[15]_i_3_n_0 ,\NLW_sum_reg[15]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\a_m_reg_n_0_[15] ,\a_m_reg_n_0_[14] ,\a_m_reg_n_0_[13] ,\a_m_reg_n_0_[12] }),
        .O(sum0[15:12]),
        .S({\sum[15]_i_12_n_0 ,\sum[15]_i_13_n_0 ,\sum[15]_i_14_n_0 ,\sum[15]_i_15_n_0 }));
  FDRE \sum_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[16]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sum_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[17]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sum_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[18]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sum_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[19]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[19] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sum_reg[19]_i_2 
       (.CI(\sum_reg[15]_i_2_n_0 ),
        .CO({\sum_reg[19]_i_2_n_0 ,\NLW_sum_reg[19]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\sum[19]_i_4_n_0 ,\sum[19]_i_5_n_0 ,\sum[19]_i_6_n_0 ,\sum[19]_i_7_n_0 }),
        .O(sum[19:16]),
        .S({\sum[19]_i_8_n_0 ,\sum[19]_i_9_n_0 ,\sum[19]_i_10_n_0 ,\sum[19]_i_11_n_0 }));
  CARRY4 \sum_reg[19]_i_3 
       (.CI(\sum_reg[15]_i_3_n_0 ),
        .CO({\sum_reg[19]_i_3_n_0 ,\NLW_sum_reg[19]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\a_m_reg_n_0_[19] ,\a_m_reg_n_0_[18] ,\a_m_reg_n_0_[17] ,\a_m_reg_n_0_[16] }),
        .O(sum0[19:16]),
        .S({\sum[19]_i_12_n_0 ,\sum[19]_i_13_n_0 ,\sum[19]_i_14_n_0 ,\sum[19]_i_15_n_0 }));
  FDRE \sum_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \sum_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[20]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sum_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[21]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sum_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[22]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \sum_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[23]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[23] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sum_reg[23]_i_2 
       (.CI(\sum_reg[19]_i_2_n_0 ),
        .CO({\sum_reg[23]_i_2_n_0 ,\NLW_sum_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\sum[23]_i_4_n_0 ,\sum[23]_i_5_n_0 ,\sum[23]_i_6_n_0 ,\sum[23]_i_7_n_0 }),
        .O(sum[23:20]),
        .S({\sum[23]_i_8_n_0 ,\sum[23]_i_9_n_0 ,\sum[23]_i_10_n_0 ,\sum[23]_i_11_n_0 }));
  CARRY4 \sum_reg[23]_i_3 
       (.CI(\sum_reg[19]_i_3_n_0 ),
        .CO({\sum_reg[23]_i_3_n_0 ,\NLW_sum_reg[23]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\a_m_reg_n_0_[23] ,\a_m_reg_n_0_[22] ,\a_m_reg_n_0_[21] ,\a_m_reg_n_0_[20] }),
        .O(sum0[23:20]),
        .S({\sum[23]_i_12_n_0 ,\sum[23]_i_13_n_0 ,\sum[23]_i_14_n_0 ,\sum[23]_i_15_n_0 }));
  FDRE \sum_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[24]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \sum_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[25]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \sum_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[26]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \sum_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[27]_i_2_n_0 ),
        .Q(\sum_reg_n_0_[27] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sum_reg[27]_i_3 
       (.CI(\sum_reg[23]_i_2_n_0 ),
        .CO(\NLW_sum_reg[27]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\sum[27]_i_5_n_0 ,\sum[27]_i_6_n_0 ,\sum[27]_i_7_n_0 }),
        .O(sum[27:24]),
        .S({1'b1,\sum[27]_i_8_n_0 ,\sum[27]_i_9_n_0 ,\sum[27]_i_10_n_0 }));
  CARRY4 \sum_reg[27]_i_4 
       (.CI(\sum_reg[23]_i_3_n_0 ),
        .CO({sum0[27],\NLW_sum_reg[27]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\a_m_reg_n_0_[26] ,\a_m_reg_n_0_[25] ,\a_m_reg_n_0_[24] }),
        .O({\NLW_sum_reg[27]_i_4_O_UNCONNECTED [3],sum0[26:24]}),
        .S({1'b1,\sum[27]_i_11_n_0 ,\sum[27]_i_12_n_0 ,\sum[27]_i_13_n_0 }));
  FDRE \sum_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[2]_i_1_n_0 ),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \sum_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[3]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sum_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\sum_reg[3]_i_2_n_0 ,\NLW_sum_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\sum[3]_i_4_n_0 ,\sum[3]_i_5_n_0 ,\sum[3]_i_6_n_0 ,\sum[3]_i_7_n_0 }),
        .O(sum[3:0]),
        .S({\sum[3]_i_8_n_0 ,\sum[3]_i_9_n_0 ,\sum[3]_i_10_n_0 ,\sum[3]_i_11_n_0 }));
  CARRY4 \sum_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\sum_reg[3]_i_3_n_0 ,\NLW_sum_reg[3]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\a_m_reg_n_0_[3] ,\a_m_reg_n_0_[2] ,\a_m_reg_n_0_[1] ,\a_m_reg_n_0_[0] }),
        .O(sum0[3:0]),
        .S({\sum[3]_i_12_n_0 ,\sum[3]_i_13_n_0 ,\sum[3]_i_14_n_0 ,\sum[3]_i_15_n_0 }));
  FDRE \sum_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[4]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sum_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[5]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sum_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[6]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sum_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[7]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sum_reg[7]_i_2 
       (.CI(\sum_reg[3]_i_2_n_0 ),
        .CO({\sum_reg[7]_i_2_n_0 ,\NLW_sum_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\sum[7]_i_4_n_0 ,\sum[7]_i_5_n_0 ,\sum[7]_i_6_n_0 ,\sum[7]_i_7_n_0 }),
        .O(sum[7:4]),
        .S({\sum[7]_i_8_n_0 ,\sum[7]_i_9_n_0 ,\sum[7]_i_10_n_0 ,\sum[7]_i_11_n_0 }));
  CARRY4 \sum_reg[7]_i_3 
       (.CI(\sum_reg[3]_i_3_n_0 ),
        .CO({\sum_reg[7]_i_3_n_0 ,\NLW_sum_reg[7]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\a_m_reg_n_0_[7] ,\a_m_reg_n_0_[6] ,\a_m_reg_n_0_[5] ,\a_m_reg_n_0_[4] }),
        .O(sum0[7:4]),
        .S({\sum[7]_i_12_n_0 ,\sum[7]_i_13_n_0 ,\sum[7]_i_14_n_0 ,\sum[7]_i_15_n_0 }));
  FDRE \sum_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[8]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sum_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(\sum[9]_i_1_n_0 ),
        .Q(\sum_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[0]_i_1__0 
       (.I0(\z[0]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[1]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[0]_i_2 
       (.I0(\b_m_reg_n_0_[3] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[3] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[10]_i_1__0 
       (.I0(\z[10]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[11]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[10]_i_2 
       (.I0(\b_m_reg_n_0_[13] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[13] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[11]_i_1__0 
       (.I0(\z[11]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[12]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[11]_i_2 
       (.I0(\b_m_reg_n_0_[14] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[14] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[12]_i_1__0 
       (.I0(\z[12]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[13]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[12]_i_2 
       (.I0(\b_m_reg_n_0_[15] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[15] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[13]_i_1__0 
       (.I0(\z[13]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[14]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[13]_i_2 
       (.I0(\b_m_reg_n_0_[16] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[16] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[14]_i_1__0 
       (.I0(\z[14]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[15]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[14]_i_2 
       (.I0(\b_m_reg_n_0_[17] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[17] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[15]_i_1__0 
       (.I0(\z[15]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[16]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[15]_i_2 
       (.I0(\b_m_reg_n_0_[18] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[18] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[16]_i_1__0 
       (.I0(\z[16]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[17]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[16]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[16]_i_2 
       (.I0(\b_m_reg_n_0_[19] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[19] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[17]_i_1__0 
       (.I0(\z[17]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[18]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[17]_i_2 
       (.I0(\b_m_reg_n_0_[20] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[20] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[18]_i_1__0 
       (.I0(\z[18]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[19]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[18]_i_2 
       (.I0(\b_m_reg_n_0_[21] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[21] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[19]_i_1__0 
       (.I0(\z[19]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[20]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[19]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[19]_i_2 
       (.I0(\b_m_reg_n_0_[22] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[22] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[1]_i_1__0 
       (.I0(\z[1]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[2]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[1]_i_2 
       (.I0(\b_m_reg_n_0_[4] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[4] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[20]_i_1__0 
       (.I0(\z[20]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[21]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[20]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[20]_i_2 
       (.I0(\b_m_reg_n_0_[23] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[23] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[21]_i_1__0 
       (.I0(\z[21]_i_2__0_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[22]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[21]_i_2__0 
       (.I0(\b_m_reg_n_0_[24] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[24] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[21]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[22]_i_1__0 
       (.I0(\z[22]_i_2__0_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[23]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF8A88)) 
    \z[22]_i_2__0 
       (.I0(\z[30]_i_2__0_n_0 ),
        .I1(\a_m_reg_n_0_[25] ),
        .I2(\z[30]_i_5__1_n_0 ),
        .I3(\b_m_reg_n_0_[25] ),
        .I4(\z[31]_i_4__0_n_0 ),
        .I5(state[3]),
        .O(\z[22]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \z[22]_i_3 
       (.I0(\z_e_reg_n_0_[9] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[8] ),
        .O(\z[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000AAFB)) 
    \z[23]_i_2 
       (.I0(\z[29]_i_3_n_0 ),
        .I1(z2),
        .I2(\z_m_reg_n_0_[23] ),
        .I3(\z_e_reg_n_0_[0] ),
        .I4(state[2]),
        .O(\z[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D5DFF5D)) 
    \z[23]_i_3 
       (.I0(\z[30]_i_2__0_n_0 ),
        .I1(p_20_in),
        .I2(\b_e_reg_n_0_[0] ),
        .I3(\z[30]_i_5__1_n_0 ),
        .I4(\a_e_reg_n_0_[0] ),
        .I5(state[3]),
        .O(\z[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFD00D)) 
    \z[24]_i_2 
       (.I0(z2),
        .I1(\z_m_reg_n_0_[23] ),
        .I2(\z_e_reg_n_0_[1] ),
        .I3(\z_e_reg_n_0_[0] ),
        .I4(\z[29]_i_3_n_0 ),
        .I5(state[2]),
        .O(\z[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAAE)) 
    \z[24]_i_3 
       (.I0(\z[24]_i_4__0_n_0 ),
        .I1(p_20_in),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[0] ),
        .I4(state[3]),
        .O(\z[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD55D)) 
    \z[24]_i_4__0 
       (.I0(\z[30]_i_2__0_n_0 ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_e_reg_n_0_[0] ),
        .I3(\a_e_reg_n_0_[1] ),
        .O(\z[24]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0D000D000DFF0D00)) 
    \z[25]_i_1__0 
       (.I0(\z[30]_i_2__0_n_0 ),
        .I1(\z[25]_i_2_n_0 ),
        .I2(state[3]),
        .I3(state[0]),
        .I4(\z[25]_i_3_n_0 ),
        .I5(state[2]),
        .O(\z[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA9FFA900A900A9FF)) 
    \z[25]_i_2 
       (.I0(\a_e_reg_n_0_[2] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(\a_e_reg_n_0_[0] ),
        .I3(\z[30]_i_5__1_n_0 ),
        .I4(\z[25]_i_4_n_0 ),
        .I5(\b_e_reg_n_0_[2] ),
        .O(\z[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEBEEEBAAAAEEEB)) 
    \z[25]_i_3 
       (.I0(\z[29]_i_3_n_0 ),
        .I1(\z_e_reg_n_0_[2] ),
        .I2(\z_e_reg_n_0_[1] ),
        .I3(\z_e_reg_n_0_[0] ),
        .I4(z2),
        .I5(\z_m_reg_n_0_[23] ),
        .O(\z[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z[25]_i_4 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\b_e_reg_n_0_[1] ),
        .O(\z[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h202020202F2F2F20)) 
    \z[26]_i_1__0 
       (.I0(\z[26]_i_2_n_0 ),
        .I1(state[3]),
        .I2(state[0]),
        .I3(\z[29]_i_3_n_0 ),
        .I4(\z[26]_i_3_n_0 ),
        .I5(state[2]),
        .O(\z[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF90909F9FFFFFFFF)) 
    \z[26]_i_2 
       (.I0(\z[26]_i_4_n_0 ),
        .I1(\b_e_reg_n_0_[3] ),
        .I2(\z[30]_i_5__1_n_0 ),
        .I3(\b_e[9]_i_8_n_0 ),
        .I4(\a_e_reg_n_0_[3] ),
        .I5(\z[30]_i_2__0_n_0 ),
        .O(\z[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCC9CCC90000CCC9)) 
    \z[26]_i_3 
       (.I0(\z_e_reg_n_0_[2] ),
        .I1(\z_e_reg_n_0_[3] ),
        .I2(\z_e_reg_n_0_[1] ),
        .I3(\z_e_reg_n_0_[0] ),
        .I4(z2),
        .I5(\z_m_reg_n_0_[23] ),
        .O(\z[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \z[26]_i_4 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\b_e_reg_n_0_[1] ),
        .I2(\b_e_reg_n_0_[0] ),
        .O(\z[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h202020202F2F2F20)) 
    \z[27]_i_1__0 
       (.I0(\z[27]_i_2__0_n_0 ),
        .I1(state[3]),
        .I2(state[0]),
        .I3(\z[29]_i_3_n_0 ),
        .I4(\z[27]_i_3_n_0 ),
        .I5(state[2]),
        .O(\z[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF90909F9FFFFFFFF)) 
    \z[27]_i_2__0 
       (.I0(\z[27]_i_4_n_0 ),
        .I1(\b_e_reg_n_0_[4] ),
        .I2(\z[30]_i_5__1_n_0 ),
        .I3(\z[27]_i_5_n_0 ),
        .I4(\a_e_reg_n_0_[4] ),
        .I5(\z[30]_i_2__0_n_0 ),
        .O(\z[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0E100000000)) 
    \z[27]_i_3 
       (.I0(\z_e_reg_n_0_[2] ),
        .I1(\z_e_reg_n_0_[3] ),
        .I2(\z_e_reg_n_0_[4] ),
        .I3(\z_e_reg_n_0_[1] ),
        .I4(\z_e_reg_n_0_[0] ),
        .I5(\z[30]_i_8__0_n_0 ),
        .O(\z[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \z[27]_i_4 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[2] ),
        .O(\z[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \z[27]_i_5 
       (.I0(\a_e_reg_n_0_[3] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(\a_e_reg_n_0_[2] ),
        .I3(\a_e_reg_n_0_[0] ),
        .O(\z[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0D000D000DFF0D00)) 
    \z[28]_i_1__0 
       (.I0(\z[30]_i_2__0_n_0 ),
        .I1(\z_reg[28]_i_2_n_0 ),
        .I2(state[3]),
        .I3(state[0]),
        .I4(\z[28]_i_3_n_0 ),
        .I5(state[2]),
        .O(\z[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF000E010)) 
    \z[28]_i_3 
       (.I0(\z_e_reg_n_0_[0] ),
        .I1(\z_e_reg_n_0_[1] ),
        .I2(\z[30]_i_8__0_n_0 ),
        .I3(\z_e_reg_n_0_[5] ),
        .I4(\z[28]_i_6_n_0 ),
        .I5(\z[29]_i_3_n_0 ),
        .O(\z[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \z[28]_i_4 
       (.I0(\b_e_reg_n_0_[5] ),
        .I1(\b_e_reg_n_0_[3] ),
        .I2(\b_e_reg_n_0_[0] ),
        .I3(\b_e_reg_n_0_[1] ),
        .I4(\b_e_reg_n_0_[2] ),
        .I5(\b_e_reg_n_0_[4] ),
        .O(\z[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \z[28]_i_5 
       (.I0(\a_e_reg_n_0_[5] ),
        .I1(\a_e_reg_n_0_[3] ),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(\a_e_reg_n_0_[2] ),
        .I4(\a_e_reg_n_0_[0] ),
        .I5(\a_e_reg_n_0_[4] ),
        .O(\z[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \z[28]_i_6 
       (.I0(\z_e_reg_n_0_[3] ),
        .I1(\z_e_reg_n_0_[2] ),
        .I2(\z_e_reg_n_0_[4] ),
        .O(\z[28]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \z[29]_i_10 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[6] ),
        .O(\z[29]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \z[29]_i_11 
       (.I0(\z_e_reg_n_0_[5] ),
        .I1(\z_e_reg_n_0_[4] ),
        .I2(\z_e_reg_n_0_[3] ),
        .O(\z[29]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \z[29]_i_12 
       (.I0(\z_e_reg_n_0_[2] ),
        .I1(\z_e_reg_n_0_[1] ),
        .I2(\z_e_reg_n_0_[0] ),
        .O(\z[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h202020202F2F2F20)) 
    \z[29]_i_1__0 
       (.I0(\z[29]_i_2__0_n_0 ),
        .I1(state[3]),
        .I2(state[0]),
        .I3(\z[29]_i_3_n_0 ),
        .I4(\z[29]_i_4_n_0 ),
        .I5(state[2]),
        .O(\z[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h09F9F909FFFFFFFF)) 
    \z[29]_i_2__0 
       (.I0(\z[29]_i_5_n_0 ),
        .I1(\b_e_reg_n_0_[6] ),
        .I2(\z[30]_i_5__1_n_0 ),
        .I3(\z[29]_i_6_n_0 ),
        .I4(\a_e_reg_n_0_[6] ),
        .I5(\z[30]_i_2__0_n_0 ),
        .O(\z[29]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \z[29]_i_3 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .O(\z[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC0CCC0CCC0C9909)) 
    \z[29]_i_4 
       (.I0(\z[29]_i_7_n_0 ),
        .I1(\z_e_reg_n_0_[6] ),
        .I2(z2),
        .I3(\z_m_reg_n_0_[23] ),
        .I4(\z_e_reg_n_0_[1] ),
        .I5(\z_e_reg_n_0_[0] ),
        .O(\z[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[29]_i_5 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\b_e_reg_n_0_[1] ),
        .I2(\b_e_reg_n_0_[2] ),
        .I3(\b_e_reg_n_0_[4] ),
        .I4(\b_e_reg_n_0_[5] ),
        .I5(\b_e_reg_n_0_[3] ),
        .O(\z[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \z[29]_i_6 
       (.I0(\a_e_reg_n_0_[4] ),
        .I1(\a_e_reg_n_0_[5] ),
        .I2(\a_e_reg_n_0_[3] ),
        .I3(\a_e_reg_n_0_[1] ),
        .I4(\a_e_reg_n_0_[2] ),
        .I5(\a_e_reg_n_0_[0] ),
        .O(\z[29]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \z[29]_i_7 
       (.I0(\z_e_reg_n_0_[4] ),
        .I1(\z_e_reg_n_0_[2] ),
        .I2(\z_e_reg_n_0_[3] ),
        .I3(\z_e_reg_n_0_[5] ),
        .O(\z[29]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[2]_i_1__0 
       (.I0(\z[2]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[3]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[2]_i_2 
       (.I0(\b_m_reg_n_0_[5] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[5] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D000D000DFF0D00)) 
    \z[30]_i_1 
       (.I0(\z[30]_i_2__0_n_0 ),
        .I1(\z_reg[30]_i_3_n_0 ),
        .I2(state[3]),
        .I3(state[0]),
        .I4(\z[30]_i_4__0_n_0 ),
        .I5(state[2]),
        .O(\z[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_10__1 
       (.I0(\a_m_reg_n_0_[4] ),
        .I1(\a_m_reg_n_0_[7] ),
        .I2(\a_m_reg_n_0_[5] ),
        .I3(\a_m_reg_n_0_[6] ),
        .I4(\a_m_reg_n_0_[25] ),
        .I5(\a_m_reg_n_0_[24] ),
        .O(\z[30]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z[30]_i_2__0 
       (.I0(\a_e[9]_i_10_n_0 ),
        .I1(\b_e[9]_i_4__1_n_0 ),
        .O(\z[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCDCFCFCFCEC)) 
    \z[30]_i_4__0 
       (.I0(\z_m[23]_i_8_n_0 ),
        .I1(\z[29]_i_3_n_0 ),
        .I2(\z[30]_i_8__0_n_0 ),
        .I3(\z_e_reg_n_0_[0] ),
        .I4(\z_e_reg_n_0_[1] ),
        .I5(\z_e_reg_n_0_[7] ),
        .O(\z[30]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \z[30]_i_5__1 
       (.I0(state317_in),
        .I1(\z[30]_i_9__2_n_0 ),
        .I2(\a_e[9]_i_13_n_0 ),
        .I3(\a_e[9]_i_14_n_0 ),
        .O(\z[30]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \z[30]_i_6__1 
       (.I0(\b_e_reg_n_0_[7] ),
        .I1(\z[26]_i_4_n_0 ),
        .I2(\b_e_reg_n_0_[4] ),
        .I3(\b_e_reg_n_0_[5] ),
        .I4(\b_e_reg_n_0_[3] ),
        .I5(\b_e_reg_n_0_[6] ),
        .O(\z[30]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \z[30]_i_7__0 
       (.I0(\a_e_reg_n_0_[7] ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(\a_e_reg_n_0_[5] ),
        .I3(\a_e_reg_n_0_[3] ),
        .I4(\b_e[9]_i_8_n_0 ),
        .I5(\a_e_reg_n_0_[6] ),
        .O(\z[30]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \z[30]_i_8__0 
       (.I0(\z_m_reg_n_0_[23] ),
        .I1(z2),
        .O(\z[30]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_9__2 
       (.I0(\z[30]_i_10__1_n_0 ),
        .I1(\a_m_reg_n_0_[0] ),
        .I2(\a_m_reg_n_0_[1] ),
        .I3(\a_m_reg_n_0_[26] ),
        .I4(\a_m_reg_n_0_[2] ),
        .I5(\a_m_reg_n_0_[3] ),
        .O(\z[30]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'h00001A00)) 
    \z[31]_i_1__0 
       (.I0(state[3]),
        .I1(\b_m[26]_i_3_n_0 ),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(\z[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0E000E000EFF0E00)) 
    \z[31]_i_2__0 
       (.I0(\z[31]_i_3_n_0 ),
        .I1(\z[31]_i_4__0_n_0 ),
        .I2(state[3]),
        .I3(state[0]),
        .I4(z_s),
        .I5(state[2]),
        .O(\z[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0CCF0CCD0CCCC)) 
    \z[31]_i_3 
       (.I0(p_19_in),
        .I1(a_s_reg_n_0),
        .I2(b_s),
        .I3(\b_e[9]_i_4__1_n_0 ),
        .I4(p_20_in),
        .I5(\a_e[9]_i_10_n_0 ),
        .O(\z[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \z[31]_i_4__0 
       (.I0(\a_e[9]_i_10_n_0 ),
        .I1(\a_e[9]_i_11_n_0 ),
        .I2(\b_e[9]_i_4__1_n_0 ),
        .I3(\a_e[9]_i_8_n_0 ),
        .O(\z[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[3]_i_1__0 
       (.I0(\z[3]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[4]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[3]_i_2 
       (.I0(\b_m_reg_n_0_[6] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[6] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[4]_i_1__0 
       (.I0(\z[4]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[5]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[4]_i_2 
       (.I0(\b_m_reg_n_0_[7] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[7] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[5]_i_1__0 
       (.I0(\z[5]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[6]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[5]_i_2 
       (.I0(\b_m_reg_n_0_[8] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[8] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[6]_i_1__0 
       (.I0(\z[6]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[7]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[6]_i_2 
       (.I0(\b_m_reg_n_0_[9] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[9] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[7]_i_1__0 
       (.I0(\z[7]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[8]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[7]_i_2 
       (.I0(\b_m_reg_n_0_[10] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[10] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[8]_i_1__0 
       (.I0(\z[8]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[9]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[8]_i_2 
       (.I0(\b_m_reg_n_0_[11] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[11] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \z[9]_i_1__0 
       (.I0(\z[9]_i_2_n_0 ),
        .I1(state[0]),
        .I2(p_0_out[10]),
        .I3(\z[22]_i_3_n_0 ),
        .I4(state[2]),
        .O(\z[9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \z[9]_i_2 
       (.I0(\b_m_reg_n_0_[12] ),
        .I1(\z[30]_i_5__1_n_0 ),
        .I2(\a_m_reg_n_0_[12] ),
        .I3(\z[30]_i_2__0_n_0 ),
        .I4(state[3]),
        .O(\z[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4C4F4C40)) 
    \z_e[0]_i_1 
       (.I0(state[2]),
        .I1(\z_e_reg[3]_i_2_n_7 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\a_e_reg_n_0_[0] ),
        .O(\z_e[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4C4F4C40)) 
    \z_e[1]_i_1 
       (.I0(state[2]),
        .I1(\z_e_reg[3]_i_2_n_6 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\a_e_reg_n_0_[1] ),
        .O(\z_e[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4C4F4C40)) 
    \z_e[2]_i_1 
       (.I0(state[2]),
        .I1(\z_e_reg[3]_i_2_n_5 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\a_e_reg_n_0_[2] ),
        .O(\z_e[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4C4F4C40)) 
    \z_e[3]_i_1 
       (.I0(state[2]),
        .I1(\z_e_reg[3]_i_2_n_4 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\a_e_reg_n_0_[3] ),
        .O(\z_e[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_e[3]_i_3 
       (.I0(\z_e_reg_n_0_[1] ),
        .O(\z_e[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \z_e[3]_i_4 
       (.I0(state[2]),
        .I1(state[3]),
        .O(\z_e[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[3]_i_5__0 
       (.I0(\z_e_reg_n_0_[2] ),
        .I1(\z_e_reg_n_0_[3] ),
        .O(\z_e[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[3]_i_6__0 
       (.I0(\z_e_reg_n_0_[1] ),
        .I1(\z_e_reg_n_0_[2] ),
        .O(\z_e[3]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \z_e[3]_i_7 
       (.I0(\z_e_reg_n_0_[1] ),
        .I1(state[3]),
        .I2(state[0]),
        .O(\z_e[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \z_e[3]_i_8 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(\z_e_reg_n_0_[0] ),
        .O(\z_e[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h4C4F4C40)) 
    \z_e[4]_i_1 
       (.I0(state[2]),
        .I1(\z_e_reg[7]_i_2_n_7 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\a_e_reg_n_0_[4] ),
        .O(\z_e[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4C4F4C40)) 
    \z_e[5]_i_1 
       (.I0(state[2]),
        .I1(\z_e_reg[7]_i_2_n_6 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\a_e_reg_n_0_[5] ),
        .O(\z_e[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4C4F4C40)) 
    \z_e[6]_i_1 
       (.I0(state[2]),
        .I1(\z_e_reg[7]_i_2_n_5 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\a_e_reg_n_0_[6] ),
        .O(\z_e[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4C4F4C40)) 
    \z_e[7]_i_1 
       (.I0(state[2]),
        .I1(\z_e_reg[7]_i_2_n_4 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\a_e_reg_n_0_[7] ),
        .O(\z_e[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[7]_i_3__1 
       (.I0(\z_e_reg_n_0_[6] ),
        .I1(\z_e_reg_n_0_[7] ),
        .O(\z_e[7]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[7]_i_4__1 
       (.I0(\z_e_reg_n_0_[5] ),
        .I1(\z_e_reg_n_0_[6] ),
        .O(\z_e[7]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[7]_i_5__0 
       (.I0(\z_e_reg_n_0_[4] ),
        .I1(\z_e_reg_n_0_[5] ),
        .O(\z_e[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[7]_i_6 
       (.I0(\z_e_reg_n_0_[3] ),
        .I1(\z_e_reg_n_0_[4] ),
        .O(\z_e[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4C4F4C40)) 
    \z_e[8]_i_1 
       (.I0(state[2]),
        .I1(\z_e_reg[9]_i_5_n_7 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\a_e_reg_n_0_[8] ),
        .O(\z_e[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_10__0 
       (.I0(p_0_out[22]),
        .I1(p_0_out[20]),
        .I2(p_0_out[14]),
        .I3(p_0_out[15]),
        .I4(p_0_out[21]),
        .I5(p_0_out[23]),
        .O(\z_e[9]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_11__0 
       (.I0(p_0_out[11]),
        .I1(p_0_out[10]),
        .I2(p_0_out[2]),
        .I3(\z_m_reg_n_0_[23] ),
        .I4(p_0_out[12]),
        .I5(p_0_out[0]),
        .O(\z_e[9]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_12__0 
       (.I0(p_0_out[5]),
        .I1(p_0_out[4]),
        .I2(p_0_out[8]),
        .I3(p_0_out[9]),
        .I4(p_0_out[6]),
        .I5(p_0_out[7]),
        .O(\z_e[9]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h4C4F4C40)) 
    \z_e[9]_i_2 
       (.I0(state[2]),
        .I1(\z_e_reg[9]_i_5_n_6 ),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\a_e_reg_n_0_[9] ),
        .O(\z_e[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00883000)) 
    \z_e[9]_i_3__0 
       (.I0(\sum_reg_n_0_[27] ),
        .I1(state[1]),
        .I2(\FSM_sequential_state[3]_i_7_n_0 ),
        .I3(state[3]),
        .I4(state[2]),
        .O(\z_e[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000808FF0F0000)) 
    \z_e[9]_i_4__0 
       (.I0(\z_e[9]_i_6_n_0 ),
        .I1(p_0_out[19]),
        .I2(state[1]),
        .I3(state1),
        .I4(state[2]),
        .I5(state[3]),
        .O(\z_e[9]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \z_e[9]_i_6 
       (.I0(\z_e[9]_i_9__0_n_0 ),
        .I1(\z_e[9]_i_10__0_n_0 ),
        .I2(\z_e[9]_i_11__0_n_0 ),
        .I3(\z_e[9]_i_12__0_n_0 ),
        .O(\z_e[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[9]_i_7 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[9] ),
        .O(\z_e[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[9]_i_8__1 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .O(\z_e[9]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_9__0 
       (.I0(p_0_out[17]),
        .I1(p_0_out[16]),
        .I2(p_0_out[1]),
        .I3(p_0_out[3]),
        .I4(p_0_out[18]),
        .I5(p_0_out[13]),
        .O(\z_e[9]_i_9__0_n_0 ));
  FDRE \z_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e_reg[9]_i_1_n_0 ),
        .D(\z_e[0]_i_1_n_0 ),
        .Q(\z_e_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \z_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e_reg[9]_i_1_n_0 ),
        .D(\z_e[1]_i_1_n_0 ),
        .Q(\z_e_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \z_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e_reg[9]_i_1_n_0 ),
        .D(\z_e[2]_i_1_n_0 ),
        .Q(\z_e_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \z_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e_reg[9]_i_1_n_0 ),
        .D(\z_e[3]_i_1_n_0 ),
        .Q(\z_e_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\z_e_reg[3]_i_2_n_0 ,\NLW_z_e_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\z_e_reg_n_0_[2] ,\z_e_reg_n_0_[1] ,\z_e[3]_i_3_n_0 ,\z_e[3]_i_4_n_0 }),
        .O({\z_e_reg[3]_i_2_n_4 ,\z_e_reg[3]_i_2_n_5 ,\z_e_reg[3]_i_2_n_6 ,\z_e_reg[3]_i_2_n_7 }),
        .S({\z_e[3]_i_5__0_n_0 ,\z_e[3]_i_6__0_n_0 ,\z_e[3]_i_7_n_0 ,\z_e[3]_i_8_n_0 }));
  FDRE \z_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e_reg[9]_i_1_n_0 ),
        .D(\z_e[4]_i_1_n_0 ),
        .Q(\z_e_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \z_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e_reg[9]_i_1_n_0 ),
        .D(\z_e[5]_i_1_n_0 ),
        .Q(\z_e_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \z_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e_reg[9]_i_1_n_0 ),
        .D(\z_e[6]_i_1_n_0 ),
        .Q(\z_e_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \z_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e_reg[9]_i_1_n_0 ),
        .D(\z_e[7]_i_1_n_0 ),
        .Q(\z_e_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[7]_i_2 
       (.CI(\z_e_reg[3]_i_2_n_0 ),
        .CO({\z_e_reg[7]_i_2_n_0 ,\NLW_z_e_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\z_e_reg_n_0_[6] ,\z_e_reg_n_0_[5] ,\z_e_reg_n_0_[4] ,\z_e_reg_n_0_[3] }),
        .O({\z_e_reg[7]_i_2_n_4 ,\z_e_reg[7]_i_2_n_5 ,\z_e_reg[7]_i_2_n_6 ,\z_e_reg[7]_i_2_n_7 }),
        .S({\z_e[7]_i_3__1_n_0 ,\z_e[7]_i_4__1_n_0 ,\z_e[7]_i_5__0_n_0 ,\z_e[7]_i_6_n_0 }));
  FDRE \z_e_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e_reg[9]_i_1_n_0 ),
        .D(\z_e[8]_i_1_n_0 ),
        .Q(\z_e_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \z_e_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e_reg[9]_i_1_n_0 ),
        .D(\z_e[9]_i_2_n_0 ),
        .Q(\z_e_reg_n_0_[9] ),
        .R(1'b0));
  MUXF7 \z_e_reg[9]_i_1 
       (.I0(\z_e[9]_i_3__0_n_0 ),
        .I1(\z_e[9]_i_4__0_n_0 ),
        .O(\z_e_reg[9]_i_1_n_0 ),
        .S(state[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[9]_i_5 
       (.CI(\z_e_reg[7]_i_2_n_0 ),
        .CO(\NLW_z_e_reg[9]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\z_e_reg_n_0_[7] }),
        .O({\NLW_z_e_reg[9]_i_5_O_UNCONNECTED [3:2],\z_e_reg[9]_i_5_n_6 ,\z_e_reg[9]_i_5_n_7 }),
        .S({1'b0,1'b0,\z_e[9]_i_7_n_0 ,\z_e[9]_i_8__1_n_0 }));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \z_m[0]_i_1__0 
       (.I0(p_0_out[1]),
        .I1(state[0]),
        .I2(p_0_out[2]),
        .I3(state[3]),
        .I4(\z_m[0]_i_2_n_0 ),
        .O(\z_m[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[0]_i_2 
       (.I0(p_0_out[0]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[4] ),
        .I3(\sum_reg_n_0_[3] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[10]_i_1__0 
       (.I0(\z_m_reg[12]_i_2__0_n_6 ),
        .I1(state[0]),
        .I2(p_0_out[12]),
        .I3(state[3]),
        .I4(\z_m[10]_i_2_n_0 ),
        .O(\z_m[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[10]_i_2 
       (.I0(p_0_out[10]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[14] ),
        .I3(\sum_reg_n_0_[13] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[11]_i_1__0 
       (.I0(\z_m_reg[12]_i_2__0_n_5 ),
        .I1(state[0]),
        .I2(p_0_out[13]),
        .I3(state[3]),
        .I4(\z_m[11]_i_2_n_0 ),
        .O(\z_m[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[11]_i_2 
       (.I0(p_0_out[11]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[15] ),
        .I3(\sum_reg_n_0_[14] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[12]_i_1__0 
       (.I0(\z_m_reg[12]_i_2__0_n_4 ),
        .I1(state[0]),
        .I2(p_0_out[14]),
        .I3(state[3]),
        .I4(\z_m[12]_i_3_n_0 ),
        .O(\z_m[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[12]_i_3 
       (.I0(p_0_out[12]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[16] ),
        .I3(\sum_reg_n_0_[15] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[13]_i_1__0 
       (.I0(\z_m_reg[16]_i_2__0_n_7 ),
        .I1(state[0]),
        .I2(p_0_out[15]),
        .I3(state[3]),
        .I4(\z_m[13]_i_2_n_0 ),
        .O(\z_m[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[13]_i_2 
       (.I0(p_0_out[13]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[17] ),
        .I3(\sum_reg_n_0_[16] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[14]_i_1__0 
       (.I0(\z_m_reg[16]_i_2__0_n_6 ),
        .I1(state[0]),
        .I2(p_0_out[16]),
        .I3(state[3]),
        .I4(\z_m[14]_i_2_n_0 ),
        .O(\z_m[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[14]_i_2 
       (.I0(p_0_out[14]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[18] ),
        .I3(\sum_reg_n_0_[17] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[15]_i_1__0 
       (.I0(\z_m_reg[16]_i_2__0_n_5 ),
        .I1(state[0]),
        .I2(p_0_out[17]),
        .I3(state[3]),
        .I4(\z_m[15]_i_2_n_0 ),
        .O(\z_m[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[15]_i_2 
       (.I0(p_0_out[15]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[19] ),
        .I3(\sum_reg_n_0_[18] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[16]_i_1__0 
       (.I0(\z_m_reg[16]_i_2__0_n_4 ),
        .I1(state[0]),
        .I2(p_0_out[18]),
        .I3(state[3]),
        .I4(\z_m[16]_i_3_n_0 ),
        .O(\z_m[16]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[16]_i_3 
       (.I0(p_0_out[16]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[20] ),
        .I3(\sum_reg_n_0_[19] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[17]_i_1__0 
       (.I0(\z_m_reg[20]_i_2__0_n_7 ),
        .I1(state[0]),
        .I2(p_0_out[19]),
        .I3(state[3]),
        .I4(\z_m[17]_i_2_n_0 ),
        .O(\z_m[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[17]_i_2 
       (.I0(p_0_out[17]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[21] ),
        .I3(\sum_reg_n_0_[20] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[18]_i_1__0 
       (.I0(\z_m_reg[20]_i_2__0_n_6 ),
        .I1(state[0]),
        .I2(p_0_out[20]),
        .I3(state[3]),
        .I4(\z_m[18]_i_2_n_0 ),
        .O(\z_m[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[18]_i_2 
       (.I0(p_0_out[18]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[22] ),
        .I3(\sum_reg_n_0_[21] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[19]_i_1__0 
       (.I0(\z_m_reg[20]_i_2__0_n_5 ),
        .I1(state[0]),
        .I2(p_0_out[21]),
        .I3(state[3]),
        .I4(\z_m[19]_i_2_n_0 ),
        .O(\z_m[19]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[19]_i_2 
       (.I0(p_0_out[19]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[23] ),
        .I3(\sum_reg_n_0_[22] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[1]_i_1__0 
       (.I0(\z_m_reg[4]_i_2__0_n_7 ),
        .I1(state[0]),
        .I2(p_0_out[3]),
        .I3(state[3]),
        .I4(\z_m[1]_i_2_n_0 ),
        .O(\z_m[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[1]_i_2 
       (.I0(p_0_out[1]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[5] ),
        .I3(\sum_reg_n_0_[4] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[20]_i_1__0 
       (.I0(\z_m_reg[20]_i_2__0_n_4 ),
        .I1(state[0]),
        .I2(p_0_out[22]),
        .I3(state[3]),
        .I4(\z_m[20]_i_3_n_0 ),
        .O(\z_m[20]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[20]_i_3 
       (.I0(p_0_out[20]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[24] ),
        .I3(\sum_reg_n_0_[23] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[21]_i_1__0 
       (.I0(\z_m_reg[23]_i_6_n_7 ),
        .I1(state[0]),
        .I2(p_0_out[23]),
        .I3(state[3]),
        .I4(\z_m[21]_i_2_n_0 ),
        .O(\z_m[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[21]_i_2 
       (.I0(p_0_out[21]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[25] ),
        .I3(\sum_reg_n_0_[24] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[22]_i_1__0 
       (.I0(\z_m_reg[23]_i_6_n_6 ),
        .I1(state[0]),
        .I2(\z_m_reg_n_0_[23] ),
        .I3(state[3]),
        .I4(\z_m[22]_i_2__0_n_0 ),
        .O(\z_m[22]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[22]_i_2__0 
       (.I0(p_0_out[22]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[26] ),
        .I3(\sum_reg_n_0_[25] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4440202044442222)) 
    \z_m[23]_i_1__0 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\z_m[23]_i_3__2_n_0 ),
        .I3(state1),
        .I4(state[1]),
        .I5(\z_m[23]_i_5__0_n_0 ),
        .O(\z_m[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB833B833B833B800)) 
    \z_m[23]_i_2__0 
       (.I0(\z_m_reg[23]_i_6_n_5 ),
        .I1(state[3]),
        .I2(p_0_out[23]),
        .I3(state[0]),
        .I4(\sum_reg_n_0_[26] ),
        .I5(\sum_reg_n_0_[27] ),
        .O(\z_m[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \z_m[23]_i_3__2 
       (.I0(state[0]),
        .I1(\FSM_sequential_state[3]_i_7_n_0 ),
        .I2(state[1]),
        .O(\z_m[23]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000077777555)) 
    \z_m[23]_i_4__0 
       (.I0(\z_e_reg_n_0_[9] ),
        .I1(\z_m[23]_i_7_n_0 ),
        .I2(\z_e_reg_n_0_[0] ),
        .I3(\z_e_reg_n_0_[1] ),
        .I4(\z_m[23]_i_8_n_0 ),
        .I5(\z_m_reg_n_0_[23] ),
        .O(state1));
  LUT6 #(
    .INIT(64'hFFFF0F1FFFFFFFFF)) 
    \z_m[23]_i_5__0 
       (.I0(round_bit_reg_n_0),
        .I1(sticky_reg_n_0),
        .I2(p_0_out[0]),
        .I3(p_0_out[1]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\z_m[23]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \z_m[23]_i_7 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .O(\z_m[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \z_m[23]_i_8 
       (.I0(\z_e_reg_n_0_[5] ),
        .I1(\z_e_reg_n_0_[3] ),
        .I2(\z_e_reg_n_0_[2] ),
        .I3(\z_e_reg_n_0_[4] ),
        .I4(\z_e_reg_n_0_[6] ),
        .O(\z_m[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[2]_i_1__0 
       (.I0(\z_m_reg[4]_i_2__0_n_6 ),
        .I1(state[0]),
        .I2(p_0_out[4]),
        .I3(state[3]),
        .I4(\z_m[2]_i_2_n_0 ),
        .O(\z_m[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[2]_i_2 
       (.I0(p_0_out[2]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[6] ),
        .I3(\sum_reg_n_0_[5] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[3]_i_1__0 
       (.I0(\z_m_reg[4]_i_2__0_n_5 ),
        .I1(state[0]),
        .I2(p_0_out[5]),
        .I3(state[3]),
        .I4(\z_m[3]_i_2_n_0 ),
        .O(\z_m[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[3]_i_2 
       (.I0(p_0_out[3]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[7] ),
        .I3(\sum_reg_n_0_[6] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[4]_i_1__0 
       (.I0(\z_m_reg[4]_i_2__0_n_4 ),
        .I1(state[0]),
        .I2(p_0_out[6]),
        .I3(state[3]),
        .I4(\z_m[4]_i_3_n_0 ),
        .O(\z_m[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[4]_i_3 
       (.I0(p_0_out[4]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[8] ),
        .I3(\sum_reg_n_0_[7] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[5]_i_1__0 
       (.I0(\z_m_reg[8]_i_2__0_n_7 ),
        .I1(state[0]),
        .I2(p_0_out[7]),
        .I3(state[3]),
        .I4(\z_m[5]_i_2_n_0 ),
        .O(\z_m[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[5]_i_2 
       (.I0(p_0_out[5]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[9] ),
        .I3(\sum_reg_n_0_[8] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[6]_i_1__0 
       (.I0(\z_m_reg[8]_i_2__0_n_6 ),
        .I1(state[0]),
        .I2(p_0_out[8]),
        .I3(state[3]),
        .I4(\z_m[6]_i_2_n_0 ),
        .O(\z_m[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[6]_i_2 
       (.I0(p_0_out[6]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[10] ),
        .I3(\sum_reg_n_0_[9] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[7]_i_1__0 
       (.I0(\z_m_reg[8]_i_2__0_n_5 ),
        .I1(state[0]),
        .I2(p_0_out[9]),
        .I3(state[3]),
        .I4(\z_m[7]_i_2_n_0 ),
        .O(\z_m[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[7]_i_2 
       (.I0(p_0_out[7]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[11] ),
        .I3(\sum_reg_n_0_[10] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[8]_i_1__0 
       (.I0(\z_m_reg[8]_i_2__0_n_4 ),
        .I1(state[0]),
        .I2(p_0_out[10]),
        .I3(state[3]),
        .I4(\z_m[8]_i_3_n_0 ),
        .O(\z_m[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[8]_i_3 
       (.I0(p_0_out[8]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[12] ),
        .I3(\sum_reg_n_0_[11] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[9]_i_1__0 
       (.I0(\z_m_reg[12]_i_2__0_n_7 ),
        .I1(state[0]),
        .I2(p_0_out[11]),
        .I3(state[3]),
        .I4(\z_m[9]_i_2_n_0 ),
        .O(\z_m[9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \z_m[9]_i_2 
       (.I0(p_0_out[9]),
        .I1(state[0]),
        .I2(\sum_reg_n_0_[13] ),
        .I3(\sum_reg_n_0_[12] ),
        .I4(\sum_reg_n_0_[27] ),
        .O(\z_m[9]_i_2_n_0 ));
  FDRE \z_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[0]_i_1__0_n_0 ),
        .Q(p_0_out[1]),
        .R(1'b0));
  FDRE \z_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[10]_i_1__0_n_0 ),
        .Q(p_0_out[11]),
        .R(1'b0));
  FDRE \z_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[11]_i_1__0_n_0 ),
        .Q(p_0_out[12]),
        .R(1'b0));
  FDRE \z_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[12]_i_1__0_n_0 ),
        .Q(p_0_out[13]),
        .R(1'b0));
  CARRY4 \z_m_reg[12]_i_2__0 
       (.CI(\z_m_reg[8]_i_2__0_n_0 ),
        .CO({\z_m_reg[12]_i_2__0_n_0 ,\NLW_z_m_reg[12]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[12]_i_2__0_n_4 ,\z_m_reg[12]_i_2__0_n_5 ,\z_m_reg[12]_i_2__0_n_6 ,\z_m_reg[12]_i_2__0_n_7 }),
        .S(p_0_out[13:10]));
  FDRE \z_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[13]_i_1__0_n_0 ),
        .Q(p_0_out[14]),
        .R(1'b0));
  FDRE \z_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[14]_i_1__0_n_0 ),
        .Q(p_0_out[15]),
        .R(1'b0));
  FDRE \z_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[15]_i_1__0_n_0 ),
        .Q(p_0_out[16]),
        .R(1'b0));
  FDRE \z_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[16]_i_1__0_n_0 ),
        .Q(p_0_out[17]),
        .R(1'b0));
  CARRY4 \z_m_reg[16]_i_2__0 
       (.CI(\z_m_reg[12]_i_2__0_n_0 ),
        .CO({\z_m_reg[16]_i_2__0_n_0 ,\NLW_z_m_reg[16]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[16]_i_2__0_n_4 ,\z_m_reg[16]_i_2__0_n_5 ,\z_m_reg[16]_i_2__0_n_6 ,\z_m_reg[16]_i_2__0_n_7 }),
        .S(p_0_out[17:14]));
  FDRE \z_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[17]_i_1__0_n_0 ),
        .Q(p_0_out[18]),
        .R(1'b0));
  FDRE \z_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[18]_i_1__0_n_0 ),
        .Q(p_0_out[19]),
        .R(1'b0));
  FDRE \z_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[19]_i_1__0_n_0 ),
        .Q(p_0_out[20]),
        .R(1'b0));
  FDRE \z_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[1]_i_1__0_n_0 ),
        .Q(p_0_out[2]),
        .R(1'b0));
  FDRE \z_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[20]_i_1__0_n_0 ),
        .Q(p_0_out[21]),
        .R(1'b0));
  CARRY4 \z_m_reg[20]_i_2__0 
       (.CI(\z_m_reg[16]_i_2__0_n_0 ),
        .CO({\z_m_reg[20]_i_2__0_n_0 ,\NLW_z_m_reg[20]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[20]_i_2__0_n_4 ,\z_m_reg[20]_i_2__0_n_5 ,\z_m_reg[20]_i_2__0_n_6 ,\z_m_reg[20]_i_2__0_n_7 }),
        .S(p_0_out[21:18]));
  FDRE \z_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[21]_i_1__0_n_0 ),
        .Q(p_0_out[22]),
        .R(1'b0));
  FDRE \z_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[22]_i_1__0_n_0 ),
        .Q(p_0_out[23]),
        .R(1'b0));
  FDRE \z_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[23]_i_2__0_n_0 ),
        .Q(\z_m_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \z_m_reg[23]_i_6 
       (.CI(\z_m_reg[20]_i_2__0_n_0 ),
        .CO(\NLW_z_m_reg[23]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_z_m_reg[23]_i_6_O_UNCONNECTED [3],\z_m_reg[23]_i_6_n_5 ,\z_m_reg[23]_i_6_n_6 ,\z_m_reg[23]_i_6_n_7 }),
        .S({1'b0,\z_m_reg_n_0_[23] ,p_0_out[23:22]}));
  FDRE \z_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[2]_i_1__0_n_0 ),
        .Q(p_0_out[3]),
        .R(1'b0));
  FDRE \z_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[3]_i_1__0_n_0 ),
        .Q(p_0_out[4]),
        .R(1'b0));
  FDRE \z_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[4]_i_1__0_n_0 ),
        .Q(p_0_out[5]),
        .R(1'b0));
  CARRY4 \z_m_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\z_m_reg[4]_i_2__0_n_0 ,\NLW_z_m_reg[4]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_out[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[4]_i_2__0_n_4 ,\z_m_reg[4]_i_2__0_n_5 ,\z_m_reg[4]_i_2__0_n_6 ,\z_m_reg[4]_i_2__0_n_7 }),
        .S(p_0_out[5:2]));
  FDRE \z_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[5]_i_1__0_n_0 ),
        .Q(p_0_out[6]),
        .R(1'b0));
  FDRE \z_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[6]_i_1__0_n_0 ),
        .Q(p_0_out[7]),
        .R(1'b0));
  FDRE \z_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[7]_i_1__0_n_0 ),
        .Q(p_0_out[8]),
        .R(1'b0));
  FDRE \z_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[8]_i_1__0_n_0 ),
        .Q(p_0_out[9]),
        .R(1'b0));
  CARRY4 \z_m_reg[8]_i_2__0 
       (.CI(\z_m_reg[4]_i_2__0_n_0 ),
        .CO({\z_m_reg[8]_i_2__0_n_0 ,\NLW_z_m_reg[8]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[8]_i_2__0_n_4 ,\z_m_reg[8]_i_2__0_n_5 ,\z_m_reg[8]_i_2__0_n_6 ,\z_m_reg[8]_i_2__0_n_7 }),
        .S(p_0_out[9:6]));
  FDRE \z_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__0_n_0 ),
        .D(\z_m[9]_i_1__0_n_0 ),
        .Q(p_0_out[10]),
        .R(1'b0));
  FDRE \z_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[0]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \z_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[10]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \z_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[11]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \z_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[12]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \z_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[13]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \z_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[14]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \z_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[15]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \z_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[16]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \z_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[17]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \z_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[18]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \z_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[19]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \z_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[1]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \z_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[20]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \z_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[21]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \z_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[22]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \z_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z_reg[23]_i_1_n_0 ),
        .Q(\z_reg_n_0_[23] ),
        .R(1'b0));
  MUXF7 \z_reg[23]_i_1 
       (.I0(\z[23]_i_2_n_0 ),
        .I1(\z[23]_i_3_n_0 ),
        .O(\z_reg[23]_i_1_n_0 ),
        .S(state[0]));
  FDRE \z_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z_reg[24]_i_1_n_0 ),
        .Q(\z_reg_n_0_[24] ),
        .R(1'b0));
  MUXF7 \z_reg[24]_i_1 
       (.I0(\z[24]_i_2_n_0 ),
        .I1(\z[24]_i_3_n_0 ),
        .O(\z_reg[24]_i_1_n_0 ),
        .S(state[0]));
  FDRE \z_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[25]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \z_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[26]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \z_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[27]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \z_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[28]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[28] ),
        .R(1'b0));
  MUXF7 \z_reg[28]_i_2 
       (.I0(\z[28]_i_4_n_0 ),
        .I1(\z[28]_i_5_n_0 ),
        .O(\z_reg[28]_i_2_n_0 ),
        .S(\z[30]_i_5__1_n_0 ));
  FDRE \z_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[29]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[29] ),
        .R(1'b0));
  CARRY4 \z_reg[29]_i_8 
       (.CI(1'b0),
        .CO({z2,\NLW_z_reg[29]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_z_reg[29]_i_8_O_UNCONNECTED [3:0]),
        .S({\z_e_reg_n_0_[9] ,\z[29]_i_10_n_0 ,\z[29]_i_11_n_0 ,\z[29]_i_12_n_0 }));
  FDRE \z_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[2]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \z_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[30]_i_1_n_0 ),
        .Q(\z_reg_n_0_[30] ),
        .R(1'b0));
  MUXF7 \z_reg[30]_i_3 
       (.I0(\z[30]_i_6__1_n_0 ),
        .I1(\z[30]_i_7__0_n_0 ),
        .O(\z_reg[30]_i_3_n_0 ),
        .S(\z[30]_i_5__1_n_0 ));
  FDRE \z_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[31]_i_2__0_n_0 ),
        .Q(\z_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \z_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[3]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \z_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[4]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \z_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[5]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \z_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[6]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \z_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[7]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \z_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[8]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \z_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__0_n_0 ),
        .D(\z[9]_i_1__0_n_0 ),
        .Q(\z_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_10
       (.I0(\a_m_reg_n_0_[21] ),
        .I1(\b_m_reg_n_0_[21] ),
        .I2(\a_m_reg_n_0_[20] ),
        .I3(\b_m_reg_n_0_[20] ),
        .O(z_s_i_10_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_11
       (.I0(\a_m_reg_n_0_[19] ),
        .I1(\b_m_reg_n_0_[19] ),
        .I2(\a_m_reg_n_0_[18] ),
        .I3(\b_m_reg_n_0_[18] ),
        .O(z_s_i_11_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_12
       (.I0(\a_m_reg_n_0_[17] ),
        .I1(\b_m_reg_n_0_[17] ),
        .I2(\a_m_reg_n_0_[16] ),
        .I3(\b_m_reg_n_0_[16] ),
        .O(z_s_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_13
       (.I0(\b_m_reg_n_0_[23] ),
        .I1(\a_m_reg_n_0_[23] ),
        .I2(\b_m_reg_n_0_[22] ),
        .I3(\a_m_reg_n_0_[22] ),
        .O(z_s_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_14
       (.I0(\b_m_reg_n_0_[21] ),
        .I1(\a_m_reg_n_0_[21] ),
        .I2(\b_m_reg_n_0_[20] ),
        .I3(\a_m_reg_n_0_[20] ),
        .O(z_s_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_15
       (.I0(\b_m_reg_n_0_[19] ),
        .I1(\a_m_reg_n_0_[19] ),
        .I2(\b_m_reg_n_0_[18] ),
        .I3(\a_m_reg_n_0_[18] ),
        .O(z_s_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_16
       (.I0(\b_m_reg_n_0_[17] ),
        .I1(\a_m_reg_n_0_[17] ),
        .I2(\b_m_reg_n_0_[16] ),
        .I3(\a_m_reg_n_0_[16] ),
        .O(z_s_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_18
       (.I0(\a_m_reg_n_0_[15] ),
        .I1(\b_m_reg_n_0_[15] ),
        .I2(\a_m_reg_n_0_[14] ),
        .I3(\b_m_reg_n_0_[14] ),
        .O(z_s_i_18_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_19
       (.I0(\a_m_reg_n_0_[13] ),
        .I1(\b_m_reg_n_0_[13] ),
        .I2(\a_m_reg_n_0_[12] ),
        .I3(\b_m_reg_n_0_[12] ),
        .O(z_s_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    z_s_i_1__0
       (.I0(a_s_reg_n_0),
        .I1(z_s_reg_i_2_n_2),
        .I2(b_s),
        .O(z_s_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_20
       (.I0(\a_m_reg_n_0_[11] ),
        .I1(\b_m_reg_n_0_[11] ),
        .I2(\a_m_reg_n_0_[10] ),
        .I3(\b_m_reg_n_0_[10] ),
        .O(z_s_i_20_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_21
       (.I0(\a_m_reg_n_0_[9] ),
        .I1(\b_m_reg_n_0_[9] ),
        .I2(\a_m_reg_n_0_[8] ),
        .I3(\b_m_reg_n_0_[8] ),
        .O(z_s_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_22
       (.I0(\b_m_reg_n_0_[15] ),
        .I1(\a_m_reg_n_0_[15] ),
        .I2(\b_m_reg_n_0_[14] ),
        .I3(\a_m_reg_n_0_[14] ),
        .O(z_s_i_22_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_23
       (.I0(\b_m_reg_n_0_[13] ),
        .I1(\a_m_reg_n_0_[13] ),
        .I2(\b_m_reg_n_0_[12] ),
        .I3(\a_m_reg_n_0_[12] ),
        .O(z_s_i_23_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_24
       (.I0(\b_m_reg_n_0_[11] ),
        .I1(\a_m_reg_n_0_[11] ),
        .I2(\b_m_reg_n_0_[10] ),
        .I3(\a_m_reg_n_0_[10] ),
        .O(z_s_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_25
       (.I0(\b_m_reg_n_0_[9] ),
        .I1(\a_m_reg_n_0_[9] ),
        .I2(\b_m_reg_n_0_[8] ),
        .I3(\a_m_reg_n_0_[8] ),
        .O(z_s_i_25_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_26
       (.I0(\a_m_reg_n_0_[7] ),
        .I1(\b_m_reg_n_0_[7] ),
        .I2(\a_m_reg_n_0_[6] ),
        .I3(\b_m_reg_n_0_[6] ),
        .O(z_s_i_26_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_27
       (.I0(\a_m_reg_n_0_[5] ),
        .I1(\b_m_reg_n_0_[5] ),
        .I2(\a_m_reg_n_0_[4] ),
        .I3(\b_m_reg_n_0_[4] ),
        .O(z_s_i_27_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_28
       (.I0(\a_m_reg_n_0_[3] ),
        .I1(\b_m_reg_n_0_[3] ),
        .I2(\a_m_reg_n_0_[2] ),
        .I3(\b_m_reg_n_0_[2] ),
        .O(z_s_i_28_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_29
       (.I0(\a_m_reg_n_0_[1] ),
        .I1(\b_m_reg_n_0_[1] ),
        .I2(\a_m_reg_n_0_[0] ),
        .I3(\b_m_reg_n_0_[0] ),
        .O(z_s_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_30
       (.I0(\b_m_reg_n_0_[7] ),
        .I1(\a_m_reg_n_0_[7] ),
        .I2(\b_m_reg_n_0_[6] ),
        .I3(\a_m_reg_n_0_[6] ),
        .O(z_s_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_31
       (.I0(\b_m_reg_n_0_[5] ),
        .I1(\a_m_reg_n_0_[5] ),
        .I2(\b_m_reg_n_0_[4] ),
        .I3(\a_m_reg_n_0_[4] ),
        .O(z_s_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_32
       (.I0(\b_m_reg_n_0_[3] ),
        .I1(\a_m_reg_n_0_[3] ),
        .I2(\b_m_reg_n_0_[2] ),
        .I3(\a_m_reg_n_0_[2] ),
        .O(z_s_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_33
       (.I0(\b_m_reg_n_0_[1] ),
        .I1(\a_m_reg_n_0_[1] ),
        .I2(\b_m_reg_n_0_[0] ),
        .I3(\a_m_reg_n_0_[0] ),
        .O(z_s_i_33_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    z_s_i_4
       (.I0(\a_m_reg_n_0_[26] ),
        .I1(\b_m_reg_n_0_[26] ),
        .O(z_s_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_5
       (.I0(\a_m_reg_n_0_[25] ),
        .I1(\b_m_reg_n_0_[25] ),
        .I2(\a_m_reg_n_0_[24] ),
        .I3(\b_m_reg_n_0_[24] ),
        .O(z_s_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    z_s_i_6
       (.I0(\b_m_reg_n_0_[26] ),
        .I1(\a_m_reg_n_0_[26] ),
        .O(z_s_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    z_s_i_7
       (.I0(\b_m_reg_n_0_[25] ),
        .I1(\a_m_reg_n_0_[25] ),
        .I2(\b_m_reg_n_0_[24] ),
        .I3(\a_m_reg_n_0_[24] ),
        .O(z_s_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    z_s_i_9
       (.I0(\a_m_reg_n_0_[23] ),
        .I1(\b_m_reg_n_0_[23] ),
        .I2(\a_m_reg_n_0_[22] ),
        .I3(\b_m_reg_n_0_[22] ),
        .O(z_s_i_9_n_0));
  FDRE z_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(\sum[27]_i_1_n_0 ),
        .D(z_s_i_1__0_n_0),
        .Q(z_s),
        .R(1'b0));
  CARRY4 z_s_reg_i_17
       (.CI(1'b0),
        .CO({z_s_reg_i_17_n_0,NLW_z_s_reg_i_17_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({z_s_i_26_n_0,z_s_i_27_n_0,z_s_i_28_n_0,z_s_i_29_n_0}),
        .O(NLW_z_s_reg_i_17_O_UNCONNECTED[3:0]),
        .S({z_s_i_30_n_0,z_s_i_31_n_0,z_s_i_32_n_0,z_s_i_33_n_0}));
  CARRY4 z_s_reg_i_2
       (.CI(z_s_reg_i_3_n_0),
        .CO({NLW_z_s_reg_i_2_CO_UNCONNECTED[3:2],z_s_reg_i_2_n_2,NLW_z_s_reg_i_2_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,z_s_i_4_n_0,z_s_i_5_n_0}),
        .O(NLW_z_s_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,z_s_i_6_n_0,z_s_i_7_n_0}));
  CARRY4 z_s_reg_i_3
       (.CI(z_s_reg_i_8_n_0),
        .CO({z_s_reg_i_3_n_0,NLW_z_s_reg_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({z_s_i_9_n_0,z_s_i_10_n_0,z_s_i_11_n_0,z_s_i_12_n_0}),
        .O(NLW_z_s_reg_i_3_O_UNCONNECTED[3:0]),
        .S({z_s_i_13_n_0,z_s_i_14_n_0,z_s_i_15_n_0,z_s_i_16_n_0}));
  CARRY4 z_s_reg_i_8
       (.CI(z_s_reg_i_17_n_0),
        .CO({z_s_reg_i_8_n_0,NLW_z_s_reg_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({z_s_i_18_n_0,z_s_i_19_n_0,z_s_i_20_n_0,z_s_i_21_n_0}),
        .O(NLW_z_s_reg_i_8_O_UNCONNECTED[3:0]),
        .S({z_s_i_22_n_0,z_s_i_23_n_0,z_s_i_24_n_0,z_s_i_25_n_0}));
endmodule

module divider
   (\result_reg[31] ,
    output_z,
    \result_reg[13] ,
    \result_reg[12] ,
    \result_reg[10] ,
    \result_reg[9] ,
    \result_reg[8] ,
    \result_reg[7] ,
    \result_reg[6] ,
    \result_reg[5] ,
    \result_reg[4] ,
    \result_reg[3] ,
    \result_reg[0] ,
    \state_reg[4] ,
    s_input_a_ack_reg_0,
    s_input_b_ack_reg_0,
    divider_z_stb,
    Q,
    \s_output_z_reg[31]_0 ,
    \state_reg[1] ,
    s_input_a_ack_reg_1,
    divider_a_stb_reg,
    divider_b_stb_reg,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF,
    divider_z_ack_reg,
    \divider_b_reg[31] ,
    \divider_a_reg[31] ,
    divider_z_ack);
  output \result_reg[31] ;
  output [19:0]output_z;
  output \result_reg[13] ;
  output \result_reg[12] ;
  output \result_reg[10] ;
  output \result_reg[9] ;
  output \result_reg[8] ;
  output \result_reg[7] ;
  output \result_reg[6] ;
  output \result_reg[5] ;
  output \result_reg[4] ;
  output \result_reg[3] ;
  output \result_reg[0] ;
  output \state_reg[4] ;
  output s_input_a_ack_reg_0;
  output s_input_b_ack_reg_0;
  output divider_z_stb;
  input [4:0]Q;
  input [11:0]\s_output_z_reg[31]_0 ;
  input \state_reg[1] ;
  input s_input_a_ack_reg_1;
  input divider_a_stb_reg;
  input divider_b_stb_reg;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;
  input divider_z_ack_reg;
  input [31:0]\divider_b_reg[31] ;
  input [31:0]\divider_a_reg[31] ;
  input divider_z_ack;

  wire ETH_CLK_OBUF;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2__1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_10_n_0 ;
  wire \FSM_sequential_state[3]_i_11_n_0 ;
  wire \FSM_sequential_state[3]_i_12_n_0 ;
  wire \FSM_sequential_state[3]_i_13_n_0 ;
  wire \FSM_sequential_state[3]_i_14_n_0 ;
  wire \FSM_sequential_state[3]_i_15_n_0 ;
  wire \FSM_sequential_state[3]_i_16_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_2_n_0 ;
  wire \FSM_sequential_state[3]_i_3_n_0 ;
  wire \FSM_sequential_state[3]_i_4_n_0 ;
  wire \FSM_sequential_state[3]_i_5_n_0 ;
  wire \FSM_sequential_state[3]_i_6_n_0 ;
  wire \FSM_sequential_state[3]_i_8_n_0 ;
  wire INTERNAL_RST_reg;
  wire [4:0]Q;
  wire [31:23]a;
  wire \a[31]_i_1_n_0 ;
  wire \a_e[0]_i_1_n_0 ;
  wire \a_e[1]_i_1_n_0 ;
  wire \a_e[1]_i_2_n_0 ;
  wire \a_e[2]_i_1_n_0 ;
  wire \a_e[2]_i_2_n_0 ;
  wire \a_e[3]_i_1_n_0 ;
  wire \a_e[3]_i_2_n_0 ;
  wire \a_e[3]_i_3_n_0 ;
  wire \a_e[4]_i_1_n_0 ;
  wire \a_e[4]_i_2_n_0 ;
  wire \a_e[4]_i_3_n_0 ;
  wire \a_e[5]_i_1_n_0 ;
  wire \a_e[5]_i_2_n_0 ;
  wire \a_e[5]_i_3_n_0 ;
  wire \a_e[6]_i_1_n_0 ;
  wire \a_e[6]_i_2_n_0 ;
  wire \a_e[7]_i_1_n_0 ;
  wire \a_e[7]_i_2_n_0 ;
  wire \a_e[7]_i_3_n_0 ;
  wire \a_e[8]_i_1_n_0 ;
  wire \a_e[9]_i_1_n_0 ;
  wire \a_e[9]_i_2_n_0 ;
  wire \a_e[9]_i_3_n_0 ;
  wire \a_e[9]_i_4_n_0 ;
  wire \a_e[9]_i_5_n_0 ;
  wire \a_e_reg_n_0_[0] ;
  wire \a_e_reg_n_0_[1] ;
  wire \a_e_reg_n_0_[2] ;
  wire \a_e_reg_n_0_[3] ;
  wire \a_e_reg_n_0_[4] ;
  wire \a_e_reg_n_0_[5] ;
  wire \a_e_reg_n_0_[6] ;
  wire \a_e_reg_n_0_[7] ;
  wire \a_e_reg_n_0_[8] ;
  wire \a_e_reg_n_0_[9] ;
  wire [0:0]a_m;
  wire \a_m[0]_i_1_n_0 ;
  wire \a_m[10]_i_1_n_0 ;
  wire \a_m[11]_i_1_n_0 ;
  wire \a_m[12]_i_1_n_0 ;
  wire \a_m[13]_i_1_n_0 ;
  wire \a_m[14]_i_1_n_0 ;
  wire \a_m[15]_i_1_n_0 ;
  wire \a_m[16]_i_1_n_0 ;
  wire \a_m[17]_i_1_n_0 ;
  wire \a_m[18]_i_1_n_0 ;
  wire \a_m[19]_i_1_n_0 ;
  wire \a_m[1]_i_1_n_0 ;
  wire \a_m[20]_i_1_n_0 ;
  wire \a_m[21]_i_1_n_0 ;
  wire \a_m[22]_i_2_n_0 ;
  wire \a_m[23]_i_1_n_0 ;
  wire \a_m[23]_i_2__0_n_0 ;
  wire \a_m[23]_i_3_n_0 ;
  wire \a_m[23]_i_4_n_0 ;
  wire \a_m[23]_i_5_n_0 ;
  wire \a_m[23]_i_6_n_0 ;
  wire \a_m[2]_i_1_n_0 ;
  wire \a_m[3]_i_1_n_0 ;
  wire \a_m[4]_i_1_n_0 ;
  wire \a_m[5]_i_1_n_0 ;
  wire \a_m[6]_i_1_n_0 ;
  wire \a_m[7]_i_1_n_0 ;
  wire \a_m[8]_i_1_n_0 ;
  wire \a_m[9]_i_1_n_0 ;
  wire \a_m_reg_n_0_[0] ;
  wire \a_m_reg_n_0_[10] ;
  wire \a_m_reg_n_0_[11] ;
  wire \a_m_reg_n_0_[12] ;
  wire \a_m_reg_n_0_[13] ;
  wire \a_m_reg_n_0_[14] ;
  wire \a_m_reg_n_0_[15] ;
  wire \a_m_reg_n_0_[16] ;
  wire \a_m_reg_n_0_[17] ;
  wire \a_m_reg_n_0_[18] ;
  wire \a_m_reg_n_0_[19] ;
  wire \a_m_reg_n_0_[1] ;
  wire \a_m_reg_n_0_[20] ;
  wire \a_m_reg_n_0_[21] ;
  wire \a_m_reg_n_0_[22] ;
  wire \a_m_reg_n_0_[23] ;
  wire \a_m_reg_n_0_[2] ;
  wire \a_m_reg_n_0_[3] ;
  wire \a_m_reg_n_0_[4] ;
  wire \a_m_reg_n_0_[5] ;
  wire \a_m_reg_n_0_[6] ;
  wire \a_m_reg_n_0_[7] ;
  wire \a_m_reg_n_0_[8] ;
  wire \a_m_reg_n_0_[9] ;
  wire \a_reg_n_0_[0] ;
  wire \a_reg_n_0_[10] ;
  wire \a_reg_n_0_[11] ;
  wire \a_reg_n_0_[12] ;
  wire \a_reg_n_0_[13] ;
  wire \a_reg_n_0_[14] ;
  wire \a_reg_n_0_[15] ;
  wire \a_reg_n_0_[16] ;
  wire \a_reg_n_0_[17] ;
  wire \a_reg_n_0_[18] ;
  wire \a_reg_n_0_[19] ;
  wire \a_reg_n_0_[1] ;
  wire \a_reg_n_0_[20] ;
  wire \a_reg_n_0_[21] ;
  wire \a_reg_n_0_[22] ;
  wire \a_reg_n_0_[2] ;
  wire \a_reg_n_0_[3] ;
  wire \a_reg_n_0_[4] ;
  wire \a_reg_n_0_[5] ;
  wire \a_reg_n_0_[6] ;
  wire \a_reg_n_0_[7] ;
  wire \a_reg_n_0_[8] ;
  wire \a_reg_n_0_[9] ;
  wire a_s_i_1_n_0;
  wire a_s_reg_n_0;
  wire [31:23]b;
  wire \b[31]_i_1_n_0 ;
  wire \b_e[0]_i_1_n_0 ;
  wire \b_e[1]_i_1_n_0 ;
  wire \b_e[1]_i_2_n_0 ;
  wire \b_e[2]_i_1_n_0 ;
  wire \b_e[2]_i_2_n_0 ;
  wire \b_e[2]_i_3_n_0 ;
  wire \b_e[3]_i_1_n_0 ;
  wire \b_e[3]_i_2_n_0 ;
  wire \b_e[3]_i_3_n_0 ;
  wire \b_e[4]_i_1_n_0 ;
  wire \b_e[4]_i_2_n_0 ;
  wire \b_e[4]_i_3_n_0 ;
  wire \b_e[5]_i_1_n_0 ;
  wire \b_e[5]_i_2_n_0 ;
  wire \b_e[5]_i_3_n_0 ;
  wire \b_e[6]_i_1_n_0 ;
  wire \b_e[6]_i_2_n_0 ;
  wire \b_e[6]_i_3_n_0 ;
  wire \b_e[7]_i_1_n_0 ;
  wire \b_e[7]_i_2_n_0 ;
  wire \b_e[7]_i_3_n_0 ;
  wire \b_e[8]_i_1_n_0 ;
  wire \b_e[9]_i_1_n_0 ;
  wire \b_e[9]_i_2_n_0 ;
  wire \b_e[9]_i_3_n_0 ;
  wire \b_e[9]_i_4_n_0 ;
  wire \b_e[9]_i_5_n_0 ;
  wire \b_e[9]_i_6_n_0 ;
  wire \b_e_reg_n_0_[0] ;
  wire \b_e_reg_n_0_[1] ;
  wire \b_e_reg_n_0_[2] ;
  wire \b_e_reg_n_0_[3] ;
  wire \b_e_reg_n_0_[4] ;
  wire \b_e_reg_n_0_[5] ;
  wire \b_e_reg_n_0_[6] ;
  wire \b_e_reg_n_0_[7] ;
  wire \b_e_reg_n_0_[8] ;
  wire \b_e_reg_n_0_[9] ;
  wire [0:0]b_m;
  wire \b_m[0]_i_1_n_0 ;
  wire \b_m[10]_i_1_n_0 ;
  wire \b_m[11]_i_1_n_0 ;
  wire \b_m[12]_i_1_n_0 ;
  wire \b_m[13]_i_1_n_0 ;
  wire \b_m[14]_i_1_n_0 ;
  wire \b_m[15]_i_1_n_0 ;
  wire \b_m[16]_i_1_n_0 ;
  wire \b_m[17]_i_1_n_0 ;
  wire \b_m[18]_i_1_n_0 ;
  wire \b_m[19]_i_1_n_0 ;
  wire \b_m[1]_i_1_n_0 ;
  wire \b_m[20]_i_1_n_0 ;
  wire \b_m[21]_i_1_n_0 ;
  wire \b_m[22]_i_2_n_0 ;
  wire \b_m[23]_i_1_n_0 ;
  wire \b_m[23]_i_2_n_0 ;
  wire \b_m[23]_i_3_n_0 ;
  wire \b_m[23]_i_4_n_0 ;
  wire \b_m[2]_i_1_n_0 ;
  wire \b_m[3]_i_1_n_0 ;
  wire \b_m[4]_i_1_n_0 ;
  wire \b_m[5]_i_1_n_0 ;
  wire \b_m[6]_i_1_n_0 ;
  wire \b_m[7]_i_1_n_0 ;
  wire \b_m[8]_i_1_n_0 ;
  wire \b_m[9]_i_1_n_0 ;
  wire \b_m_reg_n_0_[0] ;
  wire \b_m_reg_n_0_[10] ;
  wire \b_m_reg_n_0_[11] ;
  wire \b_m_reg_n_0_[12] ;
  wire \b_m_reg_n_0_[13] ;
  wire \b_m_reg_n_0_[14] ;
  wire \b_m_reg_n_0_[15] ;
  wire \b_m_reg_n_0_[16] ;
  wire \b_m_reg_n_0_[17] ;
  wire \b_m_reg_n_0_[18] ;
  wire \b_m_reg_n_0_[19] ;
  wire \b_m_reg_n_0_[1] ;
  wire \b_m_reg_n_0_[20] ;
  wire \b_m_reg_n_0_[21] ;
  wire \b_m_reg_n_0_[22] ;
  wire \b_m_reg_n_0_[23] ;
  wire \b_m_reg_n_0_[2] ;
  wire \b_m_reg_n_0_[3] ;
  wire \b_m_reg_n_0_[4] ;
  wire \b_m_reg_n_0_[5] ;
  wire \b_m_reg_n_0_[6] ;
  wire \b_m_reg_n_0_[7] ;
  wire \b_m_reg_n_0_[8] ;
  wire \b_m_reg_n_0_[9] ;
  wire \b_reg_n_0_[0] ;
  wire \b_reg_n_0_[10] ;
  wire \b_reg_n_0_[11] ;
  wire \b_reg_n_0_[12] ;
  wire \b_reg_n_0_[13] ;
  wire \b_reg_n_0_[14] ;
  wire \b_reg_n_0_[15] ;
  wire \b_reg_n_0_[16] ;
  wire \b_reg_n_0_[17] ;
  wire \b_reg_n_0_[18] ;
  wire \b_reg_n_0_[19] ;
  wire \b_reg_n_0_[1] ;
  wire \b_reg_n_0_[20] ;
  wire \b_reg_n_0_[21] ;
  wire \b_reg_n_0_[22] ;
  wire \b_reg_n_0_[2] ;
  wire \b_reg_n_0_[3] ;
  wire \b_reg_n_0_[4] ;
  wire \b_reg_n_0_[5] ;
  wire \b_reg_n_0_[6] ;
  wire \b_reg_n_0_[7] ;
  wire \b_reg_n_0_[8] ;
  wire \b_reg_n_0_[9] ;
  wire b_s;
  wire b_s_i_1_n_0;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_1_n_0 ;
  wire \count[5]_i_1_n_0 ;
  wire \count[5]_i_2_n_0 ;
  wire \count[5]_i_3_n_0 ;
  wire \count[5]_i_4_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire \count_reg_n_0_[4] ;
  wire \count_reg_n_0_[5] ;
  wire \dividend[27]_i_1_n_0 ;
  wire \dividend[28]_i_1_n_0 ;
  wire \dividend[29]_i_1_n_0 ;
  wire \dividend[30]_i_1_n_0 ;
  wire \dividend[31]_i_1_n_0 ;
  wire \dividend[32]_i_1_n_0 ;
  wire \dividend[33]_i_1_n_0 ;
  wire \dividend[34]_i_1_n_0 ;
  wire \dividend[35]_i_1_n_0 ;
  wire \dividend[36]_i_1_n_0 ;
  wire \dividend[37]_i_1_n_0 ;
  wire \dividend[38]_i_1_n_0 ;
  wire \dividend[39]_i_1_n_0 ;
  wire \dividend[40]_i_1_n_0 ;
  wire \dividend[41]_i_1_n_0 ;
  wire \dividend[42]_i_1_n_0 ;
  wire \dividend[43]_i_1_n_0 ;
  wire \dividend[44]_i_1_n_0 ;
  wire \dividend[45]_i_1_n_0 ;
  wire \dividend[46]_i_1_n_0 ;
  wire \dividend[47]_i_1_n_0 ;
  wire \dividend[48]_i_1_n_0 ;
  wire \dividend[49]_i_1_n_0 ;
  wire \dividend[50]_i_1_n_0 ;
  wire \dividend[50]_i_2_n_0 ;
  wire \dividend_reg_n_0_[27] ;
  wire \dividend_reg_n_0_[28] ;
  wire \dividend_reg_n_0_[29] ;
  wire \dividend_reg_n_0_[30] ;
  wire \dividend_reg_n_0_[31] ;
  wire \dividend_reg_n_0_[32] ;
  wire \dividend_reg_n_0_[33] ;
  wire \dividend_reg_n_0_[34] ;
  wire \dividend_reg_n_0_[35] ;
  wire \dividend_reg_n_0_[36] ;
  wire \dividend_reg_n_0_[37] ;
  wire \dividend_reg_n_0_[38] ;
  wire \dividend_reg_n_0_[39] ;
  wire \dividend_reg_n_0_[40] ;
  wire \dividend_reg_n_0_[41] ;
  wire \dividend_reg_n_0_[42] ;
  wire \dividend_reg_n_0_[43] ;
  wire \dividend_reg_n_0_[44] ;
  wire \dividend_reg_n_0_[45] ;
  wire \dividend_reg_n_0_[46] ;
  wire \dividend_reg_n_0_[47] ;
  wire \dividend_reg_n_0_[48] ;
  wire \dividend_reg_n_0_[49] ;
  wire [31:0]\divider_a_reg[31] ;
  wire divider_a_stb_reg;
  wire [31:0]\divider_b_reg[31] ;
  wire divider_b_stb_reg;
  wire [31:0]divider_z;
  wire divider_z_ack;
  wire divider_z_ack_reg;
  wire divider_z_stb;
  wire [23:0]divisor;
  wire guard;
  wire guard_i_1_n_0;
  wire guard_i_2_n_0;
  wire [19:0]output_z;
  wire [23:0]p_0_out;
  wire p_1_in;
  wire [50:0]p_1_out;
  wire [23:0]p_2_in;
  wire [3:0]quotient;
  wire \quotient[0]_i_1_n_0 ;
  wire \quotient[26]_i_1_n_0 ;
  wire \quotient_reg_n_0_[0] ;
  wire \quotient_reg_n_0_[1] ;
  wire \remainder[0]_i_1_n_0 ;
  wire \remainder[10]_i_1_n_0 ;
  wire \remainder[11]_i_1_n_0 ;
  wire \remainder[11]_i_3_n_0 ;
  wire \remainder[11]_i_4_n_0 ;
  wire \remainder[11]_i_5_n_0 ;
  wire \remainder[11]_i_6_n_0 ;
  wire \remainder[12]_i_1_n_0 ;
  wire \remainder[13]_i_1_n_0 ;
  wire \remainder[14]_i_1_n_0 ;
  wire \remainder[15]_i_1_n_0 ;
  wire \remainder[15]_i_3_n_0 ;
  wire \remainder[15]_i_4_n_0 ;
  wire \remainder[15]_i_5_n_0 ;
  wire \remainder[15]_i_6_n_0 ;
  wire \remainder[16]_i_1_n_0 ;
  wire \remainder[17]_i_1_n_0 ;
  wire \remainder[18]_i_1_n_0 ;
  wire \remainder[19]_i_1_n_0 ;
  wire \remainder[19]_i_3_n_0 ;
  wire \remainder[19]_i_4_n_0 ;
  wire \remainder[19]_i_5_n_0 ;
  wire \remainder[19]_i_6_n_0 ;
  wire \remainder[1]_i_1_n_0 ;
  wire \remainder[20]_i_1_n_0 ;
  wire \remainder[21]_i_1_n_0 ;
  wire \remainder[22]_i_1_n_0 ;
  wire \remainder[23]_i_1_n_0 ;
  wire \remainder[23]_i_3_n_0 ;
  wire \remainder[23]_i_4_n_0 ;
  wire \remainder[23]_i_5_n_0 ;
  wire \remainder[23]_i_6_n_0 ;
  wire \remainder[24]_i_1_n_0 ;
  wire \remainder[25]_i_1_n_0 ;
  wire \remainder[26]_i_1_n_0 ;
  wire \remainder[27]_i_1_n_0 ;
  wire \remainder[27]_i_3_n_0 ;
  wire \remainder[27]_i_4_n_0 ;
  wire \remainder[27]_i_5_n_0 ;
  wire \remainder[27]_i_6_n_0 ;
  wire \remainder[28]_i_1_n_0 ;
  wire \remainder[29]_i_1_n_0 ;
  wire \remainder[2]_i_1_n_0 ;
  wire \remainder[30]_i_1_n_0 ;
  wire \remainder[31]_i_1_n_0 ;
  wire \remainder[31]_i_3_n_0 ;
  wire \remainder[31]_i_4_n_0 ;
  wire \remainder[31]_i_5_n_0 ;
  wire \remainder[31]_i_6_n_0 ;
  wire \remainder[32]_i_1_n_0 ;
  wire \remainder[33]_i_1_n_0 ;
  wire \remainder[34]_i_1_n_0 ;
  wire \remainder[35]_i_1_n_0 ;
  wire \remainder[35]_i_3_n_0 ;
  wire \remainder[35]_i_4_n_0 ;
  wire \remainder[35]_i_5_n_0 ;
  wire \remainder[35]_i_6_n_0 ;
  wire \remainder[36]_i_1_n_0 ;
  wire \remainder[37]_i_1_n_0 ;
  wire \remainder[38]_i_1_n_0 ;
  wire \remainder[39]_i_1_n_0 ;
  wire \remainder[39]_i_3_n_0 ;
  wire \remainder[39]_i_4_n_0 ;
  wire \remainder[39]_i_5_n_0 ;
  wire \remainder[39]_i_6_n_0 ;
  wire \remainder[3]_i_1_n_0 ;
  wire \remainder[3]_i_3_n_0 ;
  wire \remainder[3]_i_4_n_0 ;
  wire \remainder[3]_i_5_n_0 ;
  wire \remainder[3]_i_6_n_0 ;
  wire \remainder[40]_i_1_n_0 ;
  wire \remainder[41]_i_1_n_0 ;
  wire \remainder[42]_i_1_n_0 ;
  wire \remainder[43]_i_1_n_0 ;
  wire \remainder[43]_i_3_n_0 ;
  wire \remainder[43]_i_4_n_0 ;
  wire \remainder[43]_i_5_n_0 ;
  wire \remainder[43]_i_6_n_0 ;
  wire \remainder[44]_i_1_n_0 ;
  wire \remainder[45]_i_1_n_0 ;
  wire \remainder[46]_i_1_n_0 ;
  wire \remainder[47]_i_1_n_0 ;
  wire \remainder[47]_i_3_n_0 ;
  wire \remainder[47]_i_4_n_0 ;
  wire \remainder[47]_i_5_n_0 ;
  wire \remainder[47]_i_6_n_0 ;
  wire \remainder[48]_i_1_n_0 ;
  wire \remainder[49]_i_1_n_0 ;
  wire \remainder[4]_i_1_n_0 ;
  wire \remainder[50]_i_10_n_0 ;
  wire \remainder[50]_i_11_n_0 ;
  wire \remainder[50]_i_13_n_0 ;
  wire \remainder[50]_i_14_n_0 ;
  wire \remainder[50]_i_15_n_0 ;
  wire \remainder[50]_i_16_n_0 ;
  wire \remainder[50]_i_17_n_0 ;
  wire \remainder[50]_i_18_n_0 ;
  wire \remainder[50]_i_19_n_0 ;
  wire \remainder[50]_i_20_n_0 ;
  wire \remainder[50]_i_22_n_0 ;
  wire \remainder[50]_i_23_n_0 ;
  wire \remainder[50]_i_24_n_0 ;
  wire \remainder[50]_i_25_n_0 ;
  wire \remainder[50]_i_26_n_0 ;
  wire \remainder[50]_i_27_n_0 ;
  wire \remainder[50]_i_28_n_0 ;
  wire \remainder[50]_i_29_n_0 ;
  wire \remainder[50]_i_2_n_0 ;
  wire \remainder[50]_i_31_n_0 ;
  wire \remainder[50]_i_32_n_0 ;
  wire \remainder[50]_i_33_n_0 ;
  wire \remainder[50]_i_34_n_0 ;
  wire \remainder[50]_i_35_n_0 ;
  wire \remainder[50]_i_36_n_0 ;
  wire \remainder[50]_i_37_n_0 ;
  wire \remainder[50]_i_38_n_0 ;
  wire \remainder[50]_i_40_n_0 ;
  wire \remainder[50]_i_41_n_0 ;
  wire \remainder[50]_i_42_n_0 ;
  wire \remainder[50]_i_43_n_0 ;
  wire \remainder[50]_i_44_n_0 ;
  wire \remainder[50]_i_45_n_0 ;
  wire \remainder[50]_i_46_n_0 ;
  wire \remainder[50]_i_47_n_0 ;
  wire \remainder[50]_i_49_n_0 ;
  wire \remainder[50]_i_50_n_0 ;
  wire \remainder[50]_i_51_n_0 ;
  wire \remainder[50]_i_52_n_0 ;
  wire \remainder[50]_i_53_n_0 ;
  wire \remainder[50]_i_54_n_0 ;
  wire \remainder[50]_i_55_n_0 ;
  wire \remainder[50]_i_56_n_0 ;
  wire \remainder[50]_i_57_n_0 ;
  wire \remainder[50]_i_58_n_0 ;
  wire \remainder[50]_i_59_n_0 ;
  wire \remainder[50]_i_60_n_0 ;
  wire \remainder[50]_i_61_n_0 ;
  wire \remainder[50]_i_62_n_0 ;
  wire \remainder[50]_i_63_n_0 ;
  wire \remainder[50]_i_64_n_0 ;
  wire \remainder[50]_i_6_n_0 ;
  wire \remainder[50]_i_7_n_0 ;
  wire \remainder[50]_i_8_n_0 ;
  wire \remainder[50]_i_9_n_0 ;
  wire \remainder[5]_i_1_n_0 ;
  wire \remainder[6]_i_1_n_0 ;
  wire \remainder[7]_i_1_n_0 ;
  wire \remainder[7]_i_3_n_0 ;
  wire \remainder[7]_i_4_n_0 ;
  wire \remainder[7]_i_5_n_0 ;
  wire \remainder[7]_i_6_n_0 ;
  wire \remainder[8]_i_1_n_0 ;
  wire \remainder[9]_i_1_n_0 ;
  wire \remainder_reg[11]_i_2_n_0 ;
  wire \remainder_reg[11]_i_2_n_4 ;
  wire \remainder_reg[11]_i_2_n_5 ;
  wire \remainder_reg[11]_i_2_n_6 ;
  wire \remainder_reg[11]_i_2_n_7 ;
  wire \remainder_reg[15]_i_2_n_0 ;
  wire \remainder_reg[15]_i_2_n_4 ;
  wire \remainder_reg[15]_i_2_n_5 ;
  wire \remainder_reg[15]_i_2_n_6 ;
  wire \remainder_reg[15]_i_2_n_7 ;
  wire \remainder_reg[19]_i_2_n_0 ;
  wire \remainder_reg[19]_i_2_n_4 ;
  wire \remainder_reg[19]_i_2_n_5 ;
  wire \remainder_reg[19]_i_2_n_6 ;
  wire \remainder_reg[19]_i_2_n_7 ;
  wire \remainder_reg[23]_i_2_n_0 ;
  wire \remainder_reg[23]_i_2_n_4 ;
  wire \remainder_reg[23]_i_2_n_5 ;
  wire \remainder_reg[23]_i_2_n_6 ;
  wire \remainder_reg[23]_i_2_n_7 ;
  wire \remainder_reg[27]_i_2_n_0 ;
  wire \remainder_reg[27]_i_2_n_4 ;
  wire \remainder_reg[27]_i_2_n_5 ;
  wire \remainder_reg[27]_i_2_n_6 ;
  wire \remainder_reg[27]_i_2_n_7 ;
  wire \remainder_reg[31]_i_2_n_0 ;
  wire \remainder_reg[31]_i_2_n_4 ;
  wire \remainder_reg[31]_i_2_n_5 ;
  wire \remainder_reg[31]_i_2_n_6 ;
  wire \remainder_reg[31]_i_2_n_7 ;
  wire \remainder_reg[35]_i_2_n_0 ;
  wire \remainder_reg[35]_i_2_n_4 ;
  wire \remainder_reg[35]_i_2_n_5 ;
  wire \remainder_reg[35]_i_2_n_6 ;
  wire \remainder_reg[35]_i_2_n_7 ;
  wire \remainder_reg[39]_i_2_n_0 ;
  wire \remainder_reg[39]_i_2_n_4 ;
  wire \remainder_reg[39]_i_2_n_5 ;
  wire \remainder_reg[39]_i_2_n_6 ;
  wire \remainder_reg[39]_i_2_n_7 ;
  wire \remainder_reg[3]_i_2_n_0 ;
  wire \remainder_reg[3]_i_2_n_4 ;
  wire \remainder_reg[3]_i_2_n_5 ;
  wire \remainder_reg[3]_i_2_n_6 ;
  wire \remainder_reg[3]_i_2_n_7 ;
  wire \remainder_reg[43]_i_2_n_0 ;
  wire \remainder_reg[43]_i_2_n_4 ;
  wire \remainder_reg[43]_i_2_n_5 ;
  wire \remainder_reg[43]_i_2_n_6 ;
  wire \remainder_reg[43]_i_2_n_7 ;
  wire \remainder_reg[47]_i_2_n_0 ;
  wire \remainder_reg[47]_i_2_n_4 ;
  wire \remainder_reg[47]_i_2_n_5 ;
  wire \remainder_reg[47]_i_2_n_6 ;
  wire \remainder_reg[47]_i_2_n_7 ;
  wire \remainder_reg[50]_i_12_n_0 ;
  wire \remainder_reg[50]_i_21_n_0 ;
  wire \remainder_reg[50]_i_30_n_0 ;
  wire \remainder_reg[50]_i_39_n_0 ;
  wire \remainder_reg[50]_i_3_n_2 ;
  wire \remainder_reg[50]_i_48_n_0 ;
  wire \remainder_reg[50]_i_4_n_5 ;
  wire \remainder_reg[50]_i_4_n_6 ;
  wire \remainder_reg[50]_i_4_n_7 ;
  wire \remainder_reg[50]_i_5_n_0 ;
  wire \remainder_reg[7]_i_2_n_0 ;
  wire \remainder_reg[7]_i_2_n_4 ;
  wire \remainder_reg[7]_i_2_n_5 ;
  wire \remainder_reg[7]_i_2_n_6 ;
  wire \remainder_reg[7]_i_2_n_7 ;
  wire \remainder_reg_n_0_[50] ;
  wire \result_reg[0] ;
  wire \result_reg[10] ;
  wire \result_reg[12] ;
  wire \result_reg[13] ;
  wire \result_reg[31] ;
  wire \result_reg[3] ;
  wire \result_reg[4] ;
  wire \result_reg[5] ;
  wire \result_reg[6] ;
  wire \result_reg[7] ;
  wire \result_reg[8] ;
  wire \result_reg[9] ;
  wire round_bit_i_1_n_0;
  wire round_bit_i_2_n_0;
  wire round_bit_reg_n_0;
  wire s_input_a_ack_i_1_n_0;
  wire s_input_a_ack_reg_0;
  wire s_input_a_ack_reg_1;
  wire s_input_b_ack_i_1_n_0;
  wire s_input_b_ack_reg_0;
  wire [11:0]\s_output_z_reg[31]_0 ;
  wire s_output_z_stb;
  wire s_output_z_stb_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [3:0]state;
  wire state1;
  wire state114_out;
  wire state117_out;
  wire state119_out;
  wire state213_in;
  wire state216_in;
  wire \state[4]_i_23_n_0 ;
  wire \state_reg[1] ;
  wire \state_reg[4] ;
  wire \state_reg[4]_i_21_n_0 ;
  wire sticky_i_10_n_0;
  wire sticky_i_11_n_0;
  wire sticky_i_12_n_0;
  wire sticky_i_1_n_0;
  wire sticky_i_2_n_0;
  wire sticky_i_3__1_n_0;
  wire sticky_i_4_n_0;
  wire sticky_i_5_n_0;
  wire sticky_i_6_n_0;
  wire sticky_i_7_n_0;
  wire sticky_i_8_n_0;
  wire sticky_i_9_n_0;
  wire sticky_reg_n_0;
  wire z2;
  wire \z[0]_i_1_n_0 ;
  wire \z[10]_i_1_n_0 ;
  wire \z[11]_i_1_n_0 ;
  wire \z[12]_i_1_n_0 ;
  wire \z[13]_i_1_n_0 ;
  wire \z[14]_i_1_n_0 ;
  wire \z[15]_i_1_n_0 ;
  wire \z[16]_i_1_n_0 ;
  wire \z[17]_i_1_n_0 ;
  wire \z[18]_i_1_n_0 ;
  wire \z[19]_i_1_n_0 ;
  wire \z[1]_i_1_n_0 ;
  wire \z[20]_i_1_n_0 ;
  wire \z[21]_i_1_n_0 ;
  wire \z[21]_i_2_n_0 ;
  wire \z[21]_i_3_n_0 ;
  wire \z[21]_i_4_n_0 ;
  wire \z[21]_i_5_n_0 ;
  wire \z[21]_i_6_n_0 ;
  wire \z[21]_i_7_n_0 ;
  wire \z[22]_i_1_n_0 ;
  wire \z[22]_i_2_n_0 ;
  wire \z[23]_i_1_n_0 ;
  wire \z[24]_i_1_n_0 ;
  wire \z[24]_i_4_n_0 ;
  wire \z[24]_i_5_n_0 ;
  wire \z[24]_i_6_n_0 ;
  wire \z[25]_i_1_n_0 ;
  wire \z[26]_i_1_n_0 ;
  wire \z[27]_i_1_n_0 ;
  wire \z[27]_i_2_n_0 ;
  wire \z[28]_i_1_n_0 ;
  wire \z[28]_i_2_n_0 ;
  wire \z[29]_i_1_n_0 ;
  wire \z[29]_i_2_n_0 ;
  wire \z[2]_i_1_n_0 ;
  wire \z[30]_i_10_n_0 ;
  wire \z[30]_i_12_n_0 ;
  wire \z[30]_i_14_n_0 ;
  wire \z[30]_i_15_n_0 ;
  wire \z[30]_i_17_n_0 ;
  wire \z[30]_i_18_n_0 ;
  wire \z[30]_i_19_n_0 ;
  wire \z[30]_i_1__2_n_0 ;
  wire \z[30]_i_20_n_0 ;
  wire \z[30]_i_21_n_0 ;
  wire \z[30]_i_22_n_0 ;
  wire \z[30]_i_23_n_0 ;
  wire \z[30]_i_25_n_0 ;
  wire \z[30]_i_26_n_0 ;
  wire \z[30]_i_27_n_0 ;
  wire \z[30]_i_28_n_0 ;
  wire \z[30]_i_29_n_0 ;
  wire \z[30]_i_2_n_0 ;
  wire \z[30]_i_30_n_0 ;
  wire \z[30]_i_31_n_0 ;
  wire \z[30]_i_32_n_0 ;
  wire \z[30]_i_5_n_0 ;
  wire \z[30]_i_6_n_0 ;
  wire \z[30]_i_7_n_0 ;
  wire \z[30]_i_8_n_0 ;
  wire \z[30]_i_9__1_n_0 ;
  wire \z[31]_i_1_n_0 ;
  wire \z[31]_i_2_n_0 ;
  wire \z[31]_i_3__1_n_0 ;
  wire \z[3]_i_1_n_0 ;
  wire \z[4]_i_1_n_0 ;
  wire \z[5]_i_1_n_0 ;
  wire \z[6]_i_1_n_0 ;
  wire \z[7]_i_1_n_0 ;
  wire \z[8]_i_1_n_0 ;
  wire \z[9]_i_1_n_0 ;
  wire [9:0]z_e0_in;
  wire \z_e[3]_i_10_n_0 ;
  wire \z_e[3]_i_11_n_0 ;
  wire \z_e[3]_i_12_n_0 ;
  wire \z_e[3]_i_2_n_0 ;
  wire \z_e[3]_i_3_n_0 ;
  wire \z_e[3]_i_4_n_0 ;
  wire \z_e[3]_i_5_n_0 ;
  wire \z_e[3]_i_6_n_0 ;
  wire \z_e[3]_i_7_n_0 ;
  wire \z_e[3]_i_8_n_0 ;
  wire \z_e[3]_i_9_n_0 ;
  wire \z_e[7]_i_10_n_0 ;
  wire \z_e[7]_i_11_n_0 ;
  wire \z_e[7]_i_12_n_0 ;
  wire \z_e[7]_i_13_n_0 ;
  wire \z_e[7]_i_2_n_0 ;
  wire \z_e[7]_i_3_n_0 ;
  wire \z_e[7]_i_4_n_0 ;
  wire \z_e[7]_i_5_n_0 ;
  wire \z_e[7]_i_6_n_0 ;
  wire \z_e[7]_i_7_n_0 ;
  wire \z_e[7]_i_8_n_0 ;
  wire \z_e[7]_i_9_n_0 ;
  wire \z_e[9]_i_10_n_0 ;
  wire \z_e[9]_i_11_n_0 ;
  wire \z_e[9]_i_12_n_0 ;
  wire \z_e[9]_i_13_n_0 ;
  wire \z_e[9]_i_14_n_0 ;
  wire \z_e[9]_i_15_n_0 ;
  wire \z_e[9]_i_16_n_0 ;
  wire \z_e[9]_i_17_n_0 ;
  wire \z_e[9]_i_1_n_0 ;
  wire \z_e[9]_i_3_n_0 ;
  wire \z_e[9]_i_4_n_0 ;
  wire \z_e[9]_i_5_n_0 ;
  wire \z_e[9]_i_6_n_0 ;
  wire \z_e[9]_i_7_n_0 ;
  wire \z_e[9]_i_8__0_n_0 ;
  wire \z_e[9]_i_9_n_0 ;
  wire \z_e_reg[3]_i_1_n_0 ;
  wire \z_e_reg[7]_i_1_n_0 ;
  wire \z_e_reg_n_0_[0] ;
  wire \z_e_reg_n_0_[1] ;
  wire \z_e_reg_n_0_[2] ;
  wire \z_e_reg_n_0_[3] ;
  wire \z_e_reg_n_0_[4] ;
  wire \z_e_reg_n_0_[5] ;
  wire \z_e_reg_n_0_[6] ;
  wire \z_e_reg_n_0_[7] ;
  wire \z_e_reg_n_0_[8] ;
  wire \z_e_reg_n_0_[9] ;
  wire \z_m[0]_i_1_n_0 ;
  wire \z_m[10]_i_1_n_0 ;
  wire \z_m[11]_i_1_n_0 ;
  wire \z_m[12]_i_1_n_0 ;
  wire \z_m[13]_i_1_n_0 ;
  wire \z_m[14]_i_1_n_0 ;
  wire \z_m[15]_i_1_n_0 ;
  wire \z_m[16]_i_1_n_0 ;
  wire \z_m[17]_i_1_n_0 ;
  wire \z_m[18]_i_1_n_0 ;
  wire \z_m[19]_i_1_n_0 ;
  wire \z_m[1]_i_1_n_0 ;
  wire \z_m[20]_i_1_n_0 ;
  wire \z_m[21]_i_1_n_0 ;
  wire \z_m[22]_i_1_n_0 ;
  wire \z_m[22]_i_2_n_0 ;
  wire \z_m[22]_i_3_n_0 ;
  wire \z_m[23]_i_1_n_0 ;
  wire \z_m[23]_i_2_n_0 ;
  wire \z_m[23]_i_3_n_0 ;
  wire \z_m[23]_i_4_n_0 ;
  wire \z_m[23]_i_5_n_0 ;
  wire \z_m[2]_i_1_n_0 ;
  wire \z_m[3]_i_1_n_0 ;
  wire \z_m[4]_i_1_n_0 ;
  wire \z_m[5]_i_1_n_0 ;
  wire \z_m[6]_i_1_n_0 ;
  wire \z_m[7]_i_1_n_0 ;
  wire \z_m[8]_i_1_n_0 ;
  wire \z_m[9]_i_1_n_0 ;
  wire \z_m_reg[12]_i_2_n_0 ;
  wire \z_m_reg[12]_i_2_n_4 ;
  wire \z_m_reg[12]_i_2_n_5 ;
  wire \z_m_reg[12]_i_2_n_6 ;
  wire \z_m_reg[12]_i_2_n_7 ;
  wire \z_m_reg[16]_i_2_n_0 ;
  wire \z_m_reg[16]_i_2_n_4 ;
  wire \z_m_reg[16]_i_2_n_5 ;
  wire \z_m_reg[16]_i_2_n_6 ;
  wire \z_m_reg[16]_i_2_n_7 ;
  wire \z_m_reg[20]_i_2_n_0 ;
  wire \z_m_reg[20]_i_2_n_4 ;
  wire \z_m_reg[20]_i_2_n_5 ;
  wire \z_m_reg[20]_i_2_n_6 ;
  wire \z_m_reg[20]_i_2_n_7 ;
  wire \z_m_reg[23]_i_7_n_5 ;
  wire \z_m_reg[23]_i_7_n_6 ;
  wire \z_m_reg[23]_i_7_n_7 ;
  wire \z_m_reg[4]_i_2_n_0 ;
  wire \z_m_reg[4]_i_2_n_4 ;
  wire \z_m_reg[4]_i_2_n_5 ;
  wire \z_m_reg[4]_i_2_n_6 ;
  wire \z_m_reg[4]_i_2_n_7 ;
  wire \z_m_reg[8]_i_2_n_0 ;
  wire \z_m_reg[8]_i_2_n_4 ;
  wire \z_m_reg[8]_i_2_n_5 ;
  wire \z_m_reg[8]_i_2_n_6 ;
  wire \z_m_reg[8]_i_2_n_7 ;
  wire \z_m_reg_n_0_[23] ;
  wire \z_reg_n_0_[0] ;
  wire \z_reg_n_0_[10] ;
  wire \z_reg_n_0_[11] ;
  wire \z_reg_n_0_[12] ;
  wire \z_reg_n_0_[13] ;
  wire \z_reg_n_0_[14] ;
  wire \z_reg_n_0_[15] ;
  wire \z_reg_n_0_[16] ;
  wire \z_reg_n_0_[17] ;
  wire \z_reg_n_0_[18] ;
  wire \z_reg_n_0_[19] ;
  wire \z_reg_n_0_[1] ;
  wire \z_reg_n_0_[20] ;
  wire \z_reg_n_0_[21] ;
  wire \z_reg_n_0_[22] ;
  wire \z_reg_n_0_[23] ;
  wire \z_reg_n_0_[24] ;
  wire \z_reg_n_0_[25] ;
  wire \z_reg_n_0_[26] ;
  wire \z_reg_n_0_[27] ;
  wire \z_reg_n_0_[28] ;
  wire \z_reg_n_0_[29] ;
  wire \z_reg_n_0_[2] ;
  wire \z_reg_n_0_[30] ;
  wire \z_reg_n_0_[31] ;
  wire \z_reg_n_0_[3] ;
  wire \z_reg_n_0_[4] ;
  wire \z_reg_n_0_[5] ;
  wire \z_reg_n_0_[6] ;
  wire \z_reg_n_0_[7] ;
  wire \z_reg_n_0_[8] ;
  wire \z_reg_n_0_[9] ;
  wire z_s;
  wire z_s_i_1_n_0;
  wire z_s_reg_n_0;
  wire [2:0]\NLW_remainder_reg[11]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[15]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[19]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[23]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[27]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[31]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[35]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[39]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[3]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[43]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[47]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[50]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_remainder_reg[50]_i_12_O_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[50]_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_remainder_reg[50]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_remainder_reg[50]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_remainder_reg[50]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[50]_i_30_CO_UNCONNECTED ;
  wire [3:0]\NLW_remainder_reg[50]_i_30_O_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[50]_i_39_CO_UNCONNECTED ;
  wire [3:0]\NLW_remainder_reg[50]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_remainder_reg[50]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_remainder_reg[50]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[50]_i_48_CO_UNCONNECTED ;
  wire [3:0]\NLW_remainder_reg[50]_i_48_O_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[50]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_remainder_reg[50]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_remainder_reg[7]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_e_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_e_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_e_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_z_e_reg[9]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[16]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_m_reg[23]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_z_m_reg[23]_i_7_O_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_reg[24]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[30]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_reg[30]_i_11_O_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[30]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_reg[30]_i_13_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h1555)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1A7E1A7A00000000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\FSM_sequential_state[3]_i_5_n_0 ),
        .I5(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(state117_out),
        .I1(state114_out),
        .I2(\FSM_sequential_state[3]_i_12_n_0 ),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\FSM_sequential_state[3]_i_11_n_0 ),
        .O(\FSM_sequential_state[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h3C3C32F0)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state[3]_i_5_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[0]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF666F6)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(\FSM_sequential_state[3]_i_3_n_0 ),
        .I3(state[0]),
        .I4(\FSM_sequential_state[3]_i_4_n_0 ),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \FSM_sequential_state[3]_i_10 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\FSM_sequential_state[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[3]_i_11 
       (.I0(\z[30]_i_15_n_0 ),
        .I1(state119_out),
        .O(\FSM_sequential_state[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \FSM_sequential_state[3]_i_12 
       (.I0(\FSM_sequential_state[3]_i_14_n_0 ),
        .I1(\b_e_reg_n_0_[6] ),
        .I2(\b_e_reg_n_0_[7] ),
        .I3(\b_e_reg_n_0_[4] ),
        .I4(\b_e_reg_n_0_[5] ),
        .I5(\FSM_sequential_state[3]_i_15_n_0 ),
        .O(\FSM_sequential_state[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state[3]_i_13 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .O(\FSM_sequential_state[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[3]_i_14 
       (.I0(\b_e_reg_n_0_[8] ),
        .I1(\b_e_reg_n_0_[9] ),
        .I2(\b_e_reg_n_0_[2] ),
        .I3(\b_e_reg_n_0_[3] ),
        .I4(\b_e_reg_n_0_[1] ),
        .I5(\b_e_reg_n_0_[0] ),
        .O(\FSM_sequential_state[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \FSM_sequential_state[3]_i_15 
       (.I0(\a_e_reg_n_0_[4] ),
        .I1(\a_e_reg_n_0_[5] ),
        .I2(\a_e_reg_n_0_[7] ),
        .I3(\a_e_reg_n_0_[6] ),
        .I4(\FSM_sequential_state[3]_i_16_n_0 ),
        .O(\FSM_sequential_state[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[3]_i_16 
       (.I0(\a_e_reg_n_0_[9] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e_reg_n_0_[2] ),
        .I3(\a_e_reg_n_0_[3] ),
        .I4(\a_e_reg_n_0_[0] ),
        .I5(\a_e_reg_n_0_[1] ),
        .O(\FSM_sequential_state[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h30F03000F000D000)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(\FSM_sequential_state[3]_i_5_n_0 ),
        .I1(state[2]),
        .I2(\FSM_sequential_state[3]_i_6_n_0 ),
        .I3(state[3]),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0A0C0AFCFA0CFAF)) 
    \FSM_sequential_state[3]_i_3 
       (.I0(\a_m_reg_n_0_[23] ),
        .I1(divider_z_ack_reg),
        .I2(state[2]),
        .I3(state[1]),
        .I4(\FSM_sequential_state[3]_i_8_n_0 ),
        .I5(state1),
        .O(\FSM_sequential_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000F0FFF008888)) 
    \FSM_sequential_state[3]_i_4 
       (.I0(s_input_b_ack_reg_0),
        .I1(divider_b_stb_reg),
        .I2(\z_e[9]_i_3_n_0 ),
        .I3(\b_m_reg_n_0_[23] ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\FSM_sequential_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \FSM_sequential_state[3]_i_5 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[5] ),
        .I4(\count_reg_n_0_[4] ),
        .I5(\count_reg_n_0_[3] ),
        .O(\FSM_sequential_state[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_state[3]_i_6 
       (.I0(state117_out),
        .I1(\FSM_sequential_state[3]_i_10_n_0 ),
        .I2(\FSM_sequential_state[3]_i_11_n_0 ),
        .I3(state114_out),
        .I4(\FSM_sequential_state[3]_i_12_n_0 ),
        .O(\FSM_sequential_state[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state[3]_i_8 
       (.I0(s_input_a_ack_reg_0),
        .I1(divider_a_stb_reg),
        .O(\FSM_sequential_state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000077777555)) 
    \FSM_sequential_state[3]_i_9 
       (.I0(\z_e_reg_n_0_[9] ),
        .I1(\FSM_sequential_state[3]_i_13_n_0 ),
        .I2(\z_e_reg_n_0_[0] ),
        .I3(\z_e_reg_n_0_[1] ),
        .I4(\z[30]_i_10_n_0 ),
        .I5(\z_m_reg_n_0_[23] ),
        .O(state1));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .D(\FSM_sequential_state[3]_i_2_n_0 ),
        .Q(state[3]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \a[31]_i_1 
       (.I0(state[3]),
        .I1(divider_a_stb_reg),
        .I2(s_input_a_ack_reg_0),
        .I3(state[1]),
        .I4(state[2]),
        .I5(state[0]),
        .O(\a[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0053)) 
    \a_e[0]_i_1 
       (.I0(a[23]),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\a_e[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2332)) 
    \a_e[1]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(a[24]),
        .I3(a[23]),
        .I4(\a_e[1]_i_2_n_0 ),
        .O(\a_e[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4004)) 
    \a_e[1]_i_2 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(\a_e_reg_n_0_[0] ),
        .O(\a_e[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007800)) 
    \a_e[2]_i_1 
       (.I0(a[24]),
        .I1(a[23]),
        .I2(a[25]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\a_e[2]_i_2_n_0 ),
        .O(\a_e[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E1)) 
    \a_e[2]_i_2 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(\a_e_reg_n_0_[2] ),
        .I3(state[0]),
        .I4(state[1]),
        .O(\a_e[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h009F00900090009F)) 
    \a_e[3]_i_1 
       (.I0(\a_e[3]_i_2_n_0 ),
        .I1(a[26]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\a_e[3]_i_3_n_0 ),
        .I5(\a_e_reg_n_0_[3] ),
        .O(\a_e[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \a_e[3]_i_2 
       (.I0(a[24]),
        .I1(a[23]),
        .I2(a[25]),
        .O(\a_e[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \a_e[3]_i_3 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(\a_e_reg_n_0_[2] ),
        .O(\a_e[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h009F00900090009F)) 
    \a_e[4]_i_1 
       (.I0(\a_e[4]_i_2_n_0 ),
        .I1(a[27]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\a_e[4]_i_3_n_0 ),
        .I5(\a_e_reg_n_0_[4] ),
        .O(\a_e[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \a_e[4]_i_2 
       (.I0(a[25]),
        .I1(a[23]),
        .I2(a[24]),
        .I3(a[26]),
        .O(\a_e[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \a_e[4]_i_3 
       (.I0(\a_e_reg_n_0_[3] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(\a_e_reg_n_0_[0] ),
        .O(\a_e[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h009F0090)) 
    \a_e[5]_i_1 
       (.I0(\a_e[5]_i_2_n_0 ),
        .I1(a[28]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\a_e[5]_i_3_n_0 ),
        .O(\a_e[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \a_e[5]_i_2 
       (.I0(a[26]),
        .I1(a[24]),
        .I2(a[23]),
        .I3(a[25]),
        .I4(a[27]),
        .O(\a_e[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \a_e[5]_i_3 
       (.I0(\a_e_reg_n_0_[4] ),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(\a_e_reg_n_0_[2] ),
        .I4(\a_e_reg_n_0_[3] ),
        .I5(\a_e_reg_n_0_[5] ),
        .O(\a_e[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0090009F009F0090)) 
    \a_e[6]_i_1 
       (.I0(\a_e[7]_i_2_n_0 ),
        .I1(a[29]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\a_e_reg_n_0_[6] ),
        .I5(\a_e[6]_i_2_n_0 ),
        .O(\a_e[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \a_e[6]_i_2 
       (.I0(\a_e_reg_n_0_[2] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(\a_e_reg_n_0_[0] ),
        .I3(\a_e_reg_n_0_[5] ),
        .I4(\a_e_reg_n_0_[4] ),
        .I5(\a_e_reg_n_0_[3] ),
        .O(\a_e[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF23322323)) 
    \a_e[7]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(a[30]),
        .I3(\a_e[7]_i_2_n_0 ),
        .I4(a[29]),
        .I5(\a_e[7]_i_3_n_0 ),
        .O(\a_e[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \a_e[7]_i_2 
       (.I0(a[27]),
        .I1(a[25]),
        .I2(a[23]),
        .I3(a[24]),
        .I4(a[26]),
        .I5(a[28]),
        .O(\a_e[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40400440)) 
    \a_e[7]_i_3 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\a_e_reg_n_0_[7] ),
        .I3(\a_e[6]_i_2_n_0 ),
        .I4(\a_e_reg_n_0_[6] ),
        .O(\a_e[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0060)) 
    \a_e[8]_i_1 
       (.I0(\a_e_reg_n_0_[8] ),
        .I1(\a_e[9]_i_4_n_0 ),
        .I2(state[2]),
        .I3(state[3]),
        .I4(\a_e[9]_i_5_n_0 ),
        .O(\a_e[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11040000)) 
    \a_e[9]_i_1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\a_m_reg_n_0_[23] ),
        .I3(state[1]),
        .I4(\a_e[9]_i_3_n_0 ),
        .O(\a_e[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00009A00)) 
    \a_e[9]_i_2 
       (.I0(\a_e_reg_n_0_[9] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e[9]_i_4_n_0 ),
        .I3(state[2]),
        .I4(state[3]),
        .I5(\a_e[9]_i_5_n_0 ),
        .O(\a_e[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00100000FFFFFFFF)) 
    \a_e[9]_i_3 
       (.I0(state114_out),
        .I1(state117_out),
        .I2(state[1]),
        .I3(\z[30]_i_5_n_0 ),
        .I4(\a_m[23]_i_4_n_0 ),
        .I5(state[0]),
        .O(\a_e[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \a_e[9]_i_4 
       (.I0(\a_e_reg_n_0_[7] ),
        .I1(\a_e[6]_i_2_n_0 ),
        .I2(\a_e_reg_n_0_[6] ),
        .O(\a_e[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000AAFB)) 
    \a_e[9]_i_5 
       (.I0(state[0]),
        .I1(a[29]),
        .I2(\a_e[7]_i_2_n_0 ),
        .I3(a[30]),
        .I4(state[2]),
        .O(\a_e[9]_i_5_n_0 ));
  FDRE \a_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1_n_0 ),
        .D(\a_e[0]_i_1_n_0 ),
        .Q(\a_e_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1_n_0 ),
        .D(\a_e[1]_i_1_n_0 ),
        .Q(\a_e_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1_n_0 ),
        .D(\a_e[2]_i_1_n_0 ),
        .Q(\a_e_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1_n_0 ),
        .D(\a_e[3]_i_1_n_0 ),
        .Q(\a_e_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1_n_0 ),
        .D(\a_e[4]_i_1_n_0 ),
        .Q(\a_e_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1_n_0 ),
        .D(\a_e[5]_i_1_n_0 ),
        .Q(\a_e_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1_n_0 ),
        .D(\a_e[6]_i_1_n_0 ),
        .Q(\a_e_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1_n_0 ),
        .D(\a_e[7]_i_1_n_0 ),
        .Q(\a_e_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_e_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1_n_0 ),
        .D(\a_e[8]_i_1_n_0 ),
        .Q(\a_e_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_e_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[9]_i_1_n_0 ),
        .D(\a_e[9]_i_2_n_0 ),
        .Q(\a_e_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \a_m[0]_i_1 
       (.I0(\a_reg_n_0_[0] ),
        .I1(state[0]),
        .I2(state[2]),
        .O(\a_m[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[10]_i_1 
       (.I0(\a_m_reg_n_0_[9] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[10] ),
        .O(\a_m[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[11]_i_1 
       (.I0(\a_m_reg_n_0_[10] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[11] ),
        .O(\a_m[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[12]_i_1 
       (.I0(\a_m_reg_n_0_[11] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[12] ),
        .O(\a_m[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[13]_i_1 
       (.I0(\a_m_reg_n_0_[12] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[13] ),
        .O(\a_m[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[14]_i_1 
       (.I0(\a_m_reg_n_0_[13] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[14] ),
        .O(\a_m[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[15]_i_1 
       (.I0(\a_m_reg_n_0_[14] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[15] ),
        .O(\a_m[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[16]_i_1 
       (.I0(\a_m_reg_n_0_[15] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[16] ),
        .O(\a_m[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[17]_i_1 
       (.I0(\a_m_reg_n_0_[16] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[17] ),
        .O(\a_m[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[18]_i_1 
       (.I0(\a_m_reg_n_0_[17] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[18] ),
        .O(\a_m[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[19]_i_1 
       (.I0(\a_m_reg_n_0_[18] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[19] ),
        .O(\a_m[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[1]_i_1 
       (.I0(\a_m_reg_n_0_[0] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[1] ),
        .O(\a_m[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[20]_i_1 
       (.I0(\a_m_reg_n_0_[19] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[20] ),
        .O(\a_m[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[21]_i_1 
       (.I0(\a_m_reg_n_0_[20] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[21] ),
        .O(\a_m[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000304)) 
    \a_m[22]_i_1 
       (.I0(\a_m_reg_n_0_[23] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[3]),
        .O(a_m));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[22]_i_2 
       (.I0(\a_m_reg_n_0_[21] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[22] ),
        .O(\a_m[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA200CCFFC000)) 
    \a_m[23]_i_1 
       (.I0(\a_m_reg_n_0_[22] ),
        .I1(state[0]),
        .I2(\a_m[23]_i_2__0_n_0 ),
        .I3(\a_m[23]_i_3_n_0 ),
        .I4(\a_m_reg_n_0_[23] ),
        .I5(state[2]),
        .O(\a_m[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \a_m[23]_i_2__0 
       (.I0(\z[30]_i_6_n_0 ),
        .I1(\z[30]_i_5_n_0 ),
        .I2(\a_m[23]_i_4_n_0 ),
        .I3(state[1]),
        .I4(state114_out),
        .I5(state117_out),
        .O(\a_m[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \a_m[23]_i_3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[3]),
        .O(\a_m[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \a_m[23]_i_4 
       (.I0(\a_e_reg_n_0_[1] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[0] ),
        .I3(\a_e_reg_n_0_[9] ),
        .I4(\a_m[23]_i_5_n_0 ),
        .I5(\a_m[23]_i_6_n_0 ),
        .O(\a_m[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \a_m[23]_i_5 
       (.I0(\a_e_reg_n_0_[3] ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(\a_e_reg_n_0_[5] ),
        .O(\a_m[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \a_m[23]_i_6 
       (.I0(\a_e_reg_n_0_[6] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e_reg_n_0_[7] ),
        .O(\a_m[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[2]_i_1 
       (.I0(\a_m_reg_n_0_[1] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[2] ),
        .O(\a_m[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[3]_i_1 
       (.I0(\a_m_reg_n_0_[2] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[3] ),
        .O(\a_m[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[4]_i_1 
       (.I0(\a_m_reg_n_0_[3] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[4] ),
        .O(\a_m[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[5]_i_1 
       (.I0(\a_m_reg_n_0_[4] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[5] ),
        .O(\a_m[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[6]_i_1 
       (.I0(\a_m_reg_n_0_[5] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[6] ),
        .O(\a_m[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[7]_i_1 
       (.I0(\a_m_reg_n_0_[6] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[7] ),
        .O(\a_m[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[8]_i_1 
       (.I0(\a_m_reg_n_0_[7] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[8] ),
        .O(\a_m[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \a_m[9]_i_1 
       (.I0(\a_m_reg_n_0_[8] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_reg_n_0_[9] ),
        .O(\a_m[9]_i_1_n_0 ));
  FDRE \a_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[0]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[10]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[11]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[12]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[13]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[14]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[15]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[16]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[17]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[18]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[19]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[1]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[20]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[21]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[22]_i_2_n_0 ),
        .Q(\a_m_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\a_m[23]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[2]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[3]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[4]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[5]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[6]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[7]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[8]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(a_m),
        .D(\a_m[9]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \a_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [0]),
        .Q(\a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [10]),
        .Q(\a_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [11]),
        .Q(\a_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [12]),
        .Q(\a_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [13]),
        .Q(\a_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [14]),
        .Q(\a_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [15]),
        .Q(\a_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [16]),
        .Q(\a_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [17]),
        .Q(\a_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [18]),
        .Q(\a_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [19]),
        .Q(\a_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [1]),
        .Q(\a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [20]),
        .Q(\a_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [21]),
        .Q(\a_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [22]),
        .Q(\a_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [23]),
        .Q(a[23]),
        .R(1'b0));
  FDRE \a_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [24]),
        .Q(a[24]),
        .R(1'b0));
  FDRE \a_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [25]),
        .Q(a[25]),
        .R(1'b0));
  FDRE \a_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [26]),
        .Q(a[26]),
        .R(1'b0));
  FDRE \a_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [27]),
        .Q(a[27]),
        .R(1'b0));
  FDRE \a_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [28]),
        .Q(a[28]),
        .R(1'b0));
  FDRE \a_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [29]),
        .Q(a[29]),
        .R(1'b0));
  FDRE \a_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [2]),
        .Q(\a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [30]),
        .Q(a[30]),
        .R(1'b0));
  FDRE \a_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [31]),
        .Q(a[31]),
        .R(1'b0));
  FDRE \a_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [3]),
        .Q(\a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [4]),
        .Q(\a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [5]),
        .Q(\a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [6]),
        .Q(\a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [7]),
        .Q(\a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [8]),
        .Q(\a_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1_n_0 ),
        .D(\divider_a_reg[31] [9]),
        .Q(\a_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    a_s_i_1
       (.I0(a[31]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(a_s_reg_n_0),
        .O(a_s_i_1_n_0));
  FDRE a_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(a_s_i_1_n_0),
        .Q(a_s_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \b[31]_i_1 
       (.I0(divider_b_stb_reg),
        .I1(s_input_b_ack_reg_0),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(state[0]),
        .O(\b[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h100010FF)) 
    \b_e[0]_i_1 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(b[23]),
        .O(\b_e[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF600)) 
    \b_e[1]_i_1 
       (.I0(b[23]),
        .I1(b[24]),
        .I2(state[0]),
        .I3(\b_e[1]_i_2_n_0 ),
        .O(\b_e[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h41FF)) 
    \b_e[1]_i_2 
       (.I0(state[1]),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(state[2]),
        .O(\b_e[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h90FF9090909090FF)) 
    \b_e[2]_i_1 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\b_e[2]_i_2_n_0 ),
        .I2(\b_e[6]_i_3_n_0 ),
        .I3(state[0]),
        .I4(\b_e[2]_i_3_n_0 ),
        .I5(b[25]),
        .O(\b_e[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \b_e[2]_i_2 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\b_e_reg_n_0_[1] ),
        .O(\b_e[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \b_e[2]_i_3 
       (.I0(b[23]),
        .I1(b[24]),
        .O(\b_e[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h90FF9090909090FF)) 
    \b_e[3]_i_1 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e[3]_i_2_n_0 ),
        .I2(\b_e[6]_i_3_n_0 ),
        .I3(state[0]),
        .I4(\b_e[3]_i_3_n_0 ),
        .I5(b[26]),
        .O(\b_e[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \b_e[3]_i_2 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\b_e_reg_n_0_[1] ),
        .I2(\b_e_reg_n_0_[0] ),
        .O(\b_e[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \b_e[3]_i_3 
       (.I0(b[24]),
        .I1(b[23]),
        .I2(b[25]),
        .O(\b_e[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h90FF9090909090FF)) 
    \b_e[4]_i_1 
       (.I0(\b_e_reg_n_0_[4] ),
        .I1(\b_e[4]_i_2_n_0 ),
        .I2(\b_e[6]_i_3_n_0 ),
        .I3(state[0]),
        .I4(\b_e[4]_i_3_n_0 ),
        .I5(b[27]),
        .O(\b_e[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \b_e[4]_i_2 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[2] ),
        .O(\b_e[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \b_e[4]_i_3 
       (.I0(b[25]),
        .I1(b[23]),
        .I2(b[24]),
        .I3(b[26]),
        .O(\b_e[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h20FF2000200020FF)) 
    \b_e[5]_i_1 
       (.I0(\b_e[5]_i_2_n_0 ),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\b_e[5]_i_3_n_0 ),
        .I5(b[28]),
        .O(\b_e[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \b_e[5]_i_2 
       (.I0(\b_e_reg_n_0_[5] ),
        .I1(\b_e_reg_n_0_[3] ),
        .I2(\b_e_reg_n_0_[0] ),
        .I3(\b_e_reg_n_0_[1] ),
        .I4(\b_e_reg_n_0_[2] ),
        .I5(\b_e_reg_n_0_[4] ),
        .O(\b_e[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \b_e[5]_i_3 
       (.I0(b[26]),
        .I1(b[24]),
        .I2(b[23]),
        .I3(b[25]),
        .I4(b[27]),
        .O(\b_e[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h90FF9090909090FF)) 
    \b_e[6]_i_1 
       (.I0(\b_e_reg_n_0_[6] ),
        .I1(\b_e[6]_i_2_n_0 ),
        .I2(\b_e[6]_i_3_n_0 ),
        .I3(state[0]),
        .I4(\b_e[7]_i_2_n_0 ),
        .I5(b[29]),
        .O(\b_e[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b_e[6]_i_2 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\b_e_reg_n_0_[1] ),
        .I2(\b_e_reg_n_0_[2] ),
        .I3(\b_e_reg_n_0_[4] ),
        .I4(\b_e_reg_n_0_[5] ),
        .I5(\b_e_reg_n_0_[3] ),
        .O(\b_e[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \b_e[6]_i_3 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[2]),
        .O(\b_e[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF2D0000)) 
    \b_e[7]_i_1 
       (.I0(b[29]),
        .I1(\b_e[7]_i_2_n_0 ),
        .I2(b[30]),
        .I3(state[0]),
        .I4(\b_e[7]_i_3_n_0 ),
        .O(\b_e[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \b_e[7]_i_2 
       (.I0(b[27]),
        .I1(b[25]),
        .I2(b[23]),
        .I3(b[24]),
        .I4(b[26]),
        .I5(b[28]),
        .O(\b_e[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5401FFFF)) 
    \b_e[7]_i_3 
       (.I0(state[1]),
        .I1(\b_e_reg_n_0_[6] ),
        .I2(\b_e[6]_i_2_n_0 ),
        .I3(\b_e_reg_n_0_[7] ),
        .I4(state[2]),
        .O(\b_e[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000006FF)) 
    \b_e[8]_i_1 
       (.I0(\b_e[9]_i_4_n_0 ),
        .I1(\b_e_reg_n_0_[8] ),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\b_e[9]_i_5_n_0 ),
        .O(\b_e[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11040000)) 
    \b_e[9]_i_1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\b_m_reg_n_0_[23] ),
        .I3(state[1]),
        .I4(\b_e[9]_i_3_n_0 ),
        .O(\b_e[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000D2FFFF)) 
    \b_e[9]_i_2 
       (.I0(\b_e[9]_i_4_n_0 ),
        .I1(\b_e_reg_n_0_[8] ),
        .I2(\b_e_reg_n_0_[9] ),
        .I3(state[1]),
        .I4(state[2]),
        .I5(\b_e[9]_i_5_n_0 ),
        .O(\b_e[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFFFFFF0000)) 
    \b_e[9]_i_3 
       (.I0(state114_out),
        .I1(state117_out),
        .I2(\b_m[23]_i_3_n_0 ),
        .I3(\z[30]_i_6_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(\b_e[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \b_e[9]_i_4 
       (.I0(\b_e_reg_n_0_[7] ),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[2] ),
        .I4(\b_e[9]_i_6_n_0 ),
        .I5(\b_e_reg_n_0_[6] ),
        .O(\b_e[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00BA)) 
    \b_e[9]_i_5 
       (.I0(b[30]),
        .I1(\b_e[7]_i_2_n_0 ),
        .I2(b[29]),
        .I3(state[0]),
        .O(\b_e[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \b_e[9]_i_6 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e_reg_n_0_[5] ),
        .I2(\b_e_reg_n_0_[4] ),
        .O(\b_e[9]_i_6_n_0 ));
  FDRE \b_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1_n_0 ),
        .D(\b_e[0]_i_1_n_0 ),
        .Q(\b_e_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1_n_0 ),
        .D(\b_e[1]_i_1_n_0 ),
        .Q(\b_e_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1_n_0 ),
        .D(\b_e[2]_i_1_n_0 ),
        .Q(\b_e_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1_n_0 ),
        .D(\b_e[3]_i_1_n_0 ),
        .Q(\b_e_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1_n_0 ),
        .D(\b_e[4]_i_1_n_0 ),
        .Q(\b_e_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1_n_0 ),
        .D(\b_e[5]_i_1_n_0 ),
        .Q(\b_e_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1_n_0 ),
        .D(\b_e[6]_i_1_n_0 ),
        .Q(\b_e_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1_n_0 ),
        .D(\b_e[7]_i_1_n_0 ),
        .Q(\b_e_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_e_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1_n_0 ),
        .D(\b_e[8]_i_1_n_0 ),
        .Q(\b_e_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_e_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1_n_0 ),
        .D(\b_e[9]_i_2_n_0 ),
        .Q(\b_e_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \b_m[0]_i_1 
       (.I0(\b_reg_n_0_[0] ),
        .I1(state[0]),
        .I2(state[2]),
        .O(\b_m[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[10]_i_1 
       (.I0(\b_m_reg_n_0_[9] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[10] ),
        .O(\b_m[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[11]_i_1 
       (.I0(\b_m_reg_n_0_[10] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[11] ),
        .O(\b_m[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[12]_i_1 
       (.I0(\b_m_reg_n_0_[11] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[12] ),
        .O(\b_m[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[13]_i_1 
       (.I0(\b_m_reg_n_0_[12] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[13] ),
        .O(\b_m[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[14]_i_1 
       (.I0(\b_m_reg_n_0_[13] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[14] ),
        .O(\b_m[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[15]_i_1 
       (.I0(\b_m_reg_n_0_[14] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[15] ),
        .O(\b_m[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[16]_i_1 
       (.I0(\b_m_reg_n_0_[15] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[16] ),
        .O(\b_m[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[17]_i_1 
       (.I0(\b_m_reg_n_0_[16] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[17] ),
        .O(\b_m[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[18]_i_1 
       (.I0(\b_m_reg_n_0_[17] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[18] ),
        .O(\b_m[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[19]_i_1 
       (.I0(\b_m_reg_n_0_[18] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[19] ),
        .O(\b_m[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[1]_i_1 
       (.I0(\b_m_reg_n_0_[0] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[1] ),
        .O(\b_m[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[20]_i_1 
       (.I0(\b_m_reg_n_0_[19] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[20] ),
        .O(\b_m[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[21]_i_1 
       (.I0(\b_m_reg_n_0_[20] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[21] ),
        .O(\b_m[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00041100)) 
    \b_m[22]_i_1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(\b_m_reg_n_0_[23] ),
        .I3(state[1]),
        .I4(state[0]),
        .O(b_m));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[22]_i_2 
       (.I0(\b_m_reg_n_0_[21] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[22] ),
        .O(\b_m[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA000CFFFC000)) 
    \b_m[23]_i_1 
       (.I0(\b_m_reg_n_0_[22] ),
        .I1(state[0]),
        .I2(\b_m[23]_i_2_n_0 ),
        .I3(\a_m[23]_i_3_n_0 ),
        .I4(\b_m_reg_n_0_[23] ),
        .I5(state[2]),
        .O(\b_m[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55AA57AA55AA55AA)) 
    \b_m[23]_i_2 
       (.I0(state[0]),
        .I1(state114_out),
        .I2(state117_out),
        .I3(state[1]),
        .I4(\z[21]_i_5_n_0 ),
        .I5(\b_m[23]_i_3_n_0 ),
        .O(\b_m[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \b_m[23]_i_3 
       (.I0(\b_e_reg_n_0_[9] ),
        .I1(\b_e_reg_n_0_[1] ),
        .I2(\b_e_reg_n_0_[2] ),
        .I3(\b_e_reg_n_0_[0] ),
        .I4(\b_m[23]_i_4_n_0 ),
        .I5(\b_e[9]_i_6_n_0 ),
        .O(\b_m[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \b_m[23]_i_4 
       (.I0(\b_e_reg_n_0_[7] ),
        .I1(\b_e_reg_n_0_[6] ),
        .I2(\b_e_reg_n_0_[8] ),
        .O(\b_m[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[2]_i_1 
       (.I0(\b_m_reg_n_0_[1] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[2] ),
        .O(\b_m[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[3]_i_1 
       (.I0(\b_m_reg_n_0_[2] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[3] ),
        .O(\b_m[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[4]_i_1 
       (.I0(\b_m_reg_n_0_[3] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[4] ),
        .O(\b_m[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[5]_i_1 
       (.I0(\b_m_reg_n_0_[4] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[5] ),
        .O(\b_m[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[6]_i_1 
       (.I0(\b_m_reg_n_0_[5] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[6] ),
        .O(\b_m[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[7]_i_1 
       (.I0(\b_m_reg_n_0_[6] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[7] ),
        .O(\b_m[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[8]_i_1 
       (.I0(\b_m_reg_n_0_[7] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[8] ),
        .O(\b_m[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \b_m[9]_i_1 
       (.I0(\b_m_reg_n_0_[8] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\b_reg_n_0_[9] ),
        .O(\b_m[9]_i_1_n_0 ));
  FDRE \b_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[0]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[10]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[11]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[12]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[13]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[14]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[15]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[16]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[17]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[18]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[19]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[1]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[20]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[21]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[22]_i_2_n_0 ),
        .Q(\b_m_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\b_m[23]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[2]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[3]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[4]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[5]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[6]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[7]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[8]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(b_m),
        .D(\b_m[9]_i_1_n_0 ),
        .Q(\b_m_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [0]),
        .Q(\b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [10]),
        .Q(\b_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [11]),
        .Q(\b_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [12]),
        .Q(\b_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [13]),
        .Q(\b_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [14]),
        .Q(\b_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [15]),
        .Q(\b_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [16]),
        .Q(\b_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [17]),
        .Q(\b_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [18]),
        .Q(\b_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [19]),
        .Q(\b_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [1]),
        .Q(\b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [20]),
        .Q(\b_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [21]),
        .Q(\b_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [22]),
        .Q(\b_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [23]),
        .Q(b[23]),
        .R(1'b0));
  FDRE \b_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [24]),
        .Q(b[24]),
        .R(1'b0));
  FDRE \b_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [25]),
        .Q(b[25]),
        .R(1'b0));
  FDRE \b_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [26]),
        .Q(b[26]),
        .R(1'b0));
  FDRE \b_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [27]),
        .Q(b[27]),
        .R(1'b0));
  FDRE \b_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [28]),
        .Q(b[28]),
        .R(1'b0));
  FDRE \b_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [29]),
        .Q(b[29]),
        .R(1'b0));
  FDRE \b_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [2]),
        .Q(\b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [30]),
        .Q(b[30]),
        .R(1'b0));
  FDRE \b_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [31]),
        .Q(b[31]),
        .R(1'b0));
  FDRE \b_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [3]),
        .Q(\b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [4]),
        .Q(\b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [5]),
        .Q(\b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [6]),
        .Q(\b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [7]),
        .Q(\b_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [8]),
        .Q(\b_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1_n_0 ),
        .D(\divider_b_reg[31] [9]),
        .Q(\b_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    b_s_i_1
       (.I0(b[31]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(b_s),
        .O(b_s_i_1_n_0));
  FDRE b_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(b_s_i_1_n_0),
        .Q(b_s),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count_reg_n_0_[1] ),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count[2]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[2] ),
        .O(\count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count[3]_i_1 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[3] ),
        .O(\count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count[4]_i_1 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[3] ),
        .I4(\count_reg_n_0_[4] ),
        .O(\count[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \count[5]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .O(\count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000002C0)) 
    \count[5]_i_2 
       (.I0(\count[5]_i_4_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[0]),
        .O(\count[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count[5]_i_3 
       (.I0(\count_reg_n_0_[3] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(\count_reg_n_0_[0] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(\count_reg_n_0_[4] ),
        .I5(\count_reg_n_0_[5] ),
        .O(\count[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \count[5]_i_4 
       (.I0(\count_reg_n_0_[5] ),
        .I1(\count_reg_n_0_[4] ),
        .I2(\count_reg_n_0_[1] ),
        .I3(\count_reg_n_0_[2] ),
        .I4(\count_reg_n_0_[3] ),
        .I5(\count_reg_n_0_[0] ),
        .O(\count[5]_i_4_n_0 ));
  FDRE \count_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\count[5]_i_2_n_0 ),
        .D(\count[0]_i_1_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(\count[5]_i_1_n_0 ));
  FDRE \count_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\count[5]_i_2_n_0 ),
        .D(\count[1]_i_1_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(\count[5]_i_1_n_0 ));
  FDRE \count_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\count[5]_i_2_n_0 ),
        .D(\count[2]_i_1_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(\count[5]_i_1_n_0 ));
  FDRE \count_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\count[5]_i_2_n_0 ),
        .D(\count[3]_i_1_n_0 ),
        .Q(\count_reg_n_0_[3] ),
        .R(\count[5]_i_1_n_0 ));
  FDRE \count_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\count[5]_i_2_n_0 ),
        .D(\count[4]_i_1_n_0 ),
        .Q(\count_reg_n_0_[4] ),
        .R(\count[5]_i_1_n_0 ));
  FDRE \count_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\count[5]_i_2_n_0 ),
        .D(\count[5]_i_3_n_0 ),
        .Q(\count_reg_n_0_[5] ),
        .R(\count[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \dividend[27]_i_1 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(\a_m_reg_n_0_[0] ),
        .O(\dividend[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[28]_i_1 
       (.I0(\dividend_reg_n_0_[27] ),
        .I1(\a_m_reg_n_0_[1] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[29]_i_1 
       (.I0(\dividend_reg_n_0_[28] ),
        .I1(\a_m_reg_n_0_[2] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[30]_i_1 
       (.I0(\dividend_reg_n_0_[29] ),
        .I1(\a_m_reg_n_0_[3] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[31]_i_1 
       (.I0(\dividend_reg_n_0_[30] ),
        .I1(\a_m_reg_n_0_[4] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[32]_i_1 
       (.I0(\dividend_reg_n_0_[31] ),
        .I1(\a_m_reg_n_0_[5] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[33]_i_1 
       (.I0(\dividend_reg_n_0_[32] ),
        .I1(\a_m_reg_n_0_[6] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[34]_i_1 
       (.I0(\dividend_reg_n_0_[33] ),
        .I1(\a_m_reg_n_0_[7] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[35]_i_1 
       (.I0(\dividend_reg_n_0_[34] ),
        .I1(\a_m_reg_n_0_[8] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[36]_i_1 
       (.I0(\dividend_reg_n_0_[35] ),
        .I1(\a_m_reg_n_0_[9] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[37]_i_1 
       (.I0(\dividend_reg_n_0_[36] ),
        .I1(\a_m_reg_n_0_[10] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[38]_i_1 
       (.I0(\dividend_reg_n_0_[37] ),
        .I1(\a_m_reg_n_0_[11] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[39]_i_1 
       (.I0(\dividend_reg_n_0_[38] ),
        .I1(\a_m_reg_n_0_[12] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[40]_i_1 
       (.I0(\dividend_reg_n_0_[39] ),
        .I1(\a_m_reg_n_0_[13] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[41]_i_1 
       (.I0(\dividend_reg_n_0_[40] ),
        .I1(\a_m_reg_n_0_[14] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[42]_i_1 
       (.I0(\dividend_reg_n_0_[41] ),
        .I1(\a_m_reg_n_0_[15] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[43]_i_1 
       (.I0(\dividend_reg_n_0_[42] ),
        .I1(\a_m_reg_n_0_[16] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[44]_i_1 
       (.I0(\dividend_reg_n_0_[43] ),
        .I1(\a_m_reg_n_0_[17] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[45]_i_1 
       (.I0(\dividend_reg_n_0_[44] ),
        .I1(\a_m_reg_n_0_[18] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[46]_i_1 
       (.I0(\dividend_reg_n_0_[45] ),
        .I1(\a_m_reg_n_0_[19] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[47]_i_1 
       (.I0(\dividend_reg_n_0_[46] ),
        .I1(\a_m_reg_n_0_[20] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[48]_i_1 
       (.I0(\dividend_reg_n_0_[47] ),
        .I1(\a_m_reg_n_0_[21] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[49]_i_1 
       (.I0(\dividend_reg_n_0_[48] ),
        .I1(\a_m_reg_n_0_[22] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[49]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \dividend[50]_i_1 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .O(\dividend[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \dividend[50]_i_2 
       (.I0(\dividend_reg_n_0_[49] ),
        .I1(\a_m_reg_n_0_[23] ),
        .I2(state[3]),
        .I3(state[0]),
        .O(\dividend[50]_i_2_n_0 ));
  FDRE \dividend_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[27]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \dividend_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[28]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \dividend_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[29]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \dividend_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[30]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dividend_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[31]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \dividend_reg[32] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[32]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \dividend_reg[33] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[33]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \dividend_reg[34] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[34]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \dividend_reg[35] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[35]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \dividend_reg[36] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[36]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \dividend_reg[37] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[37]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \dividend_reg[38] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[38]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \dividend_reg[39] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[39]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \dividend_reg[40] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[40]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \dividend_reg[41] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[41]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \dividend_reg[42] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[42]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \dividend_reg[43] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[43]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \dividend_reg[44] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[44]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \dividend_reg[45] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[45]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \dividend_reg[46] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[46]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \dividend_reg[47] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[47]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \dividend_reg[48] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[48]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \dividend_reg[49] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[49]_i_1_n_0 ),
        .Q(\dividend_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \dividend_reg[50] 
       (.C(ETH_CLK_OBUF),
        .CE(\dividend[50]_i_1_n_0 ),
        .D(\dividend[50]_i_2_n_0 ),
        .Q(p_1_out[0]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \divisor[23]_i_1 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .O(z_s));
  FDRE \divisor_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[0] ),
        .Q(divisor[0]),
        .R(1'b0));
  FDRE \divisor_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[10] ),
        .Q(divisor[10]),
        .R(1'b0));
  FDRE \divisor_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[11] ),
        .Q(divisor[11]),
        .R(1'b0));
  FDRE \divisor_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[12] ),
        .Q(divisor[12]),
        .R(1'b0));
  FDRE \divisor_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[13] ),
        .Q(divisor[13]),
        .R(1'b0));
  FDRE \divisor_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[14] ),
        .Q(divisor[14]),
        .R(1'b0));
  FDRE \divisor_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[15] ),
        .Q(divisor[15]),
        .R(1'b0));
  FDRE \divisor_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[16] ),
        .Q(divisor[16]),
        .R(1'b0));
  FDRE \divisor_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[17] ),
        .Q(divisor[17]),
        .R(1'b0));
  FDRE \divisor_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[18] ),
        .Q(divisor[18]),
        .R(1'b0));
  FDRE \divisor_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[19] ),
        .Q(divisor[19]),
        .R(1'b0));
  FDRE \divisor_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[1] ),
        .Q(divisor[1]),
        .R(1'b0));
  FDRE \divisor_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[20] ),
        .Q(divisor[20]),
        .R(1'b0));
  FDRE \divisor_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[21] ),
        .Q(divisor[21]),
        .R(1'b0));
  FDRE \divisor_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[22] ),
        .Q(divisor[22]),
        .R(1'b0));
  FDRE \divisor_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[23] ),
        .Q(divisor[23]),
        .R(1'b0));
  FDRE \divisor_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[2] ),
        .Q(divisor[2]),
        .R(1'b0));
  FDRE \divisor_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[3] ),
        .Q(divisor[3]),
        .R(1'b0));
  FDRE \divisor_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[4] ),
        .Q(divisor[4]),
        .R(1'b0));
  FDRE \divisor_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[5] ),
        .Q(divisor[5]),
        .R(1'b0));
  FDRE \divisor_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[6] ),
        .Q(divisor[6]),
        .R(1'b0));
  FDRE \divisor_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[7] ),
        .Q(divisor[7]),
        .R(1'b0));
  FDRE \divisor_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[8] ),
        .Q(divisor[8]),
        .R(1'b0));
  FDRE \divisor_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(\b_m_reg_n_0_[9] ),
        .Q(divisor[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    guard_i_1
       (.I0(guard_i_2_n_0),
        .I1(guard),
        .I2(p_0_out[0]),
        .O(guard_i_1_n_0));
  LUT6 #(
    .INIT(64'h0FAA0CAA00AA0CAA)) 
    guard_i_2
       (.I0(p_1_in),
        .I1(round_bit_reg_n_0),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(p_0_out[1]),
        .O(guard_i_2_n_0));
  FDRE guard_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(guard_i_1_n_0),
        .Q(p_0_out[0]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \quotient[0]_i_1 
       (.I0(\remainder_reg[50]_i_3_n_2 ),
        .I1(state[2]),
        .O(\quotient[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \quotient[26]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .O(\quotient[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \quotient[26]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[3]),
        .O(quotient[3]));
  FDRE \quotient_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\quotient[0]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \quotient_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[6]),
        .Q(p_2_in[7]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[7]),
        .Q(p_2_in[8]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[8]),
        .Q(p_2_in[9]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[9]),
        .Q(p_2_in[10]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[10]),
        .Q(p_2_in[11]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[11]),
        .Q(p_2_in[12]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[12]),
        .Q(p_2_in[13]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[13]),
        .Q(p_2_in[14]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[14]),
        .Q(p_2_in[15]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[15]),
        .Q(p_2_in[16]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(\quotient_reg_n_0_[0] ),
        .Q(\quotient_reg_n_0_[1] ),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[16]),
        .Q(p_2_in[17]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[17]),
        .Q(p_2_in[18]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[18]),
        .Q(p_2_in[19]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[19]),
        .Q(p_2_in[20]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[20]),
        .Q(p_2_in[21]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[21]),
        .Q(p_2_in[22]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[22]),
        .Q(p_2_in[23]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(\quotient_reg_n_0_[1] ),
        .Q(p_1_in),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_1_in),
        .Q(p_2_in[0]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[0]),
        .Q(p_2_in[1]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[1]),
        .Q(p_2_in[2]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[2]),
        .Q(p_2_in[3]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[3]),
        .Q(p_2_in[4]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[4]),
        .Q(p_2_in[5]),
        .R(\quotient[26]_i_1_n_0 ));
  FDRE \quotient_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[3]),
        .D(p_2_in[5]),
        .Q(p_2_in[6]),
        .R(\quotient[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[0]_i_1 
       (.I0(\remainder_reg[3]_i_2_n_7 ),
        .I1(p_1_out[0]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[10]_i_1 
       (.I0(\remainder_reg[11]_i_2_n_5 ),
        .I1(p_1_out[10]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[11]_i_1 
       (.I0(\remainder_reg[11]_i_2_n_4 ),
        .I1(p_1_out[11]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[11]_i_3 
       (.I0(p_1_out[12]),
        .I1(divisor[11]),
        .O(\remainder[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[11]_i_4 
       (.I0(p_1_out[11]),
        .I1(divisor[10]),
        .O(\remainder[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[11]_i_5 
       (.I0(p_1_out[10]),
        .I1(divisor[9]),
        .O(\remainder[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[11]_i_6 
       (.I0(p_1_out[9]),
        .I1(divisor[8]),
        .O(\remainder[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[12]_i_1 
       (.I0(\remainder_reg[15]_i_2_n_7 ),
        .I1(p_1_out[12]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[13]_i_1 
       (.I0(\remainder_reg[15]_i_2_n_6 ),
        .I1(p_1_out[13]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[14]_i_1 
       (.I0(\remainder_reg[15]_i_2_n_5 ),
        .I1(p_1_out[14]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[15]_i_1 
       (.I0(\remainder_reg[15]_i_2_n_4 ),
        .I1(p_1_out[15]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[15]_i_3 
       (.I0(p_1_out[16]),
        .I1(divisor[15]),
        .O(\remainder[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[15]_i_4 
       (.I0(p_1_out[15]),
        .I1(divisor[14]),
        .O(\remainder[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[15]_i_5 
       (.I0(p_1_out[14]),
        .I1(divisor[13]),
        .O(\remainder[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[15]_i_6 
       (.I0(p_1_out[13]),
        .I1(divisor[12]),
        .O(\remainder[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[16]_i_1 
       (.I0(\remainder_reg[19]_i_2_n_7 ),
        .I1(p_1_out[16]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[17]_i_1 
       (.I0(\remainder_reg[19]_i_2_n_6 ),
        .I1(p_1_out[17]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[18]_i_1 
       (.I0(\remainder_reg[19]_i_2_n_5 ),
        .I1(p_1_out[18]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[19]_i_1 
       (.I0(\remainder_reg[19]_i_2_n_4 ),
        .I1(p_1_out[19]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[19]_i_3 
       (.I0(p_1_out[20]),
        .I1(divisor[19]),
        .O(\remainder[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[19]_i_4 
       (.I0(p_1_out[19]),
        .I1(divisor[18]),
        .O(\remainder[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[19]_i_5 
       (.I0(p_1_out[18]),
        .I1(divisor[17]),
        .O(\remainder[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[19]_i_6 
       (.I0(p_1_out[17]),
        .I1(divisor[16]),
        .O(\remainder[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[1]_i_1 
       (.I0(\remainder_reg[3]_i_2_n_6 ),
        .I1(p_1_out[1]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[20]_i_1 
       (.I0(\remainder_reg[23]_i_2_n_7 ),
        .I1(p_1_out[20]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[21]_i_1 
       (.I0(\remainder_reg[23]_i_2_n_6 ),
        .I1(p_1_out[21]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[22]_i_1 
       (.I0(\remainder_reg[23]_i_2_n_5 ),
        .I1(p_1_out[22]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[23]_i_1 
       (.I0(\remainder_reg[23]_i_2_n_4 ),
        .I1(p_1_out[23]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[23]_i_3 
       (.I0(p_1_out[24]),
        .I1(divisor[23]),
        .O(\remainder[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[23]_i_4 
       (.I0(p_1_out[23]),
        .I1(divisor[22]),
        .O(\remainder[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[23]_i_5 
       (.I0(p_1_out[22]),
        .I1(divisor[21]),
        .O(\remainder[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[23]_i_6 
       (.I0(p_1_out[21]),
        .I1(divisor[20]),
        .O(\remainder[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[24]_i_1 
       (.I0(\remainder_reg[27]_i_2_n_7 ),
        .I1(p_1_out[24]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[25]_i_1 
       (.I0(\remainder_reg[27]_i_2_n_6 ),
        .I1(p_1_out[25]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[26]_i_1 
       (.I0(\remainder_reg[27]_i_2_n_5 ),
        .I1(p_1_out[26]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[27]_i_1 
       (.I0(\remainder_reg[27]_i_2_n_4 ),
        .I1(p_1_out[27]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[27]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[27]_i_3 
       (.I0(p_1_out[28]),
        .O(\remainder[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[27]_i_4 
       (.I0(p_1_out[27]),
        .O(\remainder[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[27]_i_5 
       (.I0(p_1_out[26]),
        .O(\remainder[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[27]_i_6 
       (.I0(p_1_out[25]),
        .O(\remainder[27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[28]_i_1 
       (.I0(\remainder_reg[31]_i_2_n_7 ),
        .I1(p_1_out[28]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[29]_i_1 
       (.I0(\remainder_reg[31]_i_2_n_6 ),
        .I1(p_1_out[29]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[2]_i_1 
       (.I0(\remainder_reg[3]_i_2_n_5 ),
        .I1(p_1_out[2]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[30]_i_1 
       (.I0(\remainder_reg[31]_i_2_n_5 ),
        .I1(p_1_out[30]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[31]_i_1 
       (.I0(\remainder_reg[31]_i_2_n_4 ),
        .I1(p_1_out[31]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[31]_i_3 
       (.I0(p_1_out[32]),
        .O(\remainder[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[31]_i_4 
       (.I0(p_1_out[31]),
        .O(\remainder[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[31]_i_5 
       (.I0(p_1_out[30]),
        .O(\remainder[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[31]_i_6 
       (.I0(p_1_out[29]),
        .O(\remainder[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[32]_i_1 
       (.I0(\remainder_reg[35]_i_2_n_7 ),
        .I1(p_1_out[32]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[33]_i_1 
       (.I0(\remainder_reg[35]_i_2_n_6 ),
        .I1(p_1_out[33]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[34]_i_1 
       (.I0(\remainder_reg[35]_i_2_n_5 ),
        .I1(p_1_out[34]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[35]_i_1 
       (.I0(\remainder_reg[35]_i_2_n_4 ),
        .I1(p_1_out[35]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[35]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[35]_i_3 
       (.I0(p_1_out[36]),
        .O(\remainder[35]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[35]_i_4 
       (.I0(p_1_out[35]),
        .O(\remainder[35]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[35]_i_5 
       (.I0(p_1_out[34]),
        .O(\remainder[35]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[35]_i_6 
       (.I0(p_1_out[33]),
        .O(\remainder[35]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[36]_i_1 
       (.I0(\remainder_reg[39]_i_2_n_7 ),
        .I1(p_1_out[36]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[37]_i_1 
       (.I0(\remainder_reg[39]_i_2_n_6 ),
        .I1(p_1_out[37]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[38]_i_1 
       (.I0(\remainder_reg[39]_i_2_n_5 ),
        .I1(p_1_out[38]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[39]_i_1 
       (.I0(\remainder_reg[39]_i_2_n_4 ),
        .I1(p_1_out[39]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[39]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[39]_i_3 
       (.I0(p_1_out[40]),
        .O(\remainder[39]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[39]_i_4 
       (.I0(p_1_out[39]),
        .O(\remainder[39]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[39]_i_5 
       (.I0(p_1_out[38]),
        .O(\remainder[39]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[39]_i_6 
       (.I0(p_1_out[37]),
        .O(\remainder[39]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[3]_i_1 
       (.I0(\remainder_reg[3]_i_2_n_4 ),
        .I1(p_1_out[3]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[3]_i_3 
       (.I0(p_1_out[4]),
        .I1(divisor[3]),
        .O(\remainder[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[3]_i_4 
       (.I0(p_1_out[3]),
        .I1(divisor[2]),
        .O(\remainder[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[3]_i_5 
       (.I0(p_1_out[2]),
        .I1(divisor[1]),
        .O(\remainder[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[3]_i_6 
       (.I0(p_1_out[1]),
        .I1(divisor[0]),
        .O(\remainder[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[40]_i_1 
       (.I0(\remainder_reg[43]_i_2_n_7 ),
        .I1(p_1_out[40]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[41]_i_1 
       (.I0(\remainder_reg[43]_i_2_n_6 ),
        .I1(p_1_out[41]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[42]_i_1 
       (.I0(\remainder_reg[43]_i_2_n_5 ),
        .I1(p_1_out[42]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[43]_i_1 
       (.I0(\remainder_reg[43]_i_2_n_4 ),
        .I1(p_1_out[43]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[43]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[43]_i_3 
       (.I0(p_1_out[44]),
        .O(\remainder[43]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[43]_i_4 
       (.I0(p_1_out[43]),
        .O(\remainder[43]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[43]_i_5 
       (.I0(p_1_out[42]),
        .O(\remainder[43]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[43]_i_6 
       (.I0(p_1_out[41]),
        .O(\remainder[43]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[44]_i_1 
       (.I0(\remainder_reg[47]_i_2_n_7 ),
        .I1(p_1_out[44]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[45]_i_1 
       (.I0(\remainder_reg[47]_i_2_n_6 ),
        .I1(p_1_out[45]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[46]_i_1 
       (.I0(\remainder_reg[47]_i_2_n_5 ),
        .I1(p_1_out[46]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[47]_i_1 
       (.I0(\remainder_reg[47]_i_2_n_4 ),
        .I1(p_1_out[47]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[47]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[47]_i_3 
       (.I0(p_1_out[48]),
        .O(\remainder[47]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[47]_i_4 
       (.I0(p_1_out[47]),
        .O(\remainder[47]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[47]_i_5 
       (.I0(p_1_out[46]),
        .O(\remainder[47]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[47]_i_6 
       (.I0(p_1_out[45]),
        .O(\remainder[47]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[48]_i_1 
       (.I0(\remainder_reg[50]_i_4_n_7 ),
        .I1(p_1_out[48]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[49]_i_1 
       (.I0(\remainder_reg[50]_i_4_n_6 ),
        .I1(p_1_out[49]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[4]_i_1 
       (.I0(\remainder_reg[7]_i_2_n_7 ),
        .I1(p_1_out[4]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h50005008)) 
    \remainder[50]_i_1 
       (.I0(state[3]),
        .I1(\remainder_reg[50]_i_3_n_2 ),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(quotient[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[50]_i_10 
       (.I0(p_1_out[50]),
        .O(\remainder[50]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[50]_i_11 
       (.I0(p_1_out[49]),
        .O(\remainder[50]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_13 
       (.I0(p_1_out[47]),
        .I1(p_1_out[48]),
        .O(\remainder[50]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_14 
       (.I0(p_1_out[45]),
        .I1(p_1_out[46]),
        .O(\remainder[50]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_15 
       (.I0(p_1_out[43]),
        .I1(p_1_out[44]),
        .O(\remainder[50]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_16 
       (.I0(p_1_out[41]),
        .I1(p_1_out[42]),
        .O(\remainder[50]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_17 
       (.I0(p_1_out[48]),
        .I1(p_1_out[47]),
        .O(\remainder[50]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_18 
       (.I0(p_1_out[46]),
        .I1(p_1_out[45]),
        .O(\remainder[50]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_19 
       (.I0(p_1_out[44]),
        .I1(p_1_out[43]),
        .O(\remainder[50]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[50]_i_2 
       (.I0(\remainder_reg[50]_i_4_n_5 ),
        .I1(p_1_out[50]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_20 
       (.I0(p_1_out[42]),
        .I1(p_1_out[41]),
        .O(\remainder[50]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_22 
       (.I0(p_1_out[39]),
        .I1(p_1_out[40]),
        .O(\remainder[50]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_23 
       (.I0(p_1_out[37]),
        .I1(p_1_out[38]),
        .O(\remainder[50]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_24 
       (.I0(p_1_out[35]),
        .I1(p_1_out[36]),
        .O(\remainder[50]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_25 
       (.I0(p_1_out[33]),
        .I1(p_1_out[34]),
        .O(\remainder[50]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_26 
       (.I0(p_1_out[40]),
        .I1(p_1_out[39]),
        .O(\remainder[50]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_27 
       (.I0(p_1_out[38]),
        .I1(p_1_out[37]),
        .O(\remainder[50]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_28 
       (.I0(p_1_out[36]),
        .I1(p_1_out[35]),
        .O(\remainder[50]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_29 
       (.I0(p_1_out[34]),
        .I1(p_1_out[33]),
        .O(\remainder[50]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_31 
       (.I0(p_1_out[31]),
        .I1(p_1_out[32]),
        .O(\remainder[50]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_32 
       (.I0(p_1_out[29]),
        .I1(p_1_out[30]),
        .O(\remainder[50]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_33 
       (.I0(p_1_out[27]),
        .I1(p_1_out[28]),
        .O(\remainder[50]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_34 
       (.I0(p_1_out[25]),
        .I1(p_1_out[26]),
        .O(\remainder[50]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_35 
       (.I0(p_1_out[32]),
        .I1(p_1_out[31]),
        .O(\remainder[50]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_36 
       (.I0(p_1_out[30]),
        .I1(p_1_out[29]),
        .O(\remainder[50]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_37 
       (.I0(p_1_out[28]),
        .I1(p_1_out[27]),
        .O(\remainder[50]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_38 
       (.I0(p_1_out[26]),
        .I1(p_1_out[25]),
        .O(\remainder[50]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_40 
       (.I0(p_1_out[23]),
        .I1(divisor[22]),
        .I2(divisor[23]),
        .I3(p_1_out[24]),
        .O(\remainder[50]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_41 
       (.I0(p_1_out[21]),
        .I1(divisor[20]),
        .I2(divisor[21]),
        .I3(p_1_out[22]),
        .O(\remainder[50]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_42 
       (.I0(p_1_out[19]),
        .I1(divisor[18]),
        .I2(divisor[19]),
        .I3(p_1_out[20]),
        .O(\remainder[50]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_43 
       (.I0(p_1_out[17]),
        .I1(divisor[16]),
        .I2(divisor[17]),
        .I3(p_1_out[18]),
        .O(\remainder[50]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_44 
       (.I0(p_1_out[23]),
        .I1(divisor[22]),
        .I2(p_1_out[24]),
        .I3(divisor[23]),
        .O(\remainder[50]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_45 
       (.I0(p_1_out[21]),
        .I1(divisor[20]),
        .I2(p_1_out[22]),
        .I3(divisor[21]),
        .O(\remainder[50]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_46 
       (.I0(p_1_out[19]),
        .I1(divisor[18]),
        .I2(p_1_out[20]),
        .I3(divisor[19]),
        .O(\remainder[50]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_47 
       (.I0(p_1_out[17]),
        .I1(divisor[16]),
        .I2(p_1_out[18]),
        .I3(divisor[17]),
        .O(\remainder[50]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_49 
       (.I0(p_1_out[15]),
        .I1(divisor[14]),
        .I2(divisor[15]),
        .I3(p_1_out[16]),
        .O(\remainder[50]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_50 
       (.I0(p_1_out[13]),
        .I1(divisor[12]),
        .I2(divisor[13]),
        .I3(p_1_out[14]),
        .O(\remainder[50]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_51 
       (.I0(p_1_out[11]),
        .I1(divisor[10]),
        .I2(divisor[11]),
        .I3(p_1_out[12]),
        .O(\remainder[50]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_52 
       (.I0(p_1_out[9]),
        .I1(divisor[8]),
        .I2(divisor[9]),
        .I3(p_1_out[10]),
        .O(\remainder[50]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_53 
       (.I0(p_1_out[15]),
        .I1(divisor[14]),
        .I2(p_1_out[16]),
        .I3(divisor[15]),
        .O(\remainder[50]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_54 
       (.I0(p_1_out[13]),
        .I1(divisor[12]),
        .I2(p_1_out[14]),
        .I3(divisor[13]),
        .O(\remainder[50]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_55 
       (.I0(p_1_out[11]),
        .I1(divisor[10]),
        .I2(p_1_out[12]),
        .I3(divisor[11]),
        .O(\remainder[50]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_56 
       (.I0(p_1_out[9]),
        .I1(divisor[8]),
        .I2(p_1_out[10]),
        .I3(divisor[9]),
        .O(\remainder[50]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_57 
       (.I0(p_1_out[7]),
        .I1(divisor[6]),
        .I2(divisor[7]),
        .I3(p_1_out[8]),
        .O(\remainder[50]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_58 
       (.I0(p_1_out[5]),
        .I1(divisor[4]),
        .I2(divisor[5]),
        .I3(p_1_out[6]),
        .O(\remainder[50]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_59 
       (.I0(p_1_out[3]),
        .I1(divisor[2]),
        .I2(divisor[3]),
        .I3(p_1_out[4]),
        .O(\remainder[50]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \remainder[50]_i_6 
       (.I0(p_1_out[49]),
        .I1(p_1_out[50]),
        .O(\remainder[50]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \remainder[50]_i_60 
       (.I0(p_1_out[1]),
        .I1(divisor[0]),
        .I2(divisor[1]),
        .I3(p_1_out[2]),
        .O(\remainder[50]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_61 
       (.I0(p_1_out[7]),
        .I1(divisor[6]),
        .I2(p_1_out[8]),
        .I3(divisor[7]),
        .O(\remainder[50]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_62 
       (.I0(p_1_out[5]),
        .I1(divisor[4]),
        .I2(p_1_out[6]),
        .I3(divisor[5]),
        .O(\remainder[50]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_63 
       (.I0(p_1_out[3]),
        .I1(divisor[2]),
        .I2(p_1_out[4]),
        .I3(divisor[3]),
        .O(\remainder[50]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \remainder[50]_i_64 
       (.I0(p_1_out[1]),
        .I1(divisor[0]),
        .I2(p_1_out[2]),
        .I3(divisor[1]),
        .O(\remainder[50]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[50]_i_7 
       (.I0(\remainder_reg_n_0_[50] ),
        .O(\remainder[50]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \remainder[50]_i_8 
       (.I0(p_1_out[49]),
        .I1(p_1_out[50]),
        .O(\remainder[50]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \remainder[50]_i_9 
       (.I0(\remainder_reg_n_0_[50] ),
        .O(\remainder[50]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[5]_i_1 
       (.I0(\remainder_reg[7]_i_2_n_6 ),
        .I1(p_1_out[5]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[6]_i_1 
       (.I0(\remainder_reg[7]_i_2_n_5 ),
        .I1(p_1_out[6]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[7]_i_1 
       (.I0(\remainder_reg[7]_i_2_n_4 ),
        .I1(p_1_out[7]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[7]_i_3 
       (.I0(p_1_out[8]),
        .I1(divisor[7]),
        .O(\remainder[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[7]_i_4 
       (.I0(p_1_out[7]),
        .I1(divisor[6]),
        .O(\remainder[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[7]_i_5 
       (.I0(p_1_out[6]),
        .I1(divisor[5]),
        .O(\remainder[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \remainder[7]_i_6 
       (.I0(p_1_out[5]),
        .I1(divisor[4]),
        .O(\remainder[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[8]_i_1 
       (.I0(\remainder_reg[11]_i_2_n_7 ),
        .I1(p_1_out[8]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \remainder[9]_i_1 
       (.I0(\remainder_reg[11]_i_2_n_6 ),
        .I1(p_1_out[9]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\remainder[9]_i_1_n_0 ));
  FDRE \remainder_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[0]_i_1_n_0 ),
        .Q(p_1_out[1]),
        .R(1'b0));
  FDRE \remainder_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[10]_i_1_n_0 ),
        .Q(p_1_out[11]),
        .R(1'b0));
  FDRE \remainder_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[11]_i_1_n_0 ),
        .Q(p_1_out[12]),
        .R(1'b0));
  CARRY4 \remainder_reg[11]_i_2 
       (.CI(\remainder_reg[7]_i_2_n_0 ),
        .CO({\remainder_reg[11]_i_2_n_0 ,\NLW_remainder_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[12:9]),
        .O({\remainder_reg[11]_i_2_n_4 ,\remainder_reg[11]_i_2_n_5 ,\remainder_reg[11]_i_2_n_6 ,\remainder_reg[11]_i_2_n_7 }),
        .S({\remainder[11]_i_3_n_0 ,\remainder[11]_i_4_n_0 ,\remainder[11]_i_5_n_0 ,\remainder[11]_i_6_n_0 }));
  FDRE \remainder_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[12]_i_1_n_0 ),
        .Q(p_1_out[13]),
        .R(1'b0));
  FDRE \remainder_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[13]_i_1_n_0 ),
        .Q(p_1_out[14]),
        .R(1'b0));
  FDRE \remainder_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[14]_i_1_n_0 ),
        .Q(p_1_out[15]),
        .R(1'b0));
  FDRE \remainder_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[15]_i_1_n_0 ),
        .Q(p_1_out[16]),
        .R(1'b0));
  CARRY4 \remainder_reg[15]_i_2 
       (.CI(\remainder_reg[11]_i_2_n_0 ),
        .CO({\remainder_reg[15]_i_2_n_0 ,\NLW_remainder_reg[15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[16:13]),
        .O({\remainder_reg[15]_i_2_n_4 ,\remainder_reg[15]_i_2_n_5 ,\remainder_reg[15]_i_2_n_6 ,\remainder_reg[15]_i_2_n_7 }),
        .S({\remainder[15]_i_3_n_0 ,\remainder[15]_i_4_n_0 ,\remainder[15]_i_5_n_0 ,\remainder[15]_i_6_n_0 }));
  FDRE \remainder_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[16]_i_1_n_0 ),
        .Q(p_1_out[17]),
        .R(1'b0));
  FDRE \remainder_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[17]_i_1_n_0 ),
        .Q(p_1_out[18]),
        .R(1'b0));
  FDRE \remainder_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[18]_i_1_n_0 ),
        .Q(p_1_out[19]),
        .R(1'b0));
  FDRE \remainder_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[19]_i_1_n_0 ),
        .Q(p_1_out[20]),
        .R(1'b0));
  CARRY4 \remainder_reg[19]_i_2 
       (.CI(\remainder_reg[15]_i_2_n_0 ),
        .CO({\remainder_reg[19]_i_2_n_0 ,\NLW_remainder_reg[19]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[20:17]),
        .O({\remainder_reg[19]_i_2_n_4 ,\remainder_reg[19]_i_2_n_5 ,\remainder_reg[19]_i_2_n_6 ,\remainder_reg[19]_i_2_n_7 }),
        .S({\remainder[19]_i_3_n_0 ,\remainder[19]_i_4_n_0 ,\remainder[19]_i_5_n_0 ,\remainder[19]_i_6_n_0 }));
  FDRE \remainder_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[1]_i_1_n_0 ),
        .Q(p_1_out[2]),
        .R(1'b0));
  FDRE \remainder_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[20]_i_1_n_0 ),
        .Q(p_1_out[21]),
        .R(1'b0));
  FDRE \remainder_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[21]_i_1_n_0 ),
        .Q(p_1_out[22]),
        .R(1'b0));
  FDRE \remainder_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[22]_i_1_n_0 ),
        .Q(p_1_out[23]),
        .R(1'b0));
  FDRE \remainder_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[23]_i_1_n_0 ),
        .Q(p_1_out[24]),
        .R(1'b0));
  CARRY4 \remainder_reg[23]_i_2 
       (.CI(\remainder_reg[19]_i_2_n_0 ),
        .CO({\remainder_reg[23]_i_2_n_0 ,\NLW_remainder_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[24:21]),
        .O({\remainder_reg[23]_i_2_n_4 ,\remainder_reg[23]_i_2_n_5 ,\remainder_reg[23]_i_2_n_6 ,\remainder_reg[23]_i_2_n_7 }),
        .S({\remainder[23]_i_3_n_0 ,\remainder[23]_i_4_n_0 ,\remainder[23]_i_5_n_0 ,\remainder[23]_i_6_n_0 }));
  FDRE \remainder_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[24]_i_1_n_0 ),
        .Q(p_1_out[25]),
        .R(1'b0));
  FDRE \remainder_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[25]_i_1_n_0 ),
        .Q(p_1_out[26]),
        .R(1'b0));
  FDRE \remainder_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[26]_i_1_n_0 ),
        .Q(p_1_out[27]),
        .R(1'b0));
  FDRE \remainder_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[27]_i_1_n_0 ),
        .Q(p_1_out[28]),
        .R(1'b0));
  CARRY4 \remainder_reg[27]_i_2 
       (.CI(\remainder_reg[23]_i_2_n_0 ),
        .CO({\remainder_reg[27]_i_2_n_0 ,\NLW_remainder_reg[27]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[28:25]),
        .O({\remainder_reg[27]_i_2_n_4 ,\remainder_reg[27]_i_2_n_5 ,\remainder_reg[27]_i_2_n_6 ,\remainder_reg[27]_i_2_n_7 }),
        .S({\remainder[27]_i_3_n_0 ,\remainder[27]_i_4_n_0 ,\remainder[27]_i_5_n_0 ,\remainder[27]_i_6_n_0 }));
  FDRE \remainder_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[28]_i_1_n_0 ),
        .Q(p_1_out[29]),
        .R(1'b0));
  FDRE \remainder_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[29]_i_1_n_0 ),
        .Q(p_1_out[30]),
        .R(1'b0));
  FDRE \remainder_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[2]_i_1_n_0 ),
        .Q(p_1_out[3]),
        .R(1'b0));
  FDRE \remainder_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[30]_i_1_n_0 ),
        .Q(p_1_out[31]),
        .R(1'b0));
  FDRE \remainder_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[31]_i_1_n_0 ),
        .Q(p_1_out[32]),
        .R(1'b0));
  CARRY4 \remainder_reg[31]_i_2 
       (.CI(\remainder_reg[27]_i_2_n_0 ),
        .CO({\remainder_reg[31]_i_2_n_0 ,\NLW_remainder_reg[31]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[32:29]),
        .O({\remainder_reg[31]_i_2_n_4 ,\remainder_reg[31]_i_2_n_5 ,\remainder_reg[31]_i_2_n_6 ,\remainder_reg[31]_i_2_n_7 }),
        .S({\remainder[31]_i_3_n_0 ,\remainder[31]_i_4_n_0 ,\remainder[31]_i_5_n_0 ,\remainder[31]_i_6_n_0 }));
  FDRE \remainder_reg[32] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[32]_i_1_n_0 ),
        .Q(p_1_out[33]),
        .R(1'b0));
  FDRE \remainder_reg[33] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[33]_i_1_n_0 ),
        .Q(p_1_out[34]),
        .R(1'b0));
  FDRE \remainder_reg[34] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[34]_i_1_n_0 ),
        .Q(p_1_out[35]),
        .R(1'b0));
  FDRE \remainder_reg[35] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[35]_i_1_n_0 ),
        .Q(p_1_out[36]),
        .R(1'b0));
  CARRY4 \remainder_reg[35]_i_2 
       (.CI(\remainder_reg[31]_i_2_n_0 ),
        .CO({\remainder_reg[35]_i_2_n_0 ,\NLW_remainder_reg[35]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[36:33]),
        .O({\remainder_reg[35]_i_2_n_4 ,\remainder_reg[35]_i_2_n_5 ,\remainder_reg[35]_i_2_n_6 ,\remainder_reg[35]_i_2_n_7 }),
        .S({\remainder[35]_i_3_n_0 ,\remainder[35]_i_4_n_0 ,\remainder[35]_i_5_n_0 ,\remainder[35]_i_6_n_0 }));
  FDRE \remainder_reg[36] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[36]_i_1_n_0 ),
        .Q(p_1_out[37]),
        .R(1'b0));
  FDRE \remainder_reg[37] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[37]_i_1_n_0 ),
        .Q(p_1_out[38]),
        .R(1'b0));
  FDRE \remainder_reg[38] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[38]_i_1_n_0 ),
        .Q(p_1_out[39]),
        .R(1'b0));
  FDRE \remainder_reg[39] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[39]_i_1_n_0 ),
        .Q(p_1_out[40]),
        .R(1'b0));
  CARRY4 \remainder_reg[39]_i_2 
       (.CI(\remainder_reg[35]_i_2_n_0 ),
        .CO({\remainder_reg[39]_i_2_n_0 ,\NLW_remainder_reg[39]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[40:37]),
        .O({\remainder_reg[39]_i_2_n_4 ,\remainder_reg[39]_i_2_n_5 ,\remainder_reg[39]_i_2_n_6 ,\remainder_reg[39]_i_2_n_7 }),
        .S({\remainder[39]_i_3_n_0 ,\remainder[39]_i_4_n_0 ,\remainder[39]_i_5_n_0 ,\remainder[39]_i_6_n_0 }));
  FDRE \remainder_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[3]_i_1_n_0 ),
        .Q(p_1_out[4]),
        .R(1'b0));
  CARRY4 \remainder_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\remainder_reg[3]_i_2_n_0 ,\NLW_remainder_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(p_1_out[4:1]),
        .O({\remainder_reg[3]_i_2_n_4 ,\remainder_reg[3]_i_2_n_5 ,\remainder_reg[3]_i_2_n_6 ,\remainder_reg[3]_i_2_n_7 }),
        .S({\remainder[3]_i_3_n_0 ,\remainder[3]_i_4_n_0 ,\remainder[3]_i_5_n_0 ,\remainder[3]_i_6_n_0 }));
  FDRE \remainder_reg[40] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[40]_i_1_n_0 ),
        .Q(p_1_out[41]),
        .R(1'b0));
  FDRE \remainder_reg[41] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[41]_i_1_n_0 ),
        .Q(p_1_out[42]),
        .R(1'b0));
  FDRE \remainder_reg[42] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[42]_i_1_n_0 ),
        .Q(p_1_out[43]),
        .R(1'b0));
  FDRE \remainder_reg[43] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[43]_i_1_n_0 ),
        .Q(p_1_out[44]),
        .R(1'b0));
  CARRY4 \remainder_reg[43]_i_2 
       (.CI(\remainder_reg[39]_i_2_n_0 ),
        .CO({\remainder_reg[43]_i_2_n_0 ,\NLW_remainder_reg[43]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[44:41]),
        .O({\remainder_reg[43]_i_2_n_4 ,\remainder_reg[43]_i_2_n_5 ,\remainder_reg[43]_i_2_n_6 ,\remainder_reg[43]_i_2_n_7 }),
        .S({\remainder[43]_i_3_n_0 ,\remainder[43]_i_4_n_0 ,\remainder[43]_i_5_n_0 ,\remainder[43]_i_6_n_0 }));
  FDRE \remainder_reg[44] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[44]_i_1_n_0 ),
        .Q(p_1_out[45]),
        .R(1'b0));
  FDRE \remainder_reg[45] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[45]_i_1_n_0 ),
        .Q(p_1_out[46]),
        .R(1'b0));
  FDRE \remainder_reg[46] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[46]_i_1_n_0 ),
        .Q(p_1_out[47]),
        .R(1'b0));
  FDRE \remainder_reg[47] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[47]_i_1_n_0 ),
        .Q(p_1_out[48]),
        .R(1'b0));
  CARRY4 \remainder_reg[47]_i_2 
       (.CI(\remainder_reg[43]_i_2_n_0 ),
        .CO({\remainder_reg[47]_i_2_n_0 ,\NLW_remainder_reg[47]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[48:45]),
        .O({\remainder_reg[47]_i_2_n_4 ,\remainder_reg[47]_i_2_n_5 ,\remainder_reg[47]_i_2_n_6 ,\remainder_reg[47]_i_2_n_7 }),
        .S({\remainder[47]_i_3_n_0 ,\remainder[47]_i_4_n_0 ,\remainder[47]_i_5_n_0 ,\remainder[47]_i_6_n_0 }));
  FDRE \remainder_reg[48] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[48]_i_1_n_0 ),
        .Q(p_1_out[49]),
        .R(1'b0));
  FDRE \remainder_reg[49] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[49]_i_1_n_0 ),
        .Q(p_1_out[50]),
        .R(1'b0));
  FDRE \remainder_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[4]_i_1_n_0 ),
        .Q(p_1_out[5]),
        .R(1'b0));
  FDRE \remainder_reg[50] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[50]_i_2_n_0 ),
        .Q(\remainder_reg_n_0_[50] ),
        .R(1'b0));
  CARRY4 \remainder_reg[50]_i_12 
       (.CI(\remainder_reg[50]_i_21_n_0 ),
        .CO({\remainder_reg[50]_i_12_n_0 ,\NLW_remainder_reg[50]_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\remainder[50]_i_22_n_0 ,\remainder[50]_i_23_n_0 ,\remainder[50]_i_24_n_0 ,\remainder[50]_i_25_n_0 }),
        .O(\NLW_remainder_reg[50]_i_12_O_UNCONNECTED [3:0]),
        .S({\remainder[50]_i_26_n_0 ,\remainder[50]_i_27_n_0 ,\remainder[50]_i_28_n_0 ,\remainder[50]_i_29_n_0 }));
  CARRY4 \remainder_reg[50]_i_21 
       (.CI(\remainder_reg[50]_i_30_n_0 ),
        .CO({\remainder_reg[50]_i_21_n_0 ,\NLW_remainder_reg[50]_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\remainder[50]_i_31_n_0 ,\remainder[50]_i_32_n_0 ,\remainder[50]_i_33_n_0 ,\remainder[50]_i_34_n_0 }),
        .O(\NLW_remainder_reg[50]_i_21_O_UNCONNECTED [3:0]),
        .S({\remainder[50]_i_35_n_0 ,\remainder[50]_i_36_n_0 ,\remainder[50]_i_37_n_0 ,\remainder[50]_i_38_n_0 }));
  CARRY4 \remainder_reg[50]_i_3 
       (.CI(\remainder_reg[50]_i_5_n_0 ),
        .CO({\NLW_remainder_reg[50]_i_3_CO_UNCONNECTED [3:2],\remainder_reg[50]_i_3_n_2 ,\NLW_remainder_reg[50]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\remainder_reg_n_0_[50] ,\remainder[50]_i_6_n_0 }),
        .O(\NLW_remainder_reg[50]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\remainder[50]_i_7_n_0 ,\remainder[50]_i_8_n_0 }));
  CARRY4 \remainder_reg[50]_i_30 
       (.CI(\remainder_reg[50]_i_39_n_0 ),
        .CO({\remainder_reg[50]_i_30_n_0 ,\NLW_remainder_reg[50]_i_30_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\remainder[50]_i_40_n_0 ,\remainder[50]_i_41_n_0 ,\remainder[50]_i_42_n_0 ,\remainder[50]_i_43_n_0 }),
        .O(\NLW_remainder_reg[50]_i_30_O_UNCONNECTED [3:0]),
        .S({\remainder[50]_i_44_n_0 ,\remainder[50]_i_45_n_0 ,\remainder[50]_i_46_n_0 ,\remainder[50]_i_47_n_0 }));
  CARRY4 \remainder_reg[50]_i_39 
       (.CI(\remainder_reg[50]_i_48_n_0 ),
        .CO({\remainder_reg[50]_i_39_n_0 ,\NLW_remainder_reg[50]_i_39_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\remainder[50]_i_49_n_0 ,\remainder[50]_i_50_n_0 ,\remainder[50]_i_51_n_0 ,\remainder[50]_i_52_n_0 }),
        .O(\NLW_remainder_reg[50]_i_39_O_UNCONNECTED [3:0]),
        .S({\remainder[50]_i_53_n_0 ,\remainder[50]_i_54_n_0 ,\remainder[50]_i_55_n_0 ,\remainder[50]_i_56_n_0 }));
  CARRY4 \remainder_reg[50]_i_4 
       (.CI(\remainder_reg[47]_i_2_n_0 ),
        .CO(\NLW_remainder_reg[50]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_out[50:49]}),
        .O({\NLW_remainder_reg[50]_i_4_O_UNCONNECTED [3],\remainder_reg[50]_i_4_n_5 ,\remainder_reg[50]_i_4_n_6 ,\remainder_reg[50]_i_4_n_7 }),
        .S({1'b0,\remainder[50]_i_9_n_0 ,\remainder[50]_i_10_n_0 ,\remainder[50]_i_11_n_0 }));
  CARRY4 \remainder_reg[50]_i_48 
       (.CI(1'b0),
        .CO({\remainder_reg[50]_i_48_n_0 ,\NLW_remainder_reg[50]_i_48_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\remainder[50]_i_57_n_0 ,\remainder[50]_i_58_n_0 ,\remainder[50]_i_59_n_0 ,\remainder[50]_i_60_n_0 }),
        .O(\NLW_remainder_reg[50]_i_48_O_UNCONNECTED [3:0]),
        .S({\remainder[50]_i_61_n_0 ,\remainder[50]_i_62_n_0 ,\remainder[50]_i_63_n_0 ,\remainder[50]_i_64_n_0 }));
  CARRY4 \remainder_reg[50]_i_5 
       (.CI(\remainder_reg[50]_i_12_n_0 ),
        .CO({\remainder_reg[50]_i_5_n_0 ,\NLW_remainder_reg[50]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\remainder[50]_i_13_n_0 ,\remainder[50]_i_14_n_0 ,\remainder[50]_i_15_n_0 ,\remainder[50]_i_16_n_0 }),
        .O(\NLW_remainder_reg[50]_i_5_O_UNCONNECTED [3:0]),
        .S({\remainder[50]_i_17_n_0 ,\remainder[50]_i_18_n_0 ,\remainder[50]_i_19_n_0 ,\remainder[50]_i_20_n_0 }));
  FDRE \remainder_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[5]_i_1_n_0 ),
        .Q(p_1_out[6]),
        .R(1'b0));
  FDRE \remainder_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[6]_i_1_n_0 ),
        .Q(p_1_out[7]),
        .R(1'b0));
  FDRE \remainder_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[7]_i_1_n_0 ),
        .Q(p_1_out[8]),
        .R(1'b0));
  CARRY4 \remainder_reg[7]_i_2 
       (.CI(\remainder_reg[3]_i_2_n_0 ),
        .CO({\remainder_reg[7]_i_2_n_0 ,\NLW_remainder_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(p_1_out[8:5]),
        .O({\remainder_reg[7]_i_2_n_4 ,\remainder_reg[7]_i_2_n_5 ,\remainder_reg[7]_i_2_n_6 ,\remainder_reg[7]_i_2_n_7 }),
        .S({\remainder[7]_i_3_n_0 ,\remainder[7]_i_4_n_0 ,\remainder[7]_i_5_n_0 ,\remainder[7]_i_6_n_0 }));
  FDRE \remainder_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[8]_i_1_n_0 ),
        .Q(p_1_out[9]),
        .R(1'b0));
  FDRE \remainder_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(quotient[0]),
        .D(\remainder[9]_i_1_n_0 ),
        .Q(p_1_out[10]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[0]_i_5 
       (.I0(divider_z[0]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [0]),
        .I3(Q[3]),
        .O(\result_reg[0] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[10]_i_5 
       (.I0(divider_z[10]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [8]),
        .I3(Q[3]),
        .O(\result_reg[10] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[12]_i_5 
       (.I0(divider_z[12]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [9]),
        .I3(Q[3]),
        .O(\result_reg[12] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[13]_i_5 
       (.I0(divider_z[13]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [10]),
        .I3(Q[3]),
        .O(\result_reg[13] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[31]_i_10 
       (.I0(divider_z[31]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [11]),
        .I3(Q[3]),
        .O(\result_reg[31] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[3]_i_2 
       (.I0(divider_z[3]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [1]),
        .I3(Q[3]),
        .O(\result_reg[3] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[4]_i_5 
       (.I0(divider_z[4]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [2]),
        .I3(Q[3]),
        .O(\result_reg[4] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[5]_i_5 
       (.I0(divider_z[5]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [3]),
        .I3(Q[3]),
        .O(\result_reg[5] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[6]_i_5 
       (.I0(divider_z[6]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [4]),
        .I3(Q[3]),
        .O(\result_reg[6] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[7]_i_5 
       (.I0(divider_z[7]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [5]),
        .I3(Q[3]),
        .O(\result_reg[7] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[8]_i_5 
       (.I0(divider_z[8]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [6]),
        .I3(Q[3]),
        .O(\result_reg[8] ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[9]_i_5 
       (.I0(divider_z[9]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [7]),
        .I3(Q[3]),
        .O(\result_reg[9] ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    round_bit_i_1
       (.I0(round_bit_i_2_n_0),
        .I1(\quotient_reg_n_0_[1] ),
        .I2(state[1]),
        .I3(p_0_out[0]),
        .I4(guard),
        .I5(round_bit_reg_n_0),
        .O(round_bit_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    round_bit_i_2
       (.I0(state[0]),
        .I1(state[2]),
        .O(round_bit_i_2_n_0));
  FDRE round_bit_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(round_bit_i_1_n_0),
        .Q(round_bit_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000003)) 
    s_input_a_ack_i_1
       (.I0(divider_a_stb_reg),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(s_input_a_ack_reg_0),
        .O(s_input_a_ack_i_1_n_0));
  FDRE s_input_a_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_a_ack_i_1_n_0),
        .Q(s_input_a_ack_reg_0),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000030)) 
    s_input_b_ack_i_1
       (.I0(divider_b_stb_reg),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(s_input_b_ack_reg_0),
        .O(s_input_b_ack_i_1_n_0));
  FDRE s_input_b_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_b_ack_i_1_n_0),
        .Q(s_input_b_ack_reg_0),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h4000)) 
    \s_output_z[31]_i_1 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .O(s_output_z_stb));
  FDRE \s_output_z_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[0] ),
        .Q(divider_z[0]),
        .R(1'b0));
  FDRE \s_output_z_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[10] ),
        .Q(divider_z[10]),
        .R(1'b0));
  FDRE \s_output_z_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[11] ),
        .Q(output_z[2]),
        .R(1'b0));
  FDRE \s_output_z_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[12] ),
        .Q(divider_z[12]),
        .R(1'b0));
  FDRE \s_output_z_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[13] ),
        .Q(divider_z[13]),
        .R(1'b0));
  FDRE \s_output_z_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[14] ),
        .Q(output_z[3]),
        .R(1'b0));
  FDRE \s_output_z_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[15] ),
        .Q(output_z[4]),
        .R(1'b0));
  FDRE \s_output_z_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[16] ),
        .Q(output_z[5]),
        .R(1'b0));
  FDRE \s_output_z_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[17] ),
        .Q(output_z[6]),
        .R(1'b0));
  FDRE \s_output_z_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[18] ),
        .Q(output_z[7]),
        .R(1'b0));
  FDRE \s_output_z_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[19] ),
        .Q(output_z[8]),
        .R(1'b0));
  FDRE \s_output_z_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[1] ),
        .Q(output_z[0]),
        .R(1'b0));
  FDRE \s_output_z_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[20] ),
        .Q(output_z[9]),
        .R(1'b0));
  FDRE \s_output_z_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[21] ),
        .Q(output_z[10]),
        .R(1'b0));
  FDRE \s_output_z_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[22] ),
        .Q(output_z[11]),
        .R(1'b0));
  FDRE \s_output_z_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[23] ),
        .Q(output_z[12]),
        .R(1'b0));
  FDRE \s_output_z_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[24] ),
        .Q(output_z[13]),
        .R(1'b0));
  FDRE \s_output_z_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[25] ),
        .Q(output_z[14]),
        .R(1'b0));
  FDRE \s_output_z_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[26] ),
        .Q(output_z[15]),
        .R(1'b0));
  FDRE \s_output_z_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[27] ),
        .Q(output_z[16]),
        .R(1'b0));
  FDRE \s_output_z_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[28] ),
        .Q(output_z[17]),
        .R(1'b0));
  FDRE \s_output_z_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[29] ),
        .Q(output_z[18]),
        .R(1'b0));
  FDRE \s_output_z_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[2] ),
        .Q(output_z[1]),
        .R(1'b0));
  FDRE \s_output_z_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[30] ),
        .Q(output_z[19]),
        .R(1'b0));
  FDRE \s_output_z_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[31] ),
        .Q(divider_z[31]),
        .R(1'b0));
  FDRE \s_output_z_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[3] ),
        .Q(divider_z[3]),
        .R(1'b0));
  FDRE \s_output_z_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[4] ),
        .Q(divider_z[4]),
        .R(1'b0));
  FDRE \s_output_z_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[5] ),
        .Q(divider_z[5]),
        .R(1'b0));
  FDRE \s_output_z_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[6] ),
        .Q(divider_z[6]),
        .R(1'b0));
  FDRE \s_output_z_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[7] ),
        .Q(divider_z[7]),
        .R(1'b0));
  FDRE \s_output_z_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[8] ),
        .Q(divider_z[8]),
        .R(1'b0));
  FDRE \s_output_z_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[9] ),
        .Q(divider_z[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDFFFFFFF30000000)) 
    s_output_z_stb_i_1
       (.I0(divider_z_ack),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(divider_z_stb),
        .O(s_output_z_stb_i_1_n_0));
  FDRE s_output_z_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_output_z_stb_i_1_n_0),
        .Q(divider_z_stb),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'h00302020)) 
    \state[4]_i_16 
       (.I0(\state_reg[4]_i_21_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\state_reg[1] ),
        .I4(Q[2]),
        .O(\state_reg[4] ));
  LUT5 #(
    .INIT(32'hF8080808)) 
    \state[4]_i_23 
       (.I0(s_input_a_ack_reg_0),
        .I1(divider_a_stb_reg),
        .I2(Q[0]),
        .I3(s_input_b_ack_reg_0),
        .I4(divider_b_stb_reg),
        .O(\state[4]_i_23_n_0 ));
  MUXF7 \state_reg[4]_i_21 
       (.I0(\state[4]_i_23_n_0 ),
        .I1(s_input_a_ack_reg_1),
        .O(\state_reg[4]_i_21_n_0 ),
        .S(Q[1]));
  LUT6 #(
    .INIT(64'hBFBBFFFF80880000)) 
    sticky_i_1
       (.I0(sticky_i_2_n_0),
        .I1(state[3]),
        .I2(\z_e[9]_i_3_n_0 ),
        .I3(state[1]),
        .I4(round_bit_i_2_n_0),
        .I5(sticky_reg_n_0),
        .O(sticky_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_10
       (.I0(p_1_out[4]),
        .I1(p_1_out[3]),
        .I2(p_1_out[7]),
        .I3(p_1_out[8]),
        .I4(p_1_out[5]),
        .I5(p_1_out[6]),
        .O(sticky_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_11
       (.I0(p_1_out[18]),
        .I1(p_1_out[17]),
        .I2(p_1_out[21]),
        .I3(p_1_out[22]),
        .I4(p_1_out[19]),
        .I5(p_1_out[20]),
        .O(sticky_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_12
       (.I0(p_1_out[24]),
        .I1(p_1_out[23]),
        .I2(p_1_out[11]),
        .I3(p_1_out[12]),
        .I4(p_1_out[9]),
        .I5(p_1_out[10]),
        .O(sticky_i_12_n_0));
  LUT6 #(
    .INIT(64'h00000000EEEEFFF0)) 
    sticky_i_2
       (.I0(sticky_reg_n_0),
        .I1(round_bit_reg_n_0),
        .I2(sticky_i_3__1_n_0),
        .I3(sticky_i_4_n_0),
        .I4(state[1]),
        .I5(state[2]),
        .O(sticky_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_3__1
       (.I0(p_1_out[50]),
        .I1(\remainder_reg_n_0_[50] ),
        .I2(\quotient_reg_n_0_[0] ),
        .I3(p_1_out[49]),
        .I4(sticky_i_5_n_0),
        .I5(sticky_i_6_n_0),
        .O(sticky_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_4
       (.I0(sticky_i_7_n_0),
        .I1(sticky_i_8_n_0),
        .I2(sticky_i_9_n_0),
        .I3(sticky_i_10_n_0),
        .I4(sticky_i_11_n_0),
        .I5(sticky_i_12_n_0),
        .O(sticky_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_5
       (.I0(p_1_out[48]),
        .I1(p_1_out[47]),
        .I2(p_1_out[35]),
        .I3(p_1_out[36]),
        .I4(p_1_out[33]),
        .I5(p_1_out[34]),
        .O(sticky_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_6
       (.I0(p_1_out[42]),
        .I1(p_1_out[41]),
        .I2(p_1_out[45]),
        .I3(p_1_out[46]),
        .I4(p_1_out[43]),
        .I5(p_1_out[44]),
        .O(sticky_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_7
       (.I0(p_1_out[28]),
        .I1(p_1_out[27]),
        .I2(p_1_out[31]),
        .I3(p_1_out[32]),
        .I4(p_1_out[29]),
        .I5(p_1_out[30]),
        .O(sticky_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_8
       (.I0(p_1_out[38]),
        .I1(p_1_out[37]),
        .I2(p_1_out[25]),
        .I3(p_1_out[26]),
        .I4(p_1_out[39]),
        .I5(p_1_out[40]),
        .O(sticky_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_9
       (.I0(p_1_out[14]),
        .I1(p_1_out[13]),
        .I2(p_1_out[1]),
        .I3(p_1_out[2]),
        .I4(p_1_out[15]),
        .I5(p_1_out[16]),
        .O(sticky_i_9_n_0));
  FDRE sticky_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(sticky_i_1_n_0),
        .Q(sticky_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[0]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[1]),
        .O(\z[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[10]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[11]),
        .O(\z[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[11]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[12]),
        .O(\z[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[12]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[13]),
        .O(\z[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[13]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[14]),
        .O(\z[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[14]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[15]),
        .O(\z[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[15]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[16]),
        .O(\z[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[16]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[17]),
        .O(\z[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[17]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[18]),
        .O(\z[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[18]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[19]),
        .O(\z[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[19]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[20]),
        .O(\z[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[1]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[2]),
        .O(\z[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[20]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[21]),
        .O(\z[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z[21]_i_1 
       (.I0(state[1]),
        .I1(\z[21]_i_2_n_0 ),
        .O(\z[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F000000E000000)) 
    \z[21]_i_2 
       (.I0(\z[21]_i_4_n_0 ),
        .I1(\z[21]_i_5_n_0 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state[3]),
        .O(\z[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[21]_i_3 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[22]),
        .O(\z[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z[21]_i_4 
       (.I0(state114_out),
        .I1(state117_out),
        .O(\z[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z[21]_i_5 
       (.I0(\z[21]_i_6_n_0 ),
        .I1(\z[30]_i_5_n_0 ),
        .O(\z[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \z[21]_i_6 
       (.I0(\z[21]_i_7_n_0 ),
        .I1(\a_e_reg_n_0_[9] ),
        .I2(\a_e_reg_n_0_[7] ),
        .I3(\a_e_reg_n_0_[8] ),
        .I4(\a_e[4]_i_3_n_0 ),
        .I5(\a_e_reg_n_0_[6] ),
        .O(\z[21]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z[21]_i_7 
       (.I0(\a_e_reg_n_0_[5] ),
        .I1(\a_e_reg_n_0_[4] ),
        .O(\z[21]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \z[22]_i_1 
       (.I0(\z[22]_i_2_n_0 ),
        .I1(state[2]),
        .I2(\z[31]_i_3__1_n_0 ),
        .I3(\z[21]_i_2_n_0 ),
        .I4(\z_reg_n_0_[22] ),
        .O(\z[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000888A)) 
    \z[22]_i_2 
       (.I0(p_0_out[23]),
        .I1(\z_e_reg_n_0_[9] ),
        .I2(\z_e_reg_n_0_[7] ),
        .I3(\z_e_reg_n_0_[8] ),
        .I4(state[1]),
        .O(\z[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000AAFB)) 
    \z[23]_i_1 
       (.I0(\z[30]_i_9__1_n_0 ),
        .I1(z2),
        .I2(\z_m_reg_n_0_[23] ),
        .I3(\z_e_reg_n_0_[0] ),
        .I4(state[1]),
        .O(\z[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFD00D)) 
    \z[24]_i_1 
       (.I0(z2),
        .I1(\z_m_reg_n_0_[23] ),
        .I2(\z_e_reg_n_0_[1] ),
        .I3(\z_e_reg_n_0_[0] ),
        .I4(\z[30]_i_9__1_n_0 ),
        .I5(state[1]),
        .O(\z[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \z[24]_i_4 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[6] ),
        .O(\z[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \z[24]_i_5 
       (.I0(\z_e_reg_n_0_[5] ),
        .I1(\z_e_reg_n_0_[4] ),
        .I2(\z_e_reg_n_0_[3] ),
        .O(\z[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \z[24]_i_6 
       (.I0(\z_e_reg_n_0_[2] ),
        .I1(\z_e_reg_n_0_[1] ),
        .I2(\z_e_reg_n_0_[0] ),
        .O(\z[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFA802)) 
    \z[25]_i_1 
       (.I0(\z[30]_i_8_n_0 ),
        .I1(\z_e_reg_n_0_[0] ),
        .I2(\z_e_reg_n_0_[1] ),
        .I3(\z_e_reg_n_0_[2] ),
        .I4(\z[30]_i_9__1_n_0 ),
        .I5(state[1]),
        .O(\z[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FAEBAAAA)) 
    \z[26]_i_1 
       (.I0(\z[30]_i_9__1_n_0 ),
        .I1(\z_e_reg_n_0_[2] ),
        .I2(\z_e_reg_n_0_[3] ),
        .I3(\z[30]_i_7_n_0 ),
        .I4(\z[30]_i_8_n_0 ),
        .I5(state[1]),
        .O(\z[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FAEBAAAA)) 
    \z[27]_i_1 
       (.I0(\z[30]_i_9__1_n_0 ),
        .I1(\z[27]_i_2_n_0 ),
        .I2(\z_e_reg_n_0_[4] ),
        .I3(\z[30]_i_7_n_0 ),
        .I4(\z[30]_i_8_n_0 ),
        .I5(state[1]),
        .O(\z[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z[27]_i_2 
       (.I0(\z_e_reg_n_0_[2] ),
        .I1(\z_e_reg_n_0_[3] ),
        .O(\z[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FAAAEBAA)) 
    \z[28]_i_1 
       (.I0(\z[30]_i_9__1_n_0 ),
        .I1(\z[28]_i_2_n_0 ),
        .I2(\z_e_reg_n_0_[5] ),
        .I3(\z[30]_i_8_n_0 ),
        .I4(\z[30]_i_7_n_0 ),
        .I5(state[1]),
        .O(\z[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \z[28]_i_2 
       (.I0(\z_e_reg_n_0_[3] ),
        .I1(\z_e_reg_n_0_[2] ),
        .I2(\z_e_reg_n_0_[4] ),
        .O(\z[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FAAAEBAA)) 
    \z[29]_i_1 
       (.I0(\z[30]_i_9__1_n_0 ),
        .I1(\z[29]_i_2_n_0 ),
        .I2(\z_e_reg_n_0_[6] ),
        .I3(\z[30]_i_8_n_0 ),
        .I4(\z[30]_i_7_n_0 ),
        .I5(state[1]),
        .O(\z[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \z[29]_i_2 
       (.I0(\z_e_reg_n_0_[4] ),
        .I1(\z_e_reg_n_0_[2] ),
        .I2(\z_e_reg_n_0_[3] ),
        .I3(\z_e_reg_n_0_[5] ),
        .O(\z[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[2]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[3]),
        .O(\z[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \z[30]_i_10 
       (.I0(\z_e_reg_n_0_[5] ),
        .I1(\z_e_reg_n_0_[3] ),
        .I2(\z_e_reg_n_0_[2] ),
        .I3(\z_e_reg_n_0_[4] ),
        .I4(\z_e_reg_n_0_[6] ),
        .O(\z[30]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \z[30]_i_12 
       (.I0(\z[30]_i_20_n_0 ),
        .I1(\z[30]_i_21_n_0 ),
        .I2(\z[30]_i_22_n_0 ),
        .I3(\z[30]_i_23_n_0 ),
        .O(\z[30]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \z[30]_i_14 
       (.I0(\z[30]_i_28_n_0 ),
        .I1(\z[30]_i_29_n_0 ),
        .I2(\z[30]_i_30_n_0 ),
        .I3(\z[30]_i_31_n_0 ),
        .O(\z[30]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \z[30]_i_15 
       (.I0(\z[30]_i_12_n_0 ),
        .I1(\z[21]_i_6_n_0 ),
        .I2(\z[30]_i_14_n_0 ),
        .I3(\z[30]_i_32_n_0 ),
        .O(\z[30]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \z[30]_i_17 
       (.I0(\a_e_reg_n_0_[7] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e_reg_n_0_[6] ),
        .O(\z[30]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \z[30]_i_18 
       (.I0(\a_e_reg_n_0_[5] ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(\a_e_reg_n_0_[3] ),
        .O(\z[30]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \z[30]_i_19 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[1] ),
        .O(\z[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000A2AAAA)) 
    \z[30]_i_1__2 
       (.I0(\z[21]_i_2_n_0 ),
        .I1(state117_out),
        .I2(state114_out),
        .I3(\z[30]_i_5_n_0 ),
        .I4(\z[30]_i_6_n_0 ),
        .I5(state[2]),
        .O(\z[30]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF50FF60)) 
    \z[30]_i_2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z[30]_i_7_n_0 ),
        .I2(\z[30]_i_8_n_0 ),
        .I3(\z[30]_i_9__1_n_0 ),
        .I4(\z[30]_i_10_n_0 ),
        .I5(state[1]),
        .O(\z[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_20 
       (.I0(\a_m_reg_n_0_[10] ),
        .I1(\a_m_reg_n_0_[1] ),
        .I2(\a_m_reg_n_0_[6] ),
        .I3(\a_m_reg_n_0_[9] ),
        .I4(\a_m_reg_n_0_[17] ),
        .I5(\a_m_reg_n_0_[22] ),
        .O(\z[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_21 
       (.I0(\a_m_reg_n_0_[18] ),
        .I1(\a_m_reg_n_0_[7] ),
        .I2(\a_m_reg_n_0_[14] ),
        .I3(\a_m_reg_n_0_[15] ),
        .I4(\a_m_reg_n_0_[16] ),
        .I5(\a_m_reg_n_0_[0] ),
        .O(\z[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_22 
       (.I0(\a_m_reg_n_0_[2] ),
        .I1(\a_m_reg_n_0_[20] ),
        .I2(\a_m_reg_n_0_[13] ),
        .I3(\a_m_reg_n_0_[23] ),
        .I4(\a_m_reg_n_0_[3] ),
        .I5(\a_m_reg_n_0_[8] ),
        .O(\z[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_23 
       (.I0(\a_m_reg_n_0_[12] ),
        .I1(\a_m_reg_n_0_[11] ),
        .I2(\a_m_reg_n_0_[5] ),
        .I3(\a_m_reg_n_0_[19] ),
        .I4(\a_m_reg_n_0_[21] ),
        .I5(\a_m_reg_n_0_[4] ),
        .O(\z[30]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \z[30]_i_25 
       (.I0(\b_e_reg_n_0_[8] ),
        .I1(\b_e_reg_n_0_[6] ),
        .I2(\b_e_reg_n_0_[7] ),
        .O(\z[30]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \z[30]_i_26 
       (.I0(\b_e_reg_n_0_[4] ),
        .I1(\b_e_reg_n_0_[5] ),
        .I2(\b_e_reg_n_0_[3] ),
        .O(\z[30]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \z[30]_i_27 
       (.I0(\b_e_reg_n_0_[0] ),
        .I1(\b_e_reg_n_0_[2] ),
        .I2(\b_e_reg_n_0_[1] ),
        .O(\z[30]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_28 
       (.I0(\b_m_reg_n_0_[4] ),
        .I1(\b_m_reg_n_0_[2] ),
        .I2(\b_m_reg_n_0_[1] ),
        .I3(\b_m_reg_n_0_[15] ),
        .I4(\b_m_reg_n_0_[9] ),
        .I5(\b_m_reg_n_0_[17] ),
        .O(\z[30]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_29 
       (.I0(\b_m_reg_n_0_[7] ),
        .I1(\b_m_reg_n_0_[6] ),
        .I2(\b_m_reg_n_0_[16] ),
        .I3(\b_m_reg_n_0_[20] ),
        .I4(\b_m_reg_n_0_[5] ),
        .I5(\b_m_reg_n_0_[0] ),
        .O(\z[30]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z[30]_i_3 
       (.I0(state216_in),
        .I1(\z[30]_i_12_n_0 ),
        .O(state117_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_30 
       (.I0(\b_m_reg_n_0_[3] ),
        .I1(\b_m_reg_n_0_[21] ),
        .I2(\b_m_reg_n_0_[12] ),
        .I3(\b_m_reg_n_0_[23] ),
        .I4(\b_m_reg_n_0_[14] ),
        .I5(\b_m_reg_n_0_[8] ),
        .O(\z[30]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_31 
       (.I0(\b_m_reg_n_0_[19] ),
        .I1(\b_m_reg_n_0_[18] ),
        .I2(\b_m_reg_n_0_[22] ),
        .I3(\b_m_reg_n_0_[10] ),
        .I4(\b_m_reg_n_0_[11] ),
        .I5(\b_m_reg_n_0_[13] ),
        .O(\z[30]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \z[30]_i_32 
       (.I0(\b_e[6]_i_2_n_0 ),
        .I1(\b_e_reg_n_0_[8] ),
        .I2(\b_e_reg_n_0_[9] ),
        .I3(\b_e_reg_n_0_[6] ),
        .I4(\b_e_reg_n_0_[7] ),
        .O(\z[30]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z[30]_i_4 
       (.I0(state213_in),
        .I1(\z[30]_i_14_n_0 ),
        .O(state114_out));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \z[30]_i_5 
       (.I0(\b_e[9]_i_6_n_0 ),
        .I1(\b_e_reg_n_0_[7] ),
        .I2(\b_e_reg_n_0_[6] ),
        .I3(\b_e_reg_n_0_[9] ),
        .I4(\b_e_reg_n_0_[8] ),
        .I5(\b_e[3]_i_2_n_0 ),
        .O(\z[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \z[30]_i_6 
       (.I0(\z[30]_i_15_n_0 ),
        .I1(\z[21]_i_6_n_0 ),
        .O(\z[30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z[30]_i_7 
       (.I0(\z_e_reg_n_0_[0] ),
        .I1(\z_e_reg_n_0_[1] ),
        .O(\z[30]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \z[30]_i_8 
       (.I0(\z_m_reg_n_0_[23] ),
        .I1(z2),
        .O(\z[30]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \z[30]_i_9__1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .O(\z[30]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAFFFFBBBA0000)) 
    \z[31]_i_1 
       (.I0(\z[31]_i_2_n_0 ),
        .I1(state[2]),
        .I2(z_s_i_1_n_0),
        .I3(\z[31]_i_3__1_n_0 ),
        .I4(\z[21]_i_2_n_0 ),
        .I5(\z_reg_n_0_[31] ),
        .O(\z[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z[31]_i_2 
       (.I0(z_s_reg_n_0),
        .I1(state[1]),
        .O(\z[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFEEEEEEEEE)) 
    \z[31]_i_3__1 
       (.I0(state119_out),
        .I1(\z[30]_i_15_n_0 ),
        .I2(state213_in),
        .I3(\z[21]_i_5_n_0 ),
        .I4(\z[30]_i_14_n_0 ),
        .I5(state117_out),
        .O(\z[31]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \z[31]_i_4 
       (.I0(\z[21]_i_6_n_0 ),
        .I1(\b_e_reg_n_0_[7] ),
        .I2(\b_e_reg_n_0_[6] ),
        .I3(\b_e_reg_n_0_[9] ),
        .I4(\b_e_reg_n_0_[8] ),
        .I5(\b_e[6]_i_2_n_0 ),
        .O(state119_out));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[3]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[4]),
        .O(\z[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[4]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[5]),
        .O(\z[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[5]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[6]),
        .O(\z[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[6]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[7]),
        .O(\z[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[7]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[8]),
        .O(\z[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[8]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[9]),
        .O(\z[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hF100)) 
    \z[9]_i_1 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[10]),
        .O(\z[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \z_e[3]_i_10 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg_n_0_[3] ),
        .I3(state[3]),
        .I4(\a_e_reg_n_0_[3] ),
        .O(\z_e[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \z_e[3]_i_11 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg_n_0_[2] ),
        .I3(state[3]),
        .I4(\a_e_reg_n_0_[2] ),
        .O(\z_e[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \z_e[3]_i_12 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg_n_0_[1] ),
        .I3(state[3]),
        .I4(\a_e_reg_n_0_[1] ),
        .O(\z_e[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h550404045F0D0D0D)) 
    \z_e[3]_i_2 
       (.I0(\z_e[9]_i_9_n_0 ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(state[3]),
        .I3(\z_e_reg_n_0_[2] ),
        .I4(\z_e[9]_i_10_n_0 ),
        .I5(\b_e_reg_n_0_[2] ),
        .O(\z_e[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h550404045F0D0D0D)) 
    \z_e[3]_i_3 
       (.I0(\z_e[9]_i_9_n_0 ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(state[3]),
        .I3(\z_e_reg_n_0_[1] ),
        .I4(\z_e[9]_i_10_n_0 ),
        .I5(\b_e_reg_n_0_[1] ),
        .O(\z_e[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h2A2A2ABF)) 
    \z_e[3]_i_4 
       (.I0(\z_e[3]_i_9_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(\b_e_reg_n_0_[0] ),
        .O(\z_e[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \z_e[3]_i_5 
       (.I0(\z_e[3]_i_2_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\z_e[3]_i_10_n_0 ),
        .I4(\b_e_reg_n_0_[3] ),
        .I5(state[3]),
        .O(\z_e[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \z_e[3]_i_6 
       (.I0(\z_e[3]_i_3_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\z_e[3]_i_11_n_0 ),
        .I4(\b_e_reg_n_0_[2] ),
        .I5(state[3]),
        .O(\z_e[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \z_e[3]_i_7 
       (.I0(\z_e[3]_i_4_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\z_e[3]_i_12_n_0 ),
        .I4(\b_e_reg_n_0_[1] ),
        .I5(state[3]),
        .O(\z_e[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h9595956A)) 
    \z_e[3]_i_8 
       (.I0(\z_e[3]_i_9_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(\b_e_reg_n_0_[0] ),
        .O(\z_e[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \z_e[3]_i_9 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg_n_0_[0] ),
        .I3(state[3]),
        .I4(\a_e_reg_n_0_[0] ),
        .O(\z_e[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \z_e[7]_i_10 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg_n_0_[7] ),
        .I3(state[3]),
        .I4(\a_e_reg_n_0_[7] ),
        .O(\z_e[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \z_e[7]_i_11 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg_n_0_[6] ),
        .I3(state[3]),
        .I4(\a_e_reg_n_0_[6] ),
        .O(\z_e[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \z_e[7]_i_12 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg_n_0_[5] ),
        .I3(state[3]),
        .I4(\a_e_reg_n_0_[5] ),
        .O(\z_e[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \z_e[7]_i_13 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg_n_0_[4] ),
        .I3(state[3]),
        .I4(\a_e_reg_n_0_[4] ),
        .O(\z_e[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h550404045F0D0D0D)) 
    \z_e[7]_i_2 
       (.I0(\z_e[9]_i_9_n_0 ),
        .I1(\a_e_reg_n_0_[6] ),
        .I2(state[3]),
        .I3(\z_e_reg_n_0_[6] ),
        .I4(\z_e[9]_i_10_n_0 ),
        .I5(\b_e_reg_n_0_[6] ),
        .O(\z_e[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h550404045F0D0D0D)) 
    \z_e[7]_i_3 
       (.I0(\z_e[9]_i_9_n_0 ),
        .I1(\a_e_reg_n_0_[5] ),
        .I2(state[3]),
        .I3(\z_e_reg_n_0_[5] ),
        .I4(\z_e[9]_i_10_n_0 ),
        .I5(\b_e_reg_n_0_[5] ),
        .O(\z_e[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h550404045F0D0D0D)) 
    \z_e[7]_i_4 
       (.I0(\z_e[9]_i_9_n_0 ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(state[3]),
        .I3(\z_e_reg_n_0_[4] ),
        .I4(\z_e[9]_i_10_n_0 ),
        .I5(\b_e_reg_n_0_[4] ),
        .O(\z_e[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h550404045F0D0D0D)) 
    \z_e[7]_i_5 
       (.I0(\z_e[9]_i_9_n_0 ),
        .I1(\a_e_reg_n_0_[3] ),
        .I2(state[3]),
        .I3(\z_e_reg_n_0_[3] ),
        .I4(\z_e[9]_i_10_n_0 ),
        .I5(\b_e_reg_n_0_[3] ),
        .O(\z_e[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \z_e[7]_i_6 
       (.I0(\z_e[7]_i_2_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\z_e[7]_i_10_n_0 ),
        .I4(state[3]),
        .I5(\b_e_reg_n_0_[7] ),
        .O(\z_e[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \z_e[7]_i_7 
       (.I0(\z_e[7]_i_3_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\z_e[7]_i_11_n_0 ),
        .I4(\b_e_reg_n_0_[6] ),
        .I5(state[3]),
        .O(\z_e[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \z_e[7]_i_8 
       (.I0(\z_e[7]_i_4_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\z_e[7]_i_12_n_0 ),
        .I4(\b_e_reg_n_0_[5] ),
        .I5(state[3]),
        .O(\z_e[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \z_e[7]_i_9 
       (.I0(\z_e[7]_i_5_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\z_e[7]_i_13_n_0 ),
        .I4(\b_e_reg_n_0_[4] ),
        .I5(state[3]),
        .O(\z_e[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \z_e[9]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\z_e[9]_i_3_n_0 ),
        .I5(\z_e[9]_i_4_n_0 ),
        .O(\z_e[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \z_e[9]_i_10 
       (.I0(state[1]),
        .I1(state[2]),
        .O(\z_e[9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    \z_e[9]_i_11 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg_n_0_[8] ),
        .I3(state[3]),
        .I4(\a_e_reg_n_0_[8] ),
        .O(\z_e[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0C0CAA59FF0CAA59)) 
    \z_e[9]_i_12 
       (.I0(state[0]),
        .I1(\a_e_reg_n_0_[9] ),
        .I2(state[3]),
        .I3(\z_e_reg_n_0_[9] ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_e[9]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \z_e[9]_i_13 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(p_0_out[19]),
        .I3(p_0_out[20]),
        .O(\z_e[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_14 
       (.I0(p_0_out[6]),
        .I1(p_0_out[5]),
        .I2(p_0_out[9]),
        .I3(p_0_out[10]),
        .I4(p_0_out[7]),
        .I5(p_0_out[8]),
        .O(\z_e[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_15 
       (.I0(p_0_out[12]),
        .I1(p_0_out[11]),
        .I2(p_0_out[3]),
        .I3(state[3]),
        .I4(p_0_out[0]),
        .I5(\z_m_reg_n_0_[23] ),
        .O(\z_e[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_16 
       (.I0(p_0_out[23]),
        .I1(p_0_out[22]),
        .I2(p_0_out[15]),
        .I3(p_0_out[16]),
        .I4(p_0_out[21]),
        .I5(p_0_out[13]),
        .O(\z_e[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_17 
       (.I0(p_0_out[18]),
        .I1(p_0_out[17]),
        .I2(p_0_out[2]),
        .I3(p_0_out[4]),
        .I4(p_0_out[1]),
        .I5(p_0_out[14]),
        .O(\z_e[9]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h1FFF0000)) 
    \z_e[9]_i_3 
       (.I0(\z[30]_i_10_n_0 ),
        .I1(\z_e_reg_n_0_[1] ),
        .I2(\z_e_reg_n_0_[7] ),
        .I3(\z_e_reg_n_0_[8] ),
        .I4(\z_e_reg_n_0_[9] ),
        .O(\z_e[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFAAEAAA)) 
    \z_e[9]_i_4 
       (.I0(\z_e[9]_i_8__0_n_0 ),
        .I1(state1),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[2]),
        .I5(state[0]),
        .O(\z_e[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h550404045F0D0D0D)) 
    \z_e[9]_i_5 
       (.I0(\z_e[9]_i_9_n_0 ),
        .I1(\a_e_reg_n_0_[7] ),
        .I2(state[3]),
        .I3(\z_e_reg_n_0_[7] ),
        .I4(\z_e[9]_i_10_n_0 ),
        .I5(\b_e_reg_n_0_[7] ),
        .O(\z_e[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF30CF30CB24D4DB2)) 
    \z_e[9]_i_6 
       (.I0(\b_e_reg_n_0_[8] ),
        .I1(\z_e[9]_i_11_n_0 ),
        .I2(\z_e[9]_i_9_n_0 ),
        .I3(\z_e[9]_i_12_n_0 ),
        .I4(\b_e_reg_n_0_[9] ),
        .I5(state[3]),
        .O(\z_e[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \z_e[9]_i_7 
       (.I0(\z_e[9]_i_5_n_0 ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\z_e[9]_i_11_n_0 ),
        .I4(\b_e_reg_n_0_[8] ),
        .I5(state[3]),
        .O(\z_e[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \z_e[9]_i_8__0 
       (.I0(\z_e[9]_i_13_n_0 ),
        .I1(\z_e[9]_i_14_n_0 ),
        .I2(\z_e[9]_i_15_n_0 ),
        .I3(\z_e[9]_i_16_n_0 ),
        .I4(\z_e[9]_i_17_n_0 ),
        .O(\z_e[9]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z_e[9]_i_9 
       (.I0(state[2]),
        .I1(state[0]),
        .O(\z_e[9]_i_9_n_0 ));
  FDRE \z_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1_n_0 ),
        .D(z_e0_in[0]),
        .Q(\z_e_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \z_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1_n_0 ),
        .D(z_e0_in[1]),
        .Q(\z_e_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \z_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1_n_0 ),
        .D(z_e0_in[2]),
        .Q(\z_e_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \z_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1_n_0 ),
        .D(z_e0_in[3]),
        .Q(\z_e_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\z_e_reg[3]_i_1_n_0 ,\NLW_z_e_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\z_e[3]_i_2_n_0 ,\z_e[3]_i_3_n_0 ,\z_e[3]_i_4_n_0 ,1'b0}),
        .O(z_e0_in[3:0]),
        .S({\z_e[3]_i_5_n_0 ,\z_e[3]_i_6_n_0 ,\z_e[3]_i_7_n_0 ,\z_e[3]_i_8_n_0 }));
  FDRE \z_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1_n_0 ),
        .D(z_e0_in[4]),
        .Q(\z_e_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \z_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1_n_0 ),
        .D(z_e0_in[5]),
        .Q(\z_e_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \z_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1_n_0 ),
        .D(z_e0_in[6]),
        .Q(\z_e_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \z_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1_n_0 ),
        .D(z_e0_in[7]),
        .Q(\z_e_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[7]_i_1 
       (.CI(\z_e_reg[3]_i_1_n_0 ),
        .CO({\z_e_reg[7]_i_1_n_0 ,\NLW_z_e_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\z_e[7]_i_2_n_0 ,\z_e[7]_i_3_n_0 ,\z_e[7]_i_4_n_0 ,\z_e[7]_i_5_n_0 }),
        .O(z_e0_in[7:4]),
        .S({\z_e[7]_i_6_n_0 ,\z_e[7]_i_7_n_0 ,\z_e[7]_i_8_n_0 ,\z_e[7]_i_9_n_0 }));
  FDRE \z_e_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1_n_0 ),
        .D(z_e0_in[8]),
        .Q(\z_e_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \z_e_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1_n_0 ),
        .D(z_e0_in[9]),
        .Q(\z_e_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[9]_i_2 
       (.CI(\z_e_reg[7]_i_1_n_0 ),
        .CO(\NLW_z_e_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\z_e[9]_i_5_n_0 }),
        .O({\NLW_z_e_reg[9]_i_2_O_UNCONNECTED [3:2],z_e0_in[9:8]}),
        .S({1'b0,1'b0,\z_e[9]_i_6_n_0 ,\z_e[9]_i_7_n_0 }));
  LUT6 #(
    .INIT(64'h3FAF3FA030AF30A0)) 
    \z_m[0]_i_1 
       (.I0(p_0_out[2]),
        .I1(p_0_out[1]),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[0]),
        .I5(p_2_in[0]),
        .O(\z_m[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[10]_i_1 
       (.I0(p_0_out[12]),
        .I1(\z_m_reg[12]_i_2_n_6 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[10]),
        .I5(p_2_in[10]),
        .O(\z_m[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[11]_i_1 
       (.I0(p_0_out[13]),
        .I1(\z_m_reg[12]_i_2_n_5 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[11]),
        .I5(p_2_in[11]),
        .O(\z_m[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[12]_i_1 
       (.I0(p_0_out[14]),
        .I1(\z_m_reg[12]_i_2_n_4 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[12]),
        .I5(p_2_in[12]),
        .O(\z_m[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[13]_i_1 
       (.I0(p_0_out[15]),
        .I1(\z_m_reg[16]_i_2_n_7 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[13]),
        .I5(p_2_in[13]),
        .O(\z_m[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[14]_i_1 
       (.I0(p_0_out[16]),
        .I1(\z_m_reg[16]_i_2_n_6 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[14]),
        .I5(p_2_in[14]),
        .O(\z_m[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[15]_i_1 
       (.I0(p_0_out[17]),
        .I1(\z_m_reg[16]_i_2_n_5 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[15]),
        .I5(p_2_in[15]),
        .O(\z_m[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[16]_i_1 
       (.I0(p_0_out[18]),
        .I1(\z_m_reg[16]_i_2_n_4 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[16]),
        .I5(p_2_in[16]),
        .O(\z_m[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[17]_i_1 
       (.I0(p_0_out[19]),
        .I1(\z_m_reg[20]_i_2_n_7 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[17]),
        .I5(p_2_in[17]),
        .O(\z_m[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[18]_i_1 
       (.I0(p_0_out[20]),
        .I1(\z_m_reg[20]_i_2_n_6 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[18]),
        .I5(p_2_in[18]),
        .O(\z_m[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[19]_i_1 
       (.I0(p_0_out[21]),
        .I1(\z_m_reg[20]_i_2_n_5 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[19]),
        .I5(p_2_in[19]),
        .O(\z_m[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[1]_i_1 
       (.I0(p_0_out[3]),
        .I1(\z_m_reg[4]_i_2_n_7 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[1]),
        .I5(p_2_in[1]),
        .O(\z_m[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[20]_i_1 
       (.I0(p_0_out[22]),
        .I1(\z_m_reg[20]_i_2_n_4 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[20]),
        .I5(p_2_in[20]),
        .O(\z_m[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[21]_i_1 
       (.I0(p_0_out[23]),
        .I1(\z_m_reg[23]_i_7_n_7 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[21]),
        .I5(p_2_in[21]),
        .O(\z_m[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[22]_i_1 
       (.I0(\z_m_reg_n_0_[23] ),
        .I1(\z_m_reg[23]_i_7_n_6 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[22]),
        .I5(p_2_in[22]),
        .O(\z_m[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \z_m[22]_i_2 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\z_m[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \z_m[22]_i_3 
       (.I0(state[2]),
        .I1(state[1]),
        .O(\z_m[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88008000)) 
    \z_m[23]_i_1 
       (.I0(\z_m[23]_i_3_n_0 ),
        .I1(\z_m[23]_i_4_n_0 ),
        .I2(\z_m[23]_i_5_n_0 ),
        .I3(p_0_out[0]),
        .I4(p_0_out[1]),
        .I5(guard),
        .O(\z_m[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F000CCAACC)) 
    \z_m[23]_i_2 
       (.I0(p_0_out[23]),
        .I1(p_2_in[23]),
        .I2(\z_m_reg[23]_i_7_n_5 ),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state[2]),
        .O(\z_m[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z_m[23]_i_3 
       (.I0(state[2]),
        .I1(state[1]),
        .O(\z_m[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z_m[23]_i_4 
       (.I0(state[3]),
        .I1(state[0]),
        .O(\z_m[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z_m[23]_i_5 
       (.I0(sticky_reg_n_0),
        .I1(round_bit_reg_n_0),
        .O(\z_m[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5414440400000000)) 
    \z_m[23]_i_6 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\z_e[9]_i_3_n_0 ),
        .I4(state1),
        .I5(state[3]),
        .O(guard));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[2]_i_1 
       (.I0(p_0_out[4]),
        .I1(\z_m_reg[4]_i_2_n_6 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[2]),
        .I5(p_2_in[2]),
        .O(\z_m[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[3]_i_1 
       (.I0(p_0_out[5]),
        .I1(\z_m_reg[4]_i_2_n_5 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[3]),
        .I5(p_2_in[3]),
        .O(\z_m[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[4]_i_1 
       (.I0(p_0_out[6]),
        .I1(\z_m_reg[4]_i_2_n_4 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[4]),
        .I5(p_2_in[4]),
        .O(\z_m[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[5]_i_1 
       (.I0(p_0_out[7]),
        .I1(\z_m_reg[8]_i_2_n_7 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[5]),
        .I5(p_2_in[5]),
        .O(\z_m[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[6]_i_1 
       (.I0(p_0_out[8]),
        .I1(\z_m_reg[8]_i_2_n_6 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[6]),
        .I5(p_2_in[6]),
        .O(\z_m[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[7]_i_1 
       (.I0(p_0_out[9]),
        .I1(\z_m_reg[8]_i_2_n_5 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[7]),
        .I5(p_2_in[7]),
        .O(\z_m[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[8]_i_1 
       (.I0(p_0_out[10]),
        .I1(\z_m_reg[8]_i_2_n_4 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[8]),
        .I5(p_2_in[8]),
        .O(\z_m[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \z_m[9]_i_1 
       (.I0(p_0_out[11]),
        .I1(\z_m_reg[12]_i_2_n_7 ),
        .I2(\z_m[22]_i_2_n_0 ),
        .I3(\z_m[22]_i_3_n_0 ),
        .I4(p_0_out[9]),
        .I5(p_2_in[9]),
        .O(\z_m[9]_i_1_n_0 ));
  FDRE \z_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[0]_i_1_n_0 ),
        .Q(p_0_out[1]),
        .R(1'b0));
  FDRE \z_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[10]_i_1_n_0 ),
        .Q(p_0_out[11]),
        .R(1'b0));
  FDRE \z_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[11]_i_1_n_0 ),
        .Q(p_0_out[12]),
        .R(1'b0));
  FDRE \z_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[12]_i_1_n_0 ),
        .Q(p_0_out[13]),
        .R(1'b0));
  CARRY4 \z_m_reg[12]_i_2 
       (.CI(\z_m_reg[8]_i_2_n_0 ),
        .CO({\z_m_reg[12]_i_2_n_0 ,\NLW_z_m_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[12]_i_2_n_4 ,\z_m_reg[12]_i_2_n_5 ,\z_m_reg[12]_i_2_n_6 ,\z_m_reg[12]_i_2_n_7 }),
        .S(p_0_out[13:10]));
  FDRE \z_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[13]_i_1_n_0 ),
        .Q(p_0_out[14]),
        .R(1'b0));
  FDRE \z_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[14]_i_1_n_0 ),
        .Q(p_0_out[15]),
        .R(1'b0));
  FDRE \z_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[15]_i_1_n_0 ),
        .Q(p_0_out[16]),
        .R(1'b0));
  FDRE \z_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[16]_i_1_n_0 ),
        .Q(p_0_out[17]),
        .R(1'b0));
  CARRY4 \z_m_reg[16]_i_2 
       (.CI(\z_m_reg[12]_i_2_n_0 ),
        .CO({\z_m_reg[16]_i_2_n_0 ,\NLW_z_m_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[16]_i_2_n_4 ,\z_m_reg[16]_i_2_n_5 ,\z_m_reg[16]_i_2_n_6 ,\z_m_reg[16]_i_2_n_7 }),
        .S(p_0_out[17:14]));
  FDRE \z_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[17]_i_1_n_0 ),
        .Q(p_0_out[18]),
        .R(1'b0));
  FDRE \z_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[18]_i_1_n_0 ),
        .Q(p_0_out[19]),
        .R(1'b0));
  FDRE \z_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[19]_i_1_n_0 ),
        .Q(p_0_out[20]),
        .R(1'b0));
  FDRE \z_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[1]_i_1_n_0 ),
        .Q(p_0_out[2]),
        .R(1'b0));
  FDRE \z_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[20]_i_1_n_0 ),
        .Q(p_0_out[21]),
        .R(1'b0));
  CARRY4 \z_m_reg[20]_i_2 
       (.CI(\z_m_reg[16]_i_2_n_0 ),
        .CO({\z_m_reg[20]_i_2_n_0 ,\NLW_z_m_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[20]_i_2_n_4 ,\z_m_reg[20]_i_2_n_5 ,\z_m_reg[20]_i_2_n_6 ,\z_m_reg[20]_i_2_n_7 }),
        .S(p_0_out[21:18]));
  FDRE \z_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[21]_i_1_n_0 ),
        .Q(p_0_out[22]),
        .R(1'b0));
  FDRE \z_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[22]_i_1_n_0 ),
        .Q(p_0_out[23]),
        .R(1'b0));
  FDRE \z_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[23]_i_2_n_0 ),
        .Q(\z_m_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \z_m_reg[23]_i_7 
       (.CI(\z_m_reg[20]_i_2_n_0 ),
        .CO(\NLW_z_m_reg[23]_i_7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_z_m_reg[23]_i_7_O_UNCONNECTED [3],\z_m_reg[23]_i_7_n_5 ,\z_m_reg[23]_i_7_n_6 ,\z_m_reg[23]_i_7_n_7 }),
        .S({1'b0,\z_m_reg_n_0_[23] ,p_0_out[23:22]}));
  FDRE \z_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[2]_i_1_n_0 ),
        .Q(p_0_out[3]),
        .R(1'b0));
  FDRE \z_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[3]_i_1_n_0 ),
        .Q(p_0_out[4]),
        .R(1'b0));
  FDRE \z_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[4]_i_1_n_0 ),
        .Q(p_0_out[5]),
        .R(1'b0));
  CARRY4 \z_m_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\z_m_reg[4]_i_2_n_0 ,\NLW_z_m_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_out[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[4]_i_2_n_4 ,\z_m_reg[4]_i_2_n_5 ,\z_m_reg[4]_i_2_n_6 ,\z_m_reg[4]_i_2_n_7 }),
        .S(p_0_out[5:2]));
  FDRE \z_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[5]_i_1_n_0 ),
        .Q(p_0_out[6]),
        .R(1'b0));
  FDRE \z_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[6]_i_1_n_0 ),
        .Q(p_0_out[7]),
        .R(1'b0));
  FDRE \z_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[7]_i_1_n_0 ),
        .Q(p_0_out[8]),
        .R(1'b0));
  FDRE \z_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[8]_i_1_n_0 ),
        .Q(p_0_out[9]),
        .R(1'b0));
  CARRY4 \z_m_reg[8]_i_2 
       (.CI(\z_m_reg[4]_i_2_n_0 ),
        .CO({\z_m_reg[8]_i_2_n_0 ,\NLW_z_m_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[8]_i_2_n_4 ,\z_m_reg[8]_i_2_n_5 ,\z_m_reg[8]_i_2_n_6 ,\z_m_reg[8]_i_2_n_7 }),
        .S(p_0_out[9:6]));
  FDRE \z_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1_n_0 ),
        .D(\z_m[9]_i_1_n_0 ),
        .Q(p_0_out[10]),
        .R(1'b0));
  FDRE \z_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[0]_i_1_n_0 ),
        .Q(\z_reg_n_0_[0] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[10]_i_1_n_0 ),
        .Q(\z_reg_n_0_[10] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[11]_i_1_n_0 ),
        .Q(\z_reg_n_0_[11] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[12]_i_1_n_0 ),
        .Q(\z_reg_n_0_[12] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[13]_i_1_n_0 ),
        .Q(\z_reg_n_0_[13] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[14]_i_1_n_0 ),
        .Q(\z_reg_n_0_[14] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[15]_i_1_n_0 ),
        .Q(\z_reg_n_0_[15] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[16]_i_1_n_0 ),
        .Q(\z_reg_n_0_[16] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[17]_i_1_n_0 ),
        .Q(\z_reg_n_0_[17] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[18]_i_1_n_0 ),
        .Q(\z_reg_n_0_[18] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[19]_i_1_n_0 ),
        .Q(\z_reg_n_0_[19] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[1]_i_1_n_0 ),
        .Q(\z_reg_n_0_[1] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[20]_i_1_n_0 ),
        .Q(\z_reg_n_0_[20] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[21]_i_3_n_0 ),
        .Q(\z_reg_n_0_[21] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\z[22]_i_1_n_0 ),
        .Q(\z_reg_n_0_[22] ),
        .R(1'b0));
  FDSE \z_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[23]_i_1_n_0 ),
        .Q(\z_reg_n_0_[23] ),
        .S(\z[30]_i_1__2_n_0 ));
  FDSE \z_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[24]_i_1_n_0 ),
        .Q(\z_reg_n_0_[24] ),
        .S(\z[30]_i_1__2_n_0 ));
  CARRY4 \z_reg[24]_i_2 
       (.CI(1'b0),
        .CO({z2,\NLW_z_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_z_reg[24]_i_2_O_UNCONNECTED [3:0]),
        .S({\z_e_reg_n_0_[9] ,\z[24]_i_4_n_0 ,\z[24]_i_5_n_0 ,\z[24]_i_6_n_0 }));
  FDSE \z_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[25]_i_1_n_0 ),
        .Q(\z_reg_n_0_[25] ),
        .S(\z[30]_i_1__2_n_0 ));
  FDSE \z_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[26]_i_1_n_0 ),
        .Q(\z_reg_n_0_[26] ),
        .S(\z[30]_i_1__2_n_0 ));
  FDSE \z_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[27]_i_1_n_0 ),
        .Q(\z_reg_n_0_[27] ),
        .S(\z[30]_i_1__2_n_0 ));
  FDSE \z_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[28]_i_1_n_0 ),
        .Q(\z_reg_n_0_[28] ),
        .S(\z[30]_i_1__2_n_0 ));
  FDSE \z_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[29]_i_1_n_0 ),
        .Q(\z_reg_n_0_[29] ),
        .S(\z[30]_i_1__2_n_0 ));
  FDRE \z_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[2]_i_1_n_0 ),
        .Q(\z_reg_n_0_[2] ),
        .R(\z[21]_i_1_n_0 ));
  FDSE \z_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[30]_i_2_n_0 ),
        .Q(\z_reg_n_0_[30] ),
        .S(\z[30]_i_1__2_n_0 ));
  CARRY4 \z_reg[30]_i_11 
       (.CI(1'b0),
        .CO({state216_in,\NLW_z_reg[30]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_z_reg[30]_i_11_O_UNCONNECTED [3:0]),
        .S({\a_e_reg_n_0_[9] ,\z[30]_i_17_n_0 ,\z[30]_i_18_n_0 ,\z[30]_i_19_n_0 }));
  CARRY4 \z_reg[30]_i_13 
       (.CI(1'b0),
        .CO({state213_in,\NLW_z_reg[30]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_z_reg[30]_i_13_O_UNCONNECTED [3:0]),
        .S({\b_e_reg_n_0_[9] ,\z[30]_i_25_n_0 ,\z[30]_i_26_n_0 ,\z[30]_i_27_n_0 }));
  FDRE \z_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\z[31]_i_1_n_0 ),
        .Q(\z_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \z_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[3]_i_1_n_0 ),
        .Q(\z_reg_n_0_[3] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[4]_i_1_n_0 ),
        .Q(\z_reg_n_0_[4] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[5]_i_1_n_0 ),
        .Q(\z_reg_n_0_[5] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[6]_i_1_n_0 ),
        .Q(\z_reg_n_0_[6] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[7]_i_1_n_0 ),
        .Q(\z_reg_n_0_[7] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[8]_i_1_n_0 ),
        .Q(\z_reg_n_0_[8] ),
        .R(\z[21]_i_1_n_0 ));
  FDRE \z_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[21]_i_2_n_0 ),
        .D(\z[9]_i_1_n_0 ),
        .Q(\z_reg_n_0_[9] ),
        .R(\z[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    z_s_i_1
       (.I0(b_s),
        .I1(a_s_reg_n_0),
        .O(z_s_i_1_n_0));
  FDRE z_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(z_s_i_1_n_0),
        .Q(z_s_reg_n_0),
        .R(1'b0));
endmodule

module float_to_int
   (D,
    E,
    s_output_z_stb_reg_0,
    \FSM_sequential_state_reg[0]_0 ,
    \a_reg[0]_0 ,
    \state_reg[4] ,
    Q,
    \s_output_z_reg[31]_0 ,
    \result_reg[0] ,
    \result_reg[1] ,
    \result_reg[2] ,
    \result_reg[3] ,
    \result_reg[4] ,
    \result_reg[5] ,
    \result_reg[6] ,
    \result_reg[7] ,
    \result_reg[8] ,
    \result_reg[9] ,
    \result_reg[10] ,
    \result_reg[11] ,
    \result_reg[12] ,
    \result_reg[13] ,
    \result_reg[14] ,
    \result_reg[15] ,
    \result_reg[31] ,
    \opcode_2_reg[1] ,
    \opcode_2_reg[2] ,
    opcode_20,
    float_to_int_out_ack_reg,
    int_to_float_out_ack_reg,
    \state_reg[3] ,
    float_to_int_in_stb_reg,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF,
    \float_to_int_in_reg[31] );
  output [31:0]D;
  output [0:0]E;
  output s_output_z_stb_reg_0;
  output \FSM_sequential_state_reg[0]_0 ;
  output \a_reg[0]_0 ;
  output \state_reg[4] ;
  input [4:0]Q;
  input [31:0]\s_output_z_reg[31]_0 ;
  input \result_reg[0] ;
  input \result_reg[1] ;
  input \result_reg[2] ;
  input \result_reg[3] ;
  input \result_reg[4] ;
  input \result_reg[5] ;
  input \result_reg[6] ;
  input \result_reg[7] ;
  input \result_reg[8] ;
  input \result_reg[9] ;
  input \result_reg[10] ;
  input \result_reg[11] ;
  input \result_reg[12] ;
  input \result_reg[13] ;
  input \result_reg[14] ;
  input \result_reg[15] ;
  input [15:0]\result_reg[31] ;
  input [1:0]\opcode_2_reg[1] ;
  input \opcode_2_reg[2] ;
  input opcode_20;
  input float_to_int_out_ack_reg;
  input int_to_float_out_ack_reg;
  input \state_reg[3] ;
  input float_to_int_in_stb_reg;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;
  input [31:0]\float_to_int_in_reg[31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire ETH_CLK_OBUF;
  wire \FSM_sequential_state[0]_i_1__1_n_0 ;
  wire \FSM_sequential_state[1]_i_1__1_n_0 ;
  wire \FSM_sequential_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_state[2]_i_1__2_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3__0_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire INTERNAL_RST_reg;
  wire [4:0]Q;
  wire \a[31]_i_1__2_n_0 ;
  wire \a_e[0]_i_1__2_n_0 ;
  wire \a_e[1]_i_1__1_n_0 ;
  wire \a_e[2]_i_1__2_n_0 ;
  wire \a_e[2]_i_2__2_n_0 ;
  wire \a_e[3]_i_1__2_n_0 ;
  wire \a_e[3]_i_2__2_n_0 ;
  wire \a_e[3]_i_3__1_n_0 ;
  wire \a_e[4]_i_1__2_n_0 ;
  wire \a_e[4]_i_2__2_n_0 ;
  wire \a_e[4]_i_3__1_n_0 ;
  wire \a_e[5]_i_1__2_n_0 ;
  wire \a_e[5]_i_2__1_n_0 ;
  wire \a_e[5]_i_3__2_n_0 ;
  wire \a_e[6]_i_1__1_n_0 ;
  wire \a_e[6]_i_2__1_n_0 ;
  wire \a_e[7]_i_1__1_n_0 ;
  wire \a_e[7]_i_2__1_n_0 ;
  wire \a_e[8]_i_1__1_n_0 ;
  wire \a_e[8]_i_2__1_n_0 ;
  wire \a_e[8]_i_3_n_0 ;
  wire \a_e_reg_n_0_[0] ;
  wire \a_e_reg_n_0_[1] ;
  wire \a_e_reg_n_0_[2] ;
  wire \a_e_reg_n_0_[3] ;
  wire \a_e_reg_n_0_[4] ;
  wire \a_e_reg_n_0_[5] ;
  wire \a_e_reg_n_0_[6] ;
  wire \a_e_reg_n_0_[7] ;
  wire \a_e_reg_n_0_[8] ;
  wire \a_lo[31]_i_3_n_0 ;
  wire \a_m[10]_i_1__2_n_0 ;
  wire \a_m[11]_i_1__2_n_0 ;
  wire \a_m[12]_i_1__2_n_0 ;
  wire \a_m[13]_i_1__2_n_0 ;
  wire \a_m[14]_i_1__2_n_0 ;
  wire \a_m[15]_i_1__2_n_0 ;
  wire \a_m[16]_i_1__2_n_0 ;
  wire \a_m[17]_i_1__2_n_0 ;
  wire \a_m[18]_i_1__2_n_0 ;
  wire \a_m[19]_i_1__2_n_0 ;
  wire \a_m[20]_i_1__2_n_0 ;
  wire \a_m[21]_i_1__2_n_0 ;
  wire \a_m[22]_i_1__2_n_0 ;
  wire \a_m[23]_i_1__2_n_0 ;
  wire \a_m[24]_i_1__0_n_0 ;
  wire \a_m[25]_i_1__0_n_0 ;
  wire \a_m[26]_i_1__0_n_0 ;
  wire \a_m[27]_i_1_n_0 ;
  wire \a_m[28]_i_1_n_0 ;
  wire \a_m[29]_i_1_n_0 ;
  wire \a_m[30]_i_10_n_0 ;
  wire \a_m[30]_i_1_n_0 ;
  wire \a_m[30]_i_2_n_0 ;
  wire \a_m[30]_i_3_n_0 ;
  wire \a_m[30]_i_4_n_0 ;
  wire \a_m[30]_i_5_n_0 ;
  wire \a_m[30]_i_6_n_0 ;
  wire \a_m[30]_i_7_n_0 ;
  wire \a_m[30]_i_8_n_0 ;
  wire \a_m[30]_i_9_n_0 ;
  wire \a_m[31]_i_1_n_0 ;
  wire \a_m[7]_i_1__2_n_0 ;
  wire \a_m[8]_i_1__2_n_0 ;
  wire \a_m[9]_i_1__2_n_0 ;
  wire \a_m_reg_n_0_[0] ;
  wire \a_m_reg_n_0_[10] ;
  wire \a_m_reg_n_0_[11] ;
  wire \a_m_reg_n_0_[12] ;
  wire \a_m_reg_n_0_[13] ;
  wire \a_m_reg_n_0_[14] ;
  wire \a_m_reg_n_0_[15] ;
  wire \a_m_reg_n_0_[16] ;
  wire \a_m_reg_n_0_[17] ;
  wire \a_m_reg_n_0_[18] ;
  wire \a_m_reg_n_0_[19] ;
  wire \a_m_reg_n_0_[1] ;
  wire \a_m_reg_n_0_[20] ;
  wire \a_m_reg_n_0_[21] ;
  wire \a_m_reg_n_0_[22] ;
  wire \a_m_reg_n_0_[23] ;
  wire \a_m_reg_n_0_[24] ;
  wire \a_m_reg_n_0_[25] ;
  wire \a_m_reg_n_0_[26] ;
  wire \a_m_reg_n_0_[27] ;
  wire \a_m_reg_n_0_[28] ;
  wire \a_m_reg_n_0_[29] ;
  wire \a_m_reg_n_0_[2] ;
  wire \a_m_reg_n_0_[30] ;
  wire \a_m_reg_n_0_[31] ;
  wire \a_m_reg_n_0_[3] ;
  wire \a_m_reg_n_0_[4] ;
  wire \a_m_reg_n_0_[5] ;
  wire \a_m_reg_n_0_[6] ;
  wire \a_m_reg_n_0_[7] ;
  wire \a_m_reg_n_0_[8] ;
  wire \a_m_reg_n_0_[9] ;
  wire \a_reg[0]_0 ;
  wire \a_reg_n_0_[0] ;
  wire \a_reg_n_0_[10] ;
  wire \a_reg_n_0_[11] ;
  wire \a_reg_n_0_[12] ;
  wire \a_reg_n_0_[13] ;
  wire \a_reg_n_0_[14] ;
  wire \a_reg_n_0_[15] ;
  wire \a_reg_n_0_[16] ;
  wire \a_reg_n_0_[17] ;
  wire \a_reg_n_0_[18] ;
  wire \a_reg_n_0_[19] ;
  wire \a_reg_n_0_[1] ;
  wire \a_reg_n_0_[20] ;
  wire \a_reg_n_0_[21] ;
  wire \a_reg_n_0_[22] ;
  wire \a_reg_n_0_[2] ;
  wire \a_reg_n_0_[31] ;
  wire \a_reg_n_0_[3] ;
  wire \a_reg_n_0_[4] ;
  wire \a_reg_n_0_[5] ;
  wire \a_reg_n_0_[6] ;
  wire \a_reg_n_0_[7] ;
  wire \a_reg_n_0_[8] ;
  wire \a_reg_n_0_[9] ;
  wire a_s_i_1__2_n_0;
  wire a_s_reg_n_0;
  wire [31:0]\float_to_int_in_reg[31] ;
  wire float_to_int_in_stb_reg;
  wire [31:0]float_to_int_out;
  wire float_to_int_out_ack_reg;
  wire int_to_float_out_ack_reg;
  wire opcode_20;
  wire [1:0]\opcode_2_reg[1] ;
  wire \opcode_2_reg[2] ;
  wire [7:0]p_0_in;
  wire \result_reg[0] ;
  wire \result_reg[10] ;
  wire \result_reg[11] ;
  wire \result_reg[12] ;
  wire \result_reg[13] ;
  wire \result_reg[14] ;
  wire \result_reg[15] ;
  wire \result_reg[1] ;
  wire \result_reg[2] ;
  wire [15:0]\result_reg[31] ;
  wire \result_reg[3] ;
  wire \result_reg[4] ;
  wire \result_reg[5] ;
  wire \result_reg[6] ;
  wire \result_reg[7] ;
  wire \result_reg[8] ;
  wire \result_reg[9] ;
  wire s_input_a_ack_i_1__3_n_0;
  wire [31:0]\s_output_z_reg[31]_0 ;
  wire s_output_z_stb;
  wire s_output_z_stb_i_1__3_n_0;
  wire s_output_z_stb_reg_0;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire \state_reg[3] ;
  wire \state_reg[4] ;
  wire [31:31]z;
  wire [31:0]z1;
  wire \z[0]_i_1__1_n_0 ;
  wire \z[10]_i_1__1_n_0 ;
  wire \z[11]_i_1__1_n_0 ;
  wire \z[11]_i_3_n_0 ;
  wire \z[11]_i_4_n_0 ;
  wire \z[11]_i_5_n_0 ;
  wire \z[11]_i_6_n_0 ;
  wire \z[12]_i_1__1_n_0 ;
  wire \z[13]_i_1__1_n_0 ;
  wire \z[14]_i_1__1_n_0 ;
  wire \z[15]_i_1__1_n_0 ;
  wire \z[15]_i_3_n_0 ;
  wire \z[15]_i_4_n_0 ;
  wire \z[15]_i_5_n_0 ;
  wire \z[15]_i_6_n_0 ;
  wire \z[16]_i_1__1_n_0 ;
  wire \z[17]_i_1__1_n_0 ;
  wire \z[18]_i_1__1_n_0 ;
  wire \z[19]_i_1__1_n_0 ;
  wire \z[19]_i_3_n_0 ;
  wire \z[19]_i_4_n_0 ;
  wire \z[19]_i_5_n_0 ;
  wire \z[19]_i_6_n_0 ;
  wire \z[1]_i_1__1_n_0 ;
  wire \z[20]_i_1__1_n_0 ;
  wire \z[21]_i_1__1_n_0 ;
  wire \z[22]_i_1__2_n_0 ;
  wire \z[23]_i_1__1_n_0 ;
  wire \z[23]_i_3__0_n_0 ;
  wire \z[23]_i_4_n_0 ;
  wire \z[23]_i_5_n_0 ;
  wire \z[23]_i_6_n_0 ;
  wire \z[24]_i_1__1_n_0 ;
  wire \z[25]_i_1__2_n_0 ;
  wire \z[26]_i_1__2_n_0 ;
  wire \z[27]_i_1__2_n_0 ;
  wire \z[27]_i_3__0_n_0 ;
  wire \z[27]_i_4__0_n_0 ;
  wire \z[27]_i_5__0_n_0 ;
  wire \z[27]_i_6_n_0 ;
  wire \z[28]_i_1__2_n_0 ;
  wire \z[29]_i_1__2_n_0 ;
  wire \z[2]_i_1__1_n_0 ;
  wire \z[30]_i_10__0_n_0 ;
  wire \z[30]_i_11_n_0 ;
  wire \z[30]_i_1__1_n_0 ;
  wire \z[30]_i_2__2_n_0 ;
  wire \z[30]_i_3__1_n_0 ;
  wire \z[30]_i_4__2_n_0 ;
  wire \z[30]_i_5__2_n_0 ;
  wire \z[30]_i_7__2_n_0 ;
  wire \z[30]_i_8__1_n_0 ;
  wire \z[30]_i_9__0_n_0 ;
  wire \z[31]_i_1__2_n_0 ;
  wire \z[3]_i_1__1_n_0 ;
  wire \z[3]_i_3_n_0 ;
  wire \z[3]_i_4_n_0 ;
  wire \z[3]_i_5_n_0 ;
  wire \z[4]_i_1__1_n_0 ;
  wire \z[5]_i_1__1_n_0 ;
  wire \z[6]_i_1__1_n_0 ;
  wire \z[7]_i_1__1_n_0 ;
  wire \z[7]_i_3_n_0 ;
  wire \z[7]_i_4_n_0 ;
  wire \z[7]_i_5_n_0 ;
  wire \z[7]_i_6_n_0 ;
  wire \z[8]_i_1__1_n_0 ;
  wire \z[9]_i_1__1_n_0 ;
  wire \z_reg[11]_i_2_n_0 ;
  wire \z_reg[15]_i_2_n_0 ;
  wire \z_reg[19]_i_2_n_0 ;
  wire \z_reg[23]_i_2_n_0 ;
  wire \z_reg[27]_i_2_n_0 ;
  wire \z_reg[3]_i_2_n_0 ;
  wire \z_reg[7]_i_2_n_0 ;
  wire \z_reg_n_0_[0] ;
  wire \z_reg_n_0_[10] ;
  wire \z_reg_n_0_[11] ;
  wire \z_reg_n_0_[12] ;
  wire \z_reg_n_0_[13] ;
  wire \z_reg_n_0_[14] ;
  wire \z_reg_n_0_[15] ;
  wire \z_reg_n_0_[16] ;
  wire \z_reg_n_0_[17] ;
  wire \z_reg_n_0_[18] ;
  wire \z_reg_n_0_[19] ;
  wire \z_reg_n_0_[1] ;
  wire \z_reg_n_0_[20] ;
  wire \z_reg_n_0_[21] ;
  wire \z_reg_n_0_[22] ;
  wire \z_reg_n_0_[23] ;
  wire \z_reg_n_0_[24] ;
  wire \z_reg_n_0_[25] ;
  wire \z_reg_n_0_[26] ;
  wire \z_reg_n_0_[27] ;
  wire \z_reg_n_0_[28] ;
  wire \z_reg_n_0_[29] ;
  wire \z_reg_n_0_[2] ;
  wire \z_reg_n_0_[30] ;
  wire \z_reg_n_0_[31] ;
  wire \z_reg_n_0_[3] ;
  wire \z_reg_n_0_[4] ;
  wire \z_reg_n_0_[5] ;
  wire \z_reg_n_0_[6] ;
  wire \z_reg_n_0_[7] ;
  wire \z_reg_n_0_[8] ;
  wire \z_reg_n_0_[9] ;
  wire [2:0]\NLW_z_reg[11]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[15]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[19]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[23]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_reg[30]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[3]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[7]_i_2_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h001FAAAA)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(\FSM_sequential_state[2]_i_2_n_0 ),
        .I3(state[2]),
        .I4(\FSM_sequential_state[2]_i_3__0_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h1013AAAA)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I4(\FSM_sequential_state[2]_i_3__0_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h77777775FFFFFFFF)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(state[1]),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e_reg_n_0_[6] ),
        .I3(\a_e_reg_n_0_[5] ),
        .I4(\a_e_reg_n_0_[7] ),
        .I5(\z[30]_i_4__2_n_0 ),
        .O(\FSM_sequential_state[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h08F0)) 
    \FSM_sequential_state[2]_i_1__2 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(\FSM_sequential_state[2]_i_3__0_n_0 ),
        .O(\FSM_sequential_state[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5554FFFFFFFF)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\a_e_reg_n_0_[8] ),
        .I1(\a_e_reg_n_0_[6] ),
        .I2(\a_e_reg_n_0_[5] ),
        .I3(\a_e_reg_n_0_[7] ),
        .I4(state[0]),
        .I5(\z[30]_i_4__2_n_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3300333333334747)) 
    \FSM_sequential_state[2]_i_3__0 
       (.I0(\FSM_sequential_state[2]_i_4_n_0 ),
        .I1(state[2]),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\a_m[30]_i_3_n_0 ),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state[2]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(float_to_int_out_ack_reg),
        .I1(s_output_z_stb_reg_0),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(\a_reg[0]_0 ),
        .I1(float_to_int_in_stb_reg),
        .O(\FSM_sequential_state_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__1_n_0 ),
        .Q(state[0]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__1_n_0 ),
        .Q(state[1]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1__2_n_0 ),
        .Q(state[2]),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'h00000008)) 
    \a[31]_i_1__2 
       (.I0(\a_reg[0]_0 ),
        .I1(float_to_int_in_stb_reg),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(\a[31]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hEFCFFFDF00201030)) 
    \a_e[0]_i_1__2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_m[30]_i_3_n_0 ),
        .I4(p_0_in[0]),
        .I5(\a_e_reg_n_0_[0] ),
        .O(\a_e[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \a_e[1]_i_1__1 
       (.I0(\a_e_reg_n_0_[1] ),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(state[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .O(\a_e[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AFF6A006A006AFF)) 
    \a_e[2]_i_1__2 
       (.I0(\a_e_reg_n_0_[2] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(\a_e_reg_n_0_[0] ),
        .I3(state[1]),
        .I4(\a_e[2]_i_2__2_n_0 ),
        .I5(p_0_in[2]),
        .O(\a_e[2]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \a_e[2]_i_2__2 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(\a_e[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    \a_e[3]_i_1__2 
       (.I0(\a_e[3]_i_2__2_n_0 ),
        .I1(\a_e_reg_n_0_[3] ),
        .I2(state[1]),
        .I3(\a_e[3]_i_3__1_n_0 ),
        .I4(p_0_in[3]),
        .O(\a_e[3]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \a_e[3]_i_2__2 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(\a_e_reg_n_0_[2] ),
        .O(\a_e[3]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \a_e[3]_i_3__1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .O(\a_e[3]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    \a_e[4]_i_1__2 
       (.I0(\a_e_reg_n_0_[4] ),
        .I1(\a_e[4]_i_2__2_n_0 ),
        .I2(state[1]),
        .I3(\a_e[4]_i_3__1_n_0 ),
        .I4(p_0_in[4]),
        .O(\a_e[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \a_e[4]_i_2__2 
       (.I0(\a_e_reg_n_0_[3] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(\a_e_reg_n_0_[0] ),
        .O(\a_e[4]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \a_e[4]_i_3__1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .O(\a_e[4]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h9F90909F)) 
    \a_e[5]_i_1__2 
       (.I0(\a_e[5]_i_2__1_n_0 ),
        .I1(\a_e_reg_n_0_[5] ),
        .I2(state[1]),
        .I3(\a_e[5]_i_3__2_n_0 ),
        .I4(p_0_in[5]),
        .O(\a_e[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \a_e[5]_i_2__1 
       (.I0(\a_e_reg_n_0_[4] ),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(\a_e_reg_n_0_[2] ),
        .I4(\a_e_reg_n_0_[3] ),
        .O(\a_e[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \a_e[5]_i_3__2 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[4]),
        .O(\a_e[5]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    \a_e[6]_i_1__1 
       (.I0(\a_e_reg_n_0_[6] ),
        .I1(\a_e[7]_i_2__1_n_0 ),
        .I2(state[1]),
        .I3(\a_e[6]_i_2__1_n_0 ),
        .I4(p_0_in[6]),
        .O(\a_e[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \a_e[6]_i_2__1 
       (.I0(p_0_in[4]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .I5(p_0_in[5]),
        .O(\a_e[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6A006AFF6AFF6A00)) 
    \a_e[7]_i_1__1 
       (.I0(\a_e_reg_n_0_[7] ),
        .I1(\a_e[7]_i_2__1_n_0 ),
        .I2(\a_e_reg_n_0_[6] ),
        .I3(state[1]),
        .I4(\a_e[8]_i_3_n_0 ),
        .I5(p_0_in[7]),
        .O(\a_e[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \a_e[7]_i_2__1 
       (.I0(\a_e_reg_n_0_[5] ),
        .I1(\a_e_reg_n_0_[3] ),
        .I2(\a_e_reg_n_0_[2] ),
        .I3(\a_e_reg_n_0_[1] ),
        .I4(\a_e_reg_n_0_[0] ),
        .I5(\a_e_reg_n_0_[4] ),
        .O(\a_e[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6A006A006AFF6A00)) 
    \a_e[8]_i_1__1 
       (.I0(\a_e_reg_n_0_[8] ),
        .I1(\a_e_reg_n_0_[7] ),
        .I2(\a_e[8]_i_2__1_n_0 ),
        .I3(state[1]),
        .I4(\a_e[8]_i_3_n_0 ),
        .I5(p_0_in[7]),
        .O(\a_e[8]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \a_e[8]_i_2__1 
       (.I0(\a_e_reg_n_0_[6] ),
        .I1(\a_e[7]_i_2__1_n_0 ),
        .O(\a_e[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \a_e[8]_i_3 
       (.I0(\a_e[6]_i_2__1_n_0 ),
        .I1(p_0_in[6]),
        .O(\a_e[8]_i_3_n_0 ));
  FDRE \a_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\a_e[0]_i_1__2_n_0 ),
        .Q(\a_e_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_e[1]_i_1__1_n_0 ),
        .Q(\a_e_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_e[2]_i_1__2_n_0 ),
        .Q(\a_e_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_e[3]_i_1__2_n_0 ),
        .Q(\a_e_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_e[4]_i_1__2_n_0 ),
        .Q(\a_e_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_e[5]_i_1__2_n_0 ),
        .Q(\a_e_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_e[6]_i_1__1_n_0 ),
        .Q(\a_e_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_e[7]_i_1__1_n_0 ),
        .Q(\a_e_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_e_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_e[8]_i_1__1_n_0 ),
        .Q(\a_e_reg_n_0_[8] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[0]_i_1 
       (.I0(float_to_int_out[0]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [0]),
        .I3(Q[4]),
        .I4(\result_reg[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[10]_i_1 
       (.I0(float_to_int_out[10]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [10]),
        .I3(Q[4]),
        .I4(\result_reg[10] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[11]_i_1 
       (.I0(float_to_int_out[11]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [11]),
        .I3(Q[4]),
        .I4(\result_reg[11] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[12]_i_1 
       (.I0(float_to_int_out[12]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [12]),
        .I3(Q[4]),
        .I4(\result_reg[12] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[13]_i_1 
       (.I0(float_to_int_out[13]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [13]),
        .I3(Q[4]),
        .I4(\result_reg[13] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[14]_i_1 
       (.I0(float_to_int_out[14]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [14]),
        .I3(Q[4]),
        .I4(\result_reg[14] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[15]_i_1 
       (.I0(float_to_int_out[15]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [15]),
        .I3(Q[4]),
        .I4(\result_reg[15] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[16]_i_1 
       (.I0(float_to_int_out[16]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [16]),
        .I3(Q[4]),
        .I4(\result_reg[31] [0]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[17]_i_1 
       (.I0(float_to_int_out[17]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [17]),
        .I3(Q[4]),
        .I4(\result_reg[31] [1]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[18]_i_1 
       (.I0(float_to_int_out[18]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [18]),
        .I3(Q[4]),
        .I4(\result_reg[31] [2]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[19]_i_1 
       (.I0(float_to_int_out[19]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [19]),
        .I3(Q[4]),
        .I4(\result_reg[31] [3]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[1]_i_1 
       (.I0(float_to_int_out[1]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [1]),
        .I3(Q[4]),
        .I4(\result_reg[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[20]_i_1 
       (.I0(float_to_int_out[20]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [20]),
        .I3(Q[4]),
        .I4(\result_reg[31] [4]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[21]_i_1 
       (.I0(float_to_int_out[21]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [21]),
        .I3(Q[4]),
        .I4(\result_reg[31] [5]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[22]_i_1 
       (.I0(float_to_int_out[22]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [22]),
        .I3(Q[4]),
        .I4(\result_reg[31] [6]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[23]_i_1 
       (.I0(float_to_int_out[23]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [23]),
        .I3(Q[4]),
        .I4(\result_reg[31] [7]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[24]_i_1 
       (.I0(float_to_int_out[24]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [24]),
        .I3(Q[4]),
        .I4(\result_reg[31] [8]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[25]_i_1 
       (.I0(float_to_int_out[25]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [25]),
        .I3(Q[4]),
        .I4(\result_reg[31] [9]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[26]_i_1 
       (.I0(float_to_int_out[26]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [26]),
        .I3(Q[4]),
        .I4(\result_reg[31] [10]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[27]_i_1 
       (.I0(float_to_int_out[27]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [27]),
        .I3(Q[4]),
        .I4(\result_reg[31] [11]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[28]_i_1 
       (.I0(float_to_int_out[28]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [28]),
        .I3(Q[4]),
        .I4(\result_reg[31] [12]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[29]_i_1 
       (.I0(float_to_int_out[29]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [29]),
        .I3(Q[4]),
        .I4(\result_reg[31] [13]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[2]_i_1 
       (.I0(float_to_int_out[2]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [2]),
        .I3(Q[4]),
        .I4(\result_reg[2] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[30]_i_1 
       (.I0(float_to_int_out[30]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [30]),
        .I3(Q[4]),
        .I4(\result_reg[31] [14]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \a_lo[31]_i_1 
       (.I0(\a_lo[31]_i_3_n_0 ),
        .I1(\opcode_2_reg[1] [1]),
        .I2(\opcode_2_reg[1] [0]),
        .I3(\opcode_2_reg[2] ),
        .I4(opcode_20),
        .I5(Q[0]),
        .O(E));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[31]_i_2 
       (.I0(float_to_int_out[31]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [31]),
        .I3(Q[4]),
        .I4(\result_reg[31] [15]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h000F880000000000)) 
    \a_lo[31]_i_3 
       (.I0(float_to_int_out_ack_reg),
        .I1(s_output_z_stb_reg_0),
        .I2(int_to_float_out_ack_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\state_reg[3] ),
        .O(\a_lo[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[3]_i_1 
       (.I0(float_to_int_out[3]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [3]),
        .I3(Q[4]),
        .I4(\result_reg[3] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[4]_i_1 
       (.I0(float_to_int_out[4]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [4]),
        .I3(Q[4]),
        .I4(\result_reg[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[5]_i_1 
       (.I0(float_to_int_out[5]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [5]),
        .I3(Q[4]),
        .I4(\result_reg[5] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[6]_i_1 
       (.I0(float_to_int_out[6]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [6]),
        .I3(Q[4]),
        .I4(\result_reg[6] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[7]_i_1 
       (.I0(float_to_int_out[7]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [7]),
        .I3(Q[4]),
        .I4(\result_reg[7] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[8]_i_1 
       (.I0(float_to_int_out[8]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [8]),
        .I3(Q[4]),
        .I4(\result_reg[8] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \a_lo[9]_i_1 
       (.I0(float_to_int_out[9]),
        .I1(Q[2]),
        .I2(\s_output_z_reg[31]_0 [9]),
        .I3(Q[4]),
        .I4(\result_reg[9] ),
        .O(D[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[10]_i_1__2 
       (.I0(\a_m_reg_n_0_[11] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[2] ),
        .O(\a_m[10]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[11]_i_1__2 
       (.I0(\a_m_reg_n_0_[12] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[3] ),
        .O(\a_m[11]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[12]_i_1__2 
       (.I0(\a_m_reg_n_0_[13] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[4] ),
        .O(\a_m[12]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[13]_i_1__2 
       (.I0(\a_m_reg_n_0_[14] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[5] ),
        .O(\a_m[13]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[14]_i_1__2 
       (.I0(\a_m_reg_n_0_[15] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[6] ),
        .O(\a_m[14]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[15]_i_1__2 
       (.I0(\a_m_reg_n_0_[16] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[7] ),
        .O(\a_m[15]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[16]_i_1__2 
       (.I0(\a_m_reg_n_0_[17] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[8] ),
        .O(\a_m[16]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[17]_i_1__2 
       (.I0(\a_m_reg_n_0_[18] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[9] ),
        .O(\a_m[17]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[18]_i_1__2 
       (.I0(\a_m_reg_n_0_[19] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[10] ),
        .O(\a_m[18]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[19]_i_1__2 
       (.I0(\a_m_reg_n_0_[20] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[11] ),
        .O(\a_m[19]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[20]_i_1__2 
       (.I0(\a_m_reg_n_0_[21] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[12] ),
        .O(\a_m[20]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[21]_i_1__2 
       (.I0(\a_m_reg_n_0_[22] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[13] ),
        .O(\a_m[21]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[22]_i_1__2 
       (.I0(\a_m_reg_n_0_[23] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[14] ),
        .O(\a_m[22]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[23]_i_1__2 
       (.I0(\a_m_reg_n_0_[24] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[15] ),
        .O(\a_m[23]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[24]_i_1__0 
       (.I0(\a_m_reg_n_0_[25] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[16] ),
        .O(\a_m[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[25]_i_1__0 
       (.I0(\a_m_reg_n_0_[26] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[17] ),
        .O(\a_m[25]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[26]_i_1__0 
       (.I0(\a_m_reg_n_0_[27] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[18] ),
        .O(\a_m[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[27]_i_1 
       (.I0(\a_m_reg_n_0_[28] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[19] ),
        .O(\a_m[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[28]_i_1 
       (.I0(\a_m_reg_n_0_[29] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[20] ),
        .O(\a_m[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[29]_i_1 
       (.I0(\a_m_reg_n_0_[30] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[21] ),
        .O(\a_m[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1030)) 
    \a_m[30]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_m[30]_i_3_n_0 ),
        .O(\a_m[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_m[30]_i_10 
       (.I0(\a_m_reg_n_0_[5] ),
        .I1(\a_m_reg_n_0_[4] ),
        .I2(\a_m_reg_n_0_[9] ),
        .I3(\a_m_reg_n_0_[10] ),
        .I4(\a_m_reg_n_0_[6] ),
        .I5(\a_m_reg_n_0_[7] ),
        .O(\a_m[30]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[30]_i_2 
       (.I0(\a_m_reg_n_0_[31] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[22] ),
        .O(\a_m[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEF)) 
    \a_m[30]_i_3 
       (.I0(\a_m[30]_i_4_n_0 ),
        .I1(\z[30]_i_5__2_n_0 ),
        .I2(\a_m[30]_i_5_n_0 ),
        .I3(\a_m_reg_n_0_[26] ),
        .I4(\a_m_reg_n_0_[25] ),
        .I5(\a_m[30]_i_6_n_0 ),
        .O(\a_m[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \a_m[30]_i_4 
       (.I0(\a_e_reg_n_0_[8] ),
        .I1(\a_e_reg_n_0_[3] ),
        .I2(\a_e_reg_n_0_[2] ),
        .I3(\a_e_reg_n_0_[1] ),
        .I4(\a_e_reg_n_0_[0] ),
        .I5(\a_e_reg_n_0_[4] ),
        .O(\a_m[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \a_m[30]_i_5 
       (.I0(\a_m[30]_i_7_n_0 ),
        .I1(\a_m[30]_i_8_n_0 ),
        .I2(\a_m[30]_i_9_n_0 ),
        .I3(\a_m[30]_i_10_n_0 ),
        .O(\a_m[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_m[30]_i_6 
       (.I0(\a_m_reg_n_0_[27] ),
        .I1(\a_m_reg_n_0_[24] ),
        .I2(\a_m_reg_n_0_[30] ),
        .I3(\a_m_reg_n_0_[31] ),
        .I4(\a_m_reg_n_0_[28] ),
        .I5(\a_m_reg_n_0_[29] ),
        .O(\a_m[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_m[30]_i_7 
       (.I0(\a_m_reg_n_0_[23] ),
        .I1(\a_m_reg_n_0_[20] ),
        .I2(\a_m_reg_n_0_[2] ),
        .I3(\a_m_reg_n_0_[3] ),
        .I4(\a_m_reg_n_0_[1] ),
        .I5(\a_m_reg_n_0_[0] ),
        .O(\a_m[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_m[30]_i_8 
       (.I0(\a_m_reg_n_0_[19] ),
        .I1(\a_m_reg_n_0_[16] ),
        .I2(\a_m_reg_n_0_[21] ),
        .I3(\a_m_reg_n_0_[22] ),
        .I4(\a_m_reg_n_0_[17] ),
        .I5(\a_m_reg_n_0_[18] ),
        .O(\a_m[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \a_m[30]_i_9 
       (.I0(\a_m_reg_n_0_[11] ),
        .I1(\a_m_reg_n_0_[8] ),
        .I2(\a_m_reg_n_0_[14] ),
        .I3(\a_m_reg_n_0_[15] ),
        .I4(\a_m_reg_n_0_[12] ),
        .I5(\a_m_reg_n_0_[13] ),
        .O(\a_m[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF1010)) 
    \a_m[31]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\a_m[30]_i_3_n_0 ),
        .I4(\a_m_reg_n_0_[31] ),
        .O(\a_m[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \a_m[7]_i_1__2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\a_m[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[8]_i_1__2 
       (.I0(\a_m_reg_n_0_[9] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[0] ),
        .O(\a_m[8]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \a_m[9]_i_1__2 
       (.I0(\a_m_reg_n_0_[10] ),
        .I1(state[1]),
        .I2(\a_reg_n_0_[1] ),
        .O(\a_m[9]_i_1__2_n_0 ));
  FDRE \a_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m_reg_n_0_[1] ),
        .Q(\a_m_reg_n_0_[0] ),
        .R(\a_m[7]_i_1__2_n_0 ));
  FDRE \a_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[10]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[11]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[12]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[13]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[14]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[15]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[16]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[17]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[18]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[19]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m_reg_n_0_[2] ),
        .Q(\a_m_reg_n_0_[1] ),
        .R(\a_m[7]_i_1__2_n_0 ));
  FDRE \a_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[20]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[21]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[22]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[23]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_m_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[24]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_m_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[25]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_m_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[26]_i_1__0_n_0 ),
        .Q(\a_m_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_m_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[27]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_m_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[28]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_m_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[29]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m_reg_n_0_[3] ),
        .Q(\a_m_reg_n_0_[2] ),
        .R(\a_m[7]_i_1__2_n_0 ));
  FDRE \a_m_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[30]_i_2_n_0 ),
        .Q(\a_m_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_m_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\a_m[31]_i_1_n_0 ),
        .Q(\a_m_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m_reg_n_0_[4] ),
        .Q(\a_m_reg_n_0_[3] ),
        .R(\a_m[7]_i_1__2_n_0 ));
  FDRE \a_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m_reg_n_0_[5] ),
        .Q(\a_m_reg_n_0_[4] ),
        .R(\a_m[7]_i_1__2_n_0 ));
  FDRE \a_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m_reg_n_0_[6] ),
        .Q(\a_m_reg_n_0_[5] ),
        .R(\a_m[7]_i_1__2_n_0 ));
  FDRE \a_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m_reg_n_0_[7] ),
        .Q(\a_m_reg_n_0_[6] ),
        .R(\a_m[7]_i_1__2_n_0 ));
  FDRE \a_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m_reg_n_0_[8] ),
        .Q(\a_m_reg_n_0_[7] ),
        .R(\a_m[7]_i_1__2_n_0 ));
  FDRE \a_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[8]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[30]_i_1_n_0 ),
        .D(\a_m[9]_i_1__2_n_0 ),
        .Q(\a_m_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \a_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [0]),
        .Q(\a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [10]),
        .Q(\a_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [11]),
        .Q(\a_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [12]),
        .Q(\a_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [13]),
        .Q(\a_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [14]),
        .Q(\a_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [15]),
        .Q(\a_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [16]),
        .Q(\a_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [17]),
        .Q(\a_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [18]),
        .Q(\a_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [19]),
        .Q(\a_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [1]),
        .Q(\a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [20]),
        .Q(\a_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [21]),
        .Q(\a_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [22]),
        .Q(\a_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [23]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \a_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [24]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \a_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [25]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \a_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [26]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \a_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [27]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \a_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [28]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \a_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [29]),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \a_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [2]),
        .Q(\a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [30]),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE \a_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [31]),
        .Q(\a_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [3]),
        .Q(\a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [4]),
        .Q(\a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [5]),
        .Q(\a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [6]),
        .Q(\a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [7]),
        .Q(\a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [8]),
        .Q(\a_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__2_n_0 ),
        .D(\float_to_int_in_reg[31] [9]),
        .Q(\a_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    a_s_i_1__2
       (.I0(\a_reg_n_0_[31] ),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(a_s_reg_n_0),
        .O(a_s_i_1__2_n_0));
  FDRE a_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(a_s_i_1__2_n_0),
        .Q(a_s_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFD0003)) 
    s_input_a_ack_i_1__3
       (.I0(float_to_int_in_stb_reg),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\a_reg[0]_0 ),
        .O(s_input_a_ack_i_1__3_n_0));
  FDRE s_input_a_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_a_ack_i_1__3_n_0),
        .Q(\a_reg[0]_0 ),
        .R(INTERNAL_RST_reg));
  LUT3 #(
    .INIT(8'h02)) 
    \s_output_z[31]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(s_output_z_stb));
  FDRE \s_output_z_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[0] ),
        .Q(float_to_int_out[0]),
        .R(1'b0));
  FDRE \s_output_z_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[10] ),
        .Q(float_to_int_out[10]),
        .R(1'b0));
  FDRE \s_output_z_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[11] ),
        .Q(float_to_int_out[11]),
        .R(1'b0));
  FDRE \s_output_z_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[12] ),
        .Q(float_to_int_out[12]),
        .R(1'b0));
  FDRE \s_output_z_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[13] ),
        .Q(float_to_int_out[13]),
        .R(1'b0));
  FDRE \s_output_z_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[14] ),
        .Q(float_to_int_out[14]),
        .R(1'b0));
  FDRE \s_output_z_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[15] ),
        .Q(float_to_int_out[15]),
        .R(1'b0));
  FDRE \s_output_z_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[16] ),
        .Q(float_to_int_out[16]),
        .R(1'b0));
  FDRE \s_output_z_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[17] ),
        .Q(float_to_int_out[17]),
        .R(1'b0));
  FDRE \s_output_z_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[18] ),
        .Q(float_to_int_out[18]),
        .R(1'b0));
  FDRE \s_output_z_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[19] ),
        .Q(float_to_int_out[19]),
        .R(1'b0));
  FDRE \s_output_z_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[1] ),
        .Q(float_to_int_out[1]),
        .R(1'b0));
  FDRE \s_output_z_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[20] ),
        .Q(float_to_int_out[20]),
        .R(1'b0));
  FDRE \s_output_z_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[21] ),
        .Q(float_to_int_out[21]),
        .R(1'b0));
  FDRE \s_output_z_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[22] ),
        .Q(float_to_int_out[22]),
        .R(1'b0));
  FDRE \s_output_z_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[23] ),
        .Q(float_to_int_out[23]),
        .R(1'b0));
  FDRE \s_output_z_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[24] ),
        .Q(float_to_int_out[24]),
        .R(1'b0));
  FDRE \s_output_z_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[25] ),
        .Q(float_to_int_out[25]),
        .R(1'b0));
  FDRE \s_output_z_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[26] ),
        .Q(float_to_int_out[26]),
        .R(1'b0));
  FDRE \s_output_z_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[27] ),
        .Q(float_to_int_out[27]),
        .R(1'b0));
  FDRE \s_output_z_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[28] ),
        .Q(float_to_int_out[28]),
        .R(1'b0));
  FDRE \s_output_z_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[29] ),
        .Q(float_to_int_out[29]),
        .R(1'b0));
  FDRE \s_output_z_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[2] ),
        .Q(float_to_int_out[2]),
        .R(1'b0));
  FDRE \s_output_z_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[30] ),
        .Q(float_to_int_out[30]),
        .R(1'b0));
  FDRE \s_output_z_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[31] ),
        .Q(float_to_int_out[31]),
        .R(1'b0));
  FDRE \s_output_z_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[3] ),
        .Q(float_to_int_out[3]),
        .R(1'b0));
  FDRE \s_output_z_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[4] ),
        .Q(float_to_int_out[4]),
        .R(1'b0));
  FDRE \s_output_z_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[5] ),
        .Q(float_to_int_out[5]),
        .R(1'b0));
  FDRE \s_output_z_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[6] ),
        .Q(float_to_int_out[6]),
        .R(1'b0));
  FDRE \s_output_z_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[7] ),
        .Q(float_to_int_out[7]),
        .R(1'b0));
  FDRE \s_output_z_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[8] ),
        .Q(float_to_int_out[8]),
        .R(1'b0));
  FDRE \s_output_z_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[9] ),
        .Q(float_to_int_out[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF7000C)) 
    s_output_z_stb_i_1__3
       (.I0(float_to_int_out_ack_reg),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(s_output_z_stb_reg_0),
        .O(s_output_z_stb_i_1__3_n_0));
  FDRE s_output_z_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_output_z_stb_i_1__3_n_0),
        .Q(s_output_z_stb_reg_0),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \state[4]_i_15 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(\FSM_sequential_state[2]_i_4_n_0 ),
        .O(\state_reg[4] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[0]_i_1__1 
       (.I0(\a_m_reg_n_0_[0] ),
        .I1(a_s_reg_n_0),
        .I2(z1[0]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[10]_i_1__1 
       (.I0(\a_m_reg_n_0_[10] ),
        .I1(a_s_reg_n_0),
        .I2(z1[10]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[11]_i_1__1 
       (.I0(\a_m_reg_n_0_[11] ),
        .I1(a_s_reg_n_0),
        .I2(z1[11]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[11]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[11]_i_3 
       (.I0(\a_m_reg_n_0_[11] ),
        .O(\z[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[11]_i_4 
       (.I0(\a_m_reg_n_0_[10] ),
        .O(\z[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[11]_i_5 
       (.I0(\a_m_reg_n_0_[9] ),
        .O(\z[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[11]_i_6 
       (.I0(\a_m_reg_n_0_[8] ),
        .O(\z[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[12]_i_1__1 
       (.I0(\a_m_reg_n_0_[12] ),
        .I1(a_s_reg_n_0),
        .I2(z1[12]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[13]_i_1__1 
       (.I0(\a_m_reg_n_0_[13] ),
        .I1(a_s_reg_n_0),
        .I2(z1[13]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[14]_i_1__1 
       (.I0(\a_m_reg_n_0_[14] ),
        .I1(a_s_reg_n_0),
        .I2(z1[14]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[15]_i_1__1 
       (.I0(\a_m_reg_n_0_[15] ),
        .I1(a_s_reg_n_0),
        .I2(z1[15]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[15]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[15]_i_3 
       (.I0(\a_m_reg_n_0_[15] ),
        .O(\z[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[15]_i_4 
       (.I0(\a_m_reg_n_0_[14] ),
        .O(\z[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[15]_i_5 
       (.I0(\a_m_reg_n_0_[13] ),
        .O(\z[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[15]_i_6 
       (.I0(\a_m_reg_n_0_[12] ),
        .O(\z[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[16]_i_1__1 
       (.I0(\a_m_reg_n_0_[16] ),
        .I1(a_s_reg_n_0),
        .I2(z1[16]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[17]_i_1__1 
       (.I0(\a_m_reg_n_0_[17] ),
        .I1(a_s_reg_n_0),
        .I2(z1[17]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[18]_i_1__1 
       (.I0(\a_m_reg_n_0_[18] ),
        .I1(a_s_reg_n_0),
        .I2(z1[18]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[19]_i_1__1 
       (.I0(\a_m_reg_n_0_[19] ),
        .I1(a_s_reg_n_0),
        .I2(z1[19]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[19]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[19]_i_3 
       (.I0(\a_m_reg_n_0_[19] ),
        .O(\z[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[19]_i_4 
       (.I0(\a_m_reg_n_0_[18] ),
        .O(\z[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[19]_i_5 
       (.I0(\a_m_reg_n_0_[17] ),
        .O(\z[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[19]_i_6 
       (.I0(\a_m_reg_n_0_[16] ),
        .O(\z[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[1]_i_1__1 
       (.I0(\a_m_reg_n_0_[1] ),
        .I1(a_s_reg_n_0),
        .I2(z1[1]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[20]_i_1__1 
       (.I0(\a_m_reg_n_0_[20] ),
        .I1(a_s_reg_n_0),
        .I2(z1[20]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[21]_i_1__1 
       (.I0(\a_m_reg_n_0_[21] ),
        .I1(a_s_reg_n_0),
        .I2(z1[21]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[22]_i_1__2 
       (.I0(\a_m_reg_n_0_[22] ),
        .I1(a_s_reg_n_0),
        .I2(z1[22]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[23]_i_1__1 
       (.I0(\a_m_reg_n_0_[23] ),
        .I1(a_s_reg_n_0),
        .I2(z1[23]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[23]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[23]_i_3__0 
       (.I0(\a_m_reg_n_0_[23] ),
        .O(\z[23]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[23]_i_4 
       (.I0(\a_m_reg_n_0_[22] ),
        .O(\z[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[23]_i_5 
       (.I0(\a_m_reg_n_0_[21] ),
        .O(\z[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[23]_i_6 
       (.I0(\a_m_reg_n_0_[20] ),
        .O(\z[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[24]_i_1__1 
       (.I0(\a_m_reg_n_0_[24] ),
        .I1(a_s_reg_n_0),
        .I2(z1[24]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[25]_i_1__2 
       (.I0(\a_m_reg_n_0_[25] ),
        .I1(a_s_reg_n_0),
        .I2(z1[25]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[26]_i_1__2 
       (.I0(\a_m_reg_n_0_[26] ),
        .I1(a_s_reg_n_0),
        .I2(z1[26]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[27]_i_1__2 
       (.I0(\a_m_reg_n_0_[27] ),
        .I1(a_s_reg_n_0),
        .I2(z1[27]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[27]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[27]_i_3__0 
       (.I0(\a_m_reg_n_0_[27] ),
        .O(\z[27]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[27]_i_4__0 
       (.I0(\a_m_reg_n_0_[26] ),
        .O(\z[27]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[27]_i_5__0 
       (.I0(\a_m_reg_n_0_[25] ),
        .O(\z[27]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[27]_i_6 
       (.I0(\a_m_reg_n_0_[24] ),
        .O(\z[27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[28]_i_1__2 
       (.I0(\a_m_reg_n_0_[28] ),
        .I1(a_s_reg_n_0),
        .I2(z1[28]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[29]_i_1__2 
       (.I0(\a_m_reg_n_0_[29] ),
        .I1(a_s_reg_n_0),
        .I2(z1[29]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[2]_i_1__1 
       (.I0(\a_m_reg_n_0_[2] ),
        .I1(a_s_reg_n_0),
        .I2(z1[2]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[2]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[30]_i_10__0 
       (.I0(\a_m_reg_n_0_[29] ),
        .O(\z[30]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[30]_i_11 
       (.I0(\a_m_reg_n_0_[28] ),
        .O(\z[30]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \z[30]_i_1__1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(\z[30]_i_2__2_n_0 ),
        .O(\z[30]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FD0D0000)) 
    \z[30]_i_2__2 
       (.I0(\z[30]_i_4__2_n_0 ),
        .I1(\z[30]_i_5__2_n_0 ),
        .I2(state[0]),
        .I3(\a_m[30]_i_3_n_0 ),
        .I4(state[1]),
        .I5(state[2]),
        .O(\z[30]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[30]_i_3__1 
       (.I0(\a_m_reg_n_0_[30] ),
        .I1(a_s_reg_n_0),
        .I2(z1[30]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[30]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \z[30]_i_4__2 
       (.I0(\a_e_reg_n_0_[7] ),
        .I1(\a_e_reg_n_0_[6] ),
        .I2(\a_e_reg_n_0_[5] ),
        .I3(\z[30]_i_7__2_n_0 ),
        .O(\z[30]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h5554)) 
    \z[30]_i_5__2 
       (.I0(\a_e_reg_n_0_[8] ),
        .I1(\a_e_reg_n_0_[6] ),
        .I2(\a_e_reg_n_0_[5] ),
        .I3(\a_e_reg_n_0_[7] ),
        .O(\z[30]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \z[30]_i_7__2 
       (.I0(\a_e_reg_n_0_[8] ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(\a_e_reg_n_0_[2] ),
        .I3(\a_e_reg_n_0_[0] ),
        .I4(\a_e_reg_n_0_[3] ),
        .I5(\a_e_reg_n_0_[1] ),
        .O(\z[30]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[30]_i_8__1 
       (.I0(\a_m_reg_n_0_[31] ),
        .O(\z[30]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[30]_i_9__0 
       (.I0(\a_m_reg_n_0_[30] ),
        .O(\z[30]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z[31]_i_1__2 
       (.I0(z),
        .I1(\z[30]_i_2__2_n_0 ),
        .I2(\z_reg_n_0_[31] ),
        .O(\z[31]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEE222)) 
    \z[31]_i_2__2 
       (.I0(\z[30]_i_4__2_n_0 ),
        .I1(state[0]),
        .I2(a_s_reg_n_0),
        .I3(z1[31]),
        .I4(\a_m_reg_n_0_[31] ),
        .I5(state[2]),
        .O(z));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[3]_i_1__1 
       (.I0(\a_m_reg_n_0_[3] ),
        .I1(a_s_reg_n_0),
        .I2(z1[3]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[3]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[3]_i_3 
       (.I0(\a_m_reg_n_0_[3] ),
        .O(\z[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[3]_i_4 
       (.I0(\a_m_reg_n_0_[2] ),
        .O(\z[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[3]_i_5 
       (.I0(\a_m_reg_n_0_[1] ),
        .O(\z[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[4]_i_1__1 
       (.I0(\a_m_reg_n_0_[4] ),
        .I1(a_s_reg_n_0),
        .I2(z1[4]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[5]_i_1__1 
       (.I0(\a_m_reg_n_0_[5] ),
        .I1(a_s_reg_n_0),
        .I2(z1[5]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[6]_i_1__1 
       (.I0(\a_m_reg_n_0_[6] ),
        .I1(a_s_reg_n_0),
        .I2(z1[6]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[7]_i_1__1 
       (.I0(\a_m_reg_n_0_[7] ),
        .I1(a_s_reg_n_0),
        .I2(z1[7]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[7]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[7]_i_3 
       (.I0(\a_m_reg_n_0_[7] ),
        .O(\z[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[7]_i_4 
       (.I0(\a_m_reg_n_0_[6] ),
        .O(\z[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[7]_i_5 
       (.I0(\a_m_reg_n_0_[5] ),
        .O(\z[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z[7]_i_6 
       (.I0(\a_m_reg_n_0_[4] ),
        .O(\z[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[8]_i_1__1 
       (.I0(\a_m_reg_n_0_[8] ),
        .I1(a_s_reg_n_0),
        .I2(z1[8]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \z[9]_i_1__1 
       (.I0(\a_m_reg_n_0_[9] ),
        .I1(a_s_reg_n_0),
        .I2(z1[9]),
        .I3(\a_m_reg_n_0_[31] ),
        .O(\z[9]_i_1__1_n_0 ));
  FDRE \z_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[0]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[0] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[10]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[10] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[11]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[11] ),
        .R(\z[30]_i_1__1_n_0 ));
  CARRY4 \z_reg[11]_i_2 
       (.CI(\z_reg[7]_i_2_n_0 ),
        .CO({\z_reg[11]_i_2_n_0 ,\NLW_z_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(z1[11:8]),
        .S({\z[11]_i_3_n_0 ,\z[11]_i_4_n_0 ,\z[11]_i_5_n_0 ,\z[11]_i_6_n_0 }));
  FDRE \z_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[12]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[12] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[13]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[13] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[14]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[14] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[15]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[15] ),
        .R(\z[30]_i_1__1_n_0 ));
  CARRY4 \z_reg[15]_i_2 
       (.CI(\z_reg[11]_i_2_n_0 ),
        .CO({\z_reg[15]_i_2_n_0 ,\NLW_z_reg[15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(z1[15:12]),
        .S({\z[15]_i_3_n_0 ,\z[15]_i_4_n_0 ,\z[15]_i_5_n_0 ,\z[15]_i_6_n_0 }));
  FDRE \z_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[16]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[16] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[17]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[17] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[18]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[18] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[19]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[19] ),
        .R(\z[30]_i_1__1_n_0 ));
  CARRY4 \z_reg[19]_i_2 
       (.CI(\z_reg[15]_i_2_n_0 ),
        .CO({\z_reg[19]_i_2_n_0 ,\NLW_z_reg[19]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(z1[19:16]),
        .S({\z[19]_i_3_n_0 ,\z[19]_i_4_n_0 ,\z[19]_i_5_n_0 ,\z[19]_i_6_n_0 }));
  FDRE \z_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[1]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[1] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[20]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[20] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[21]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[21] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[22]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[22] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[23]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[23] ),
        .R(\z[30]_i_1__1_n_0 ));
  CARRY4 \z_reg[23]_i_2 
       (.CI(\z_reg[19]_i_2_n_0 ),
        .CO({\z_reg[23]_i_2_n_0 ,\NLW_z_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(z1[23:20]),
        .S({\z[23]_i_3__0_n_0 ,\z[23]_i_4_n_0 ,\z[23]_i_5_n_0 ,\z[23]_i_6_n_0 }));
  FDRE \z_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[24]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[24] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[25]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[25] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[26]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[26] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[27]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[27] ),
        .R(\z[30]_i_1__1_n_0 ));
  CARRY4 \z_reg[27]_i_2 
       (.CI(\z_reg[23]_i_2_n_0 ),
        .CO({\z_reg[27]_i_2_n_0 ,\NLW_z_reg[27]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(z1[27:24]),
        .S({\z[27]_i_3__0_n_0 ,\z[27]_i_4__0_n_0 ,\z[27]_i_5__0_n_0 ,\z[27]_i_6_n_0 }));
  FDRE \z_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[28]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[28] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[29]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[29] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[2]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[2] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[30]_i_3__1_n_0 ),
        .Q(\z_reg_n_0_[30] ),
        .R(\z[30]_i_1__1_n_0 ));
  CARRY4 \z_reg[30]_i_6 
       (.CI(\z_reg[27]_i_2_n_0 ),
        .CO(\NLW_z_reg[30]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(z1[31:28]),
        .S({\z[30]_i_8__1_n_0 ,\z[30]_i_9__0_n_0 ,\z[30]_i_10__0_n_0 ,\z[30]_i_11_n_0 }));
  FDRE \z_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\z[31]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \z_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[3]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[3] ),
        .R(\z[30]_i_1__1_n_0 ));
  CARRY4 \z_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\z_reg[3]_i_2_n_0 ,\NLW_z_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(z1[3:0]),
        .S({\z[3]_i_3_n_0 ,\z[3]_i_4_n_0 ,\z[3]_i_5_n_0 ,\a_m_reg_n_0_[0] }));
  FDRE \z_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[4]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[4] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[5]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[5] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[6]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[6] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[7]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[7] ),
        .R(\z[30]_i_1__1_n_0 ));
  CARRY4 \z_reg[7]_i_2 
       (.CI(\z_reg[3]_i_2_n_0 ),
        .CO({\z_reg[7]_i_2_n_0 ,\NLW_z_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(z1[7:4]),
        .S({\z[7]_i_3_n_0 ,\z[7]_i_4_n_0 ,\z[7]_i_5_n_0 ,\z[7]_i_6_n_0 }));
  FDRE \z_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[8]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[8] ),
        .R(\z[30]_i_1__1_n_0 ));
  FDRE \z_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[30]_i_2__2_n_0 ),
        .D(\z[9]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[9] ),
        .R(\z[30]_i_1__1_n_0 ));
endmodule

module int_to_float
   (E,
    \FSM_sequential_state_reg[1]_0 ,
    \a_reg[0]_0 ,
    int_to_float_out_stb,
    output_z,
    \result_reg[1] ,
    \opcode_2_reg[2] ,
    Q,
    \state_reg[1] ,
    instruction0,
    \state_reg[4] ,
    \state_reg[2] ,
    \state_reg[4]_0 ,
    \state_reg[4]_1 ,
    s_input_a_ack_reg_0,
    \state_reg[1]_0 ,
    multiplier_z_ack_reg,
    int_to_float_in_stb_reg,
    int_to_float_out_ack,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF,
    \int_to_float_in_reg[31] );
  output [0:0]E;
  output \FSM_sequential_state_reg[1]_0 ;
  output \a_reg[0]_0 ;
  output int_to_float_out_stb;
  output [31:0]output_z;
  input \result_reg[1] ;
  input \opcode_2_reg[2] ;
  input [0:0]Q;
  input \state_reg[1] ;
  input instruction0;
  input \state_reg[4] ;
  input \state_reg[2] ;
  input \state_reg[4]_0 ;
  input \state_reg[4]_1 ;
  input s_input_a_ack_reg_0;
  input [1:0]\state_reg[1]_0 ;
  input multiplier_z_ack_reg;
  input int_to_float_in_stb_reg;
  input int_to_float_out_ack;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;
  input [31:0]\int_to_float_in_reg[31] ;

  wire [0:0]E;
  wire ETH_CLK_OBUF;
  wire \FSM_sequential_state[0]_i_1__2_n_0 ;
  wire \FSM_sequential_state[1]_i_1__2_n_0 ;
  wire \FSM_sequential_state[2]_i_11_n_0 ;
  wire \FSM_sequential_state[2]_i_1__1_n_0 ;
  wire \FSM_sequential_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_4__0_n_0 ;
  wire \FSM_sequential_state[2]_i_5__0_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire INTERNAL_RST_reg;
  wire [0:0]Q;
  wire \a[31]_i_1__1_n_0 ;
  wire \a_reg[0]_0 ;
  wire \a_reg_n_0_[0] ;
  wire \a_reg_n_0_[10] ;
  wire \a_reg_n_0_[11] ;
  wire \a_reg_n_0_[12] ;
  wire \a_reg_n_0_[13] ;
  wire \a_reg_n_0_[14] ;
  wire \a_reg_n_0_[15] ;
  wire \a_reg_n_0_[16] ;
  wire \a_reg_n_0_[17] ;
  wire \a_reg_n_0_[18] ;
  wire \a_reg_n_0_[19] ;
  wire \a_reg_n_0_[1] ;
  wire \a_reg_n_0_[20] ;
  wire \a_reg_n_0_[21] ;
  wire \a_reg_n_0_[22] ;
  wire \a_reg_n_0_[23] ;
  wire \a_reg_n_0_[24] ;
  wire \a_reg_n_0_[25] ;
  wire \a_reg_n_0_[26] ;
  wire \a_reg_n_0_[27] ;
  wire \a_reg_n_0_[28] ;
  wire \a_reg_n_0_[29] ;
  wire \a_reg_n_0_[2] ;
  wire \a_reg_n_0_[30] ;
  wire \a_reg_n_0_[3] ;
  wire \a_reg_n_0_[4] ;
  wire \a_reg_n_0_[5] ;
  wire \a_reg_n_0_[6] ;
  wire \a_reg_n_0_[7] ;
  wire \a_reg_n_0_[8] ;
  wire \a_reg_n_0_[9] ;
  wire guard_i_1__2_n_0;
  wire guard_reg_n_0;
  wire instruction0;
  wire [31:0]\int_to_float_in_reg[31] ;
  wire int_to_float_in_stb_reg;
  wire int_to_float_out_ack;
  wire int_to_float_out_stb;
  wire multiplier_z_ack_reg;
  wire \opcode_2_reg[2] ;
  wire [31:0]output_z;
  wire p_0_in;
  wire [23:0]p_1_in;
  wire [23:0]p_1_out;
  wire \result_reg[1] ;
  wire round_bit;
  wire round_bit_i_1__2_n_0;
  wire s_input_a_ack_i_1__2_n_0;
  wire s_input_a_ack_reg_0;
  wire s_output_z_stb;
  wire s_output_z_stb_i_1__2_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire \state[4]_i_14_n_0 ;
  wire \state[4]_i_6_n_0 ;
  wire \state_reg[1] ;
  wire [1:0]\state_reg[1]_0 ;
  wire \state_reg[2] ;
  wire \state_reg[4] ;
  wire \state_reg[4]_0 ;
  wire \state_reg[4]_1 ;
  wire sticky;
  wire sticky_i_1__2_n_0;
  wire sticky_i_2__2_n_0;
  wire \value[11]_i_2_n_0 ;
  wire \value[11]_i_3_n_0 ;
  wire \value[11]_i_4_n_0 ;
  wire \value[11]_i_5_n_0 ;
  wire \value[15]_i_2_n_0 ;
  wire \value[15]_i_3_n_0 ;
  wire \value[15]_i_4_n_0 ;
  wire \value[15]_i_5_n_0 ;
  wire \value[19]_i_2_n_0 ;
  wire \value[19]_i_3_n_0 ;
  wire \value[19]_i_4_n_0 ;
  wire \value[19]_i_5_n_0 ;
  wire \value[23]_i_2_n_0 ;
  wire \value[23]_i_3_n_0 ;
  wire \value[23]_i_4_n_0 ;
  wire \value[23]_i_5_n_0 ;
  wire \value[27]_i_2_n_0 ;
  wire \value[27]_i_3_n_0 ;
  wire \value[27]_i_4_n_0 ;
  wire \value[27]_i_5_n_0 ;
  wire \value[31]_i_10_n_0 ;
  wire \value[31]_i_11_n_0 ;
  wire \value[31]_i_1_n_0 ;
  wire \value[31]_i_3_n_0 ;
  wire \value[31]_i_4_n_0 ;
  wire \value[31]_i_5_n_0 ;
  wire \value[31]_i_6_n_0 ;
  wire \value[31]_i_7_n_0 ;
  wire \value[31]_i_8_n_0 ;
  wire \value[31]_i_9_n_0 ;
  wire \value[3]_i_2_n_0 ;
  wire \value[3]_i_3_n_0 ;
  wire \value[3]_i_4_n_0 ;
  wire \value[3]_i_5_n_0 ;
  wire \value[7]_i_2_n_0 ;
  wire \value[7]_i_3_n_0 ;
  wire \value[7]_i_4_n_0 ;
  wire \value[7]_i_5_n_0 ;
  wire \value_reg[11]_i_1_n_0 ;
  wire \value_reg[11]_i_1_n_4 ;
  wire \value_reg[11]_i_1_n_5 ;
  wire \value_reg[11]_i_1_n_6 ;
  wire \value_reg[11]_i_1_n_7 ;
  wire \value_reg[15]_i_1_n_0 ;
  wire \value_reg[15]_i_1_n_4 ;
  wire \value_reg[15]_i_1_n_5 ;
  wire \value_reg[15]_i_1_n_6 ;
  wire \value_reg[15]_i_1_n_7 ;
  wire \value_reg[19]_i_1_n_0 ;
  wire \value_reg[19]_i_1_n_4 ;
  wire \value_reg[19]_i_1_n_5 ;
  wire \value_reg[19]_i_1_n_6 ;
  wire \value_reg[19]_i_1_n_7 ;
  wire \value_reg[23]_i_1_n_0 ;
  wire \value_reg[23]_i_1_n_4 ;
  wire \value_reg[23]_i_1_n_5 ;
  wire \value_reg[23]_i_1_n_6 ;
  wire \value_reg[23]_i_1_n_7 ;
  wire \value_reg[27]_i_1_n_0 ;
  wire \value_reg[27]_i_1_n_4 ;
  wire \value_reg[27]_i_1_n_5 ;
  wire \value_reg[27]_i_1_n_6 ;
  wire \value_reg[27]_i_1_n_7 ;
  wire \value_reg[31]_i_2_n_0 ;
  wire \value_reg[31]_i_2_n_5 ;
  wire \value_reg[31]_i_2_n_6 ;
  wire \value_reg[31]_i_2_n_7 ;
  wire \value_reg[3]_i_1_n_0 ;
  wire \value_reg[3]_i_1_n_4 ;
  wire \value_reg[3]_i_1_n_5 ;
  wire \value_reg[3]_i_1_n_6 ;
  wire \value_reg[3]_i_1_n_7 ;
  wire \value_reg[7]_i_1_n_0 ;
  wire \value_reg[7]_i_1_n_4 ;
  wire \value_reg[7]_i_1_n_5 ;
  wire \value_reg[7]_i_1_n_6 ;
  wire \value_reg[7]_i_1_n_7 ;
  wire \value_reg_n_0_[0] ;
  wire \value_reg_n_0_[1] ;
  wire \value_reg_n_0_[2] ;
  wire \value_reg_n_0_[3] ;
  wire \value_reg_n_0_[4] ;
  wire \value_reg_n_0_[5] ;
  wire \value_reg_n_0_[6] ;
  wire \value_reg_n_0_[7] ;
  wire [31:0]z;
  wire [7:0]z0;
  wire \z[30]_i_2__1_n_0 ;
  wire \z[31]_i_1__1_n_0 ;
  wire \z_e[0]_i_1__0_n_0 ;
  wire \z_e[0]_i_3_n_0 ;
  wire \z_e[0]_i_4_n_0 ;
  wire \z_e[0]_i_5_n_0 ;
  wire \z_e[0]_i_6_n_0 ;
  wire \z_e[0]_i_7_n_0 ;
  wire \z_e[0]_i_8_n_0 ;
  wire \z_e[1]_i_1__0_n_0 ;
  wire \z_e[2]_i_1__0_n_0 ;
  wire \z_e[3]_i_1__0_n_0 ;
  wire \z_e[4]_i_1__0_n_0 ;
  wire \z_e[4]_i_2_n_0 ;
  wire \z_e[5]_i_1__0_n_0 ;
  wire \z_e[6]_i_1__0_n_0 ;
  wire \z_e[7]_i_10__0_n_0 ;
  wire \z_e[7]_i_11__0_n_0 ;
  wire \z_e[7]_i_12__0_n_0 ;
  wire \z_e[7]_i_13__0_n_0 ;
  wire \z_e[7]_i_14_n_0 ;
  wire \z_e[7]_i_1__0_n_0 ;
  wire \z_e[7]_i_2__0_n_0 ;
  wire \z_e[7]_i_3__0_n_0 ;
  wire \z_e[7]_i_4__0_n_0 ;
  wire \z_e[7]_i_5__1_n_0 ;
  wire \z_e[7]_i_7_n_0 ;
  wire \z_e[7]_i_8_n_0 ;
  wire \z_e[7]_i_9_n_0 ;
  wire \z_e_reg[0]_i_2_n_0 ;
  wire \z_e_reg[0]_i_2_n_4 ;
  wire \z_e_reg[0]_i_2_n_5 ;
  wire \z_e_reg[0]_i_2_n_6 ;
  wire \z_e_reg[0]_i_2_n_7 ;
  wire \z_e_reg[7]_i_6_n_4 ;
  wire \z_e_reg[7]_i_6_n_5 ;
  wire \z_e_reg[7]_i_6_n_6 ;
  wire \z_e_reg[7]_i_6_n_7 ;
  wire \z_e_reg_n_0_[0] ;
  wire \z_e_reg_n_0_[1] ;
  wire \z_e_reg_n_0_[2] ;
  wire \z_e_reg_n_0_[3] ;
  wire \z_e_reg_n_0_[4] ;
  wire \z_e_reg_n_0_[5] ;
  wire \z_e_reg_n_0_[6] ;
  wire \z_e_reg_n_0_[7] ;
  wire \z_m[0]_i_1__2_n_0 ;
  wire \z_m[10]_i_1__2_n_0 ;
  wire \z_m[11]_i_1__2_n_0 ;
  wire \z_m[12]_i_1__2_n_0 ;
  wire \z_m[13]_i_1__2_n_0 ;
  wire \z_m[14]_i_1__2_n_0 ;
  wire \z_m[15]_i_1__2_n_0 ;
  wire \z_m[16]_i_1__2_n_0 ;
  wire \z_m[17]_i_1__2_n_0 ;
  wire \z_m[18]_i_1__2_n_0 ;
  wire \z_m[19]_i_1__2_n_0 ;
  wire \z_m[1]_i_1__2_n_0 ;
  wire \z_m[20]_i_1__2_n_0 ;
  wire \z_m[21]_i_1__2_n_0 ;
  wire \z_m[22]_i_1__2_n_0 ;
  wire \z_m[23]_i_1__2_n_0 ;
  wire \z_m[23]_i_2__2_n_0 ;
  wire \z_m[23]_i_3__1_n_0 ;
  wire \z_m[23]_i_4__1_n_0 ;
  wire \z_m[2]_i_1__2_n_0 ;
  wire \z_m[3]_i_1__2_n_0 ;
  wire \z_m[4]_i_1__2_n_0 ;
  wire \z_m[5]_i_1__2_n_0 ;
  wire \z_m[6]_i_1__2_n_0 ;
  wire \z_m[7]_i_1__2_n_0 ;
  wire \z_m[8]_i_1__2_n_0 ;
  wire \z_m[9]_i_1__2_n_0 ;
  wire \z_m_reg[12]_i_2__2_n_0 ;
  wire \z_m_reg[12]_i_2__2_n_4 ;
  wire \z_m_reg[12]_i_2__2_n_5 ;
  wire \z_m_reg[12]_i_2__2_n_6 ;
  wire \z_m_reg[12]_i_2__2_n_7 ;
  wire \z_m_reg[16]_i_2__2_n_0 ;
  wire \z_m_reg[16]_i_2__2_n_4 ;
  wire \z_m_reg[16]_i_2__2_n_5 ;
  wire \z_m_reg[16]_i_2__2_n_6 ;
  wire \z_m_reg[16]_i_2__2_n_7 ;
  wire \z_m_reg[20]_i_2__2_n_0 ;
  wire \z_m_reg[20]_i_2__2_n_4 ;
  wire \z_m_reg[20]_i_2__2_n_5 ;
  wire \z_m_reg[20]_i_2__2_n_6 ;
  wire \z_m_reg[20]_i_2__2_n_7 ;
  wire \z_m_reg[23]_i_5_n_5 ;
  wire \z_m_reg[23]_i_5_n_6 ;
  wire \z_m_reg[23]_i_5_n_7 ;
  wire \z_m_reg[4]_i_2__2_n_0 ;
  wire \z_m_reg[4]_i_2__2_n_4 ;
  wire \z_m_reg[4]_i_2__2_n_5 ;
  wire \z_m_reg[4]_i_2__2_n_6 ;
  wire \z_m_reg[4]_i_2__2_n_7 ;
  wire \z_m_reg[8]_i_2__2_n_0 ;
  wire \z_m_reg[8]_i_2__2_n_4 ;
  wire \z_m_reg[8]_i_2__2_n_5 ;
  wire \z_m_reg[8]_i_2__2_n_6 ;
  wire \z_m_reg[8]_i_2__2_n_7 ;
  wire \z_m_reg_n_0_[23] ;
  wire \z_r[0]_i_1_n_0 ;
  wire \z_r[1]_i_1_n_0 ;
  wire \z_r[2]_i_1_n_0 ;
  wire \z_r[3]_i_1_n_0 ;
  wire \z_r[4]_i_1_n_0 ;
  wire \z_r[5]_i_1_n_0 ;
  wire \z_r[6]_i_1_n_0 ;
  wire \z_r[7]_i_1_n_0 ;
  wire \z_r[7]_i_2_n_0 ;
  wire \z_r_reg_n_0_[0] ;
  wire \z_r_reg_n_0_[1] ;
  wire \z_r_reg_n_0_[2] ;
  wire \z_r_reg_n_0_[3] ;
  wire \z_r_reg_n_0_[4] ;
  wire \z_r_reg_n_0_[5] ;
  wire \z_r_reg_n_0_[6] ;
  wire z_s_i_1__2_n_0;
  wire z_s_reg_n_0;
  wire [2:0]\NLW_value_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_value_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_value_reg[19]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_value_reg[23]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_value_reg[27]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_value_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_value_reg[31]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_value_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_value_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_e_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_e_reg[7]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[12]_i_2__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[16]_i_2__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[20]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_m_reg[23]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_z_m_reg[23]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[4]_i_2__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[8]_i_2__2_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h031FF0F0)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\FSM_sequential_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_state[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h03E0FF00)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\FSM_sequential_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(int_to_float_out_ack),
        .I1(int_to_float_out_stb),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state[2]_i_11 
       (.I0(\a_reg[0]_0 ),
        .I1(int_to_float_in_stb_reg),
        .O(\FSM_sequential_state[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h3D0CCCCC)) 
    \FSM_sequential_state[2]_i_1__1 
       (.I0(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\FSM_sequential_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_state[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_2__0 
       (.I0(\FSM_sequential_state[2]_i_4__0_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__0_n_0 ),
        .I2(\FSM_sequential_state[2]_i_6_n_0 ),
        .I3(\FSM_sequential_state[2]_i_7_n_0 ),
        .I4(\FSM_sequential_state[2]_i_8_n_0 ),
        .I5(\FSM_sequential_state[2]_i_9_n_0 ),
        .O(\FSM_sequential_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00F0FFFF55FFFF33)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\FSM_sequential_state[2]_i_11_n_0 ),
        .I2(\z_m_reg_n_0_[23] ),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_4__0 
       (.I0(\a_reg_n_0_[3] ),
        .I1(\a_reg_n_0_[2] ),
        .I2(\a_reg_n_0_[6] ),
        .I3(\a_reg_n_0_[7] ),
        .I4(\a_reg_n_0_[4] ),
        .I5(\a_reg_n_0_[5] ),
        .O(\FSM_sequential_state[2]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[2]_i_5__0 
       (.I0(\a_reg_n_0_[0] ),
        .I1(\a_reg_n_0_[1] ),
        .O(\FSM_sequential_state[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(\a_reg_n_0_[21] ),
        .I1(\a_reg_n_0_[20] ),
        .I2(\a_reg_n_0_[24] ),
        .I3(\a_reg_n_0_[25] ),
        .I4(\a_reg_n_0_[22] ),
        .I5(\a_reg_n_0_[23] ),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(\a_reg_n_0_[27] ),
        .I1(\a_reg_n_0_[26] ),
        .I2(\a_reg_n_0_[30] ),
        .I3(p_0_in),
        .I4(\a_reg_n_0_[28] ),
        .I5(\a_reg_n_0_[29] ),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(\a_reg_n_0_[9] ),
        .I1(\a_reg_n_0_[8] ),
        .I2(\a_reg_n_0_[12] ),
        .I3(\a_reg_n_0_[13] ),
        .I4(\a_reg_n_0_[10] ),
        .I5(\a_reg_n_0_[11] ),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(\a_reg_n_0_[15] ),
        .I1(\a_reg_n_0_[14] ),
        .I2(\a_reg_n_0_[18] ),
        .I3(\a_reg_n_0_[19] ),
        .I4(\a_reg_n_0_[16] ),
        .I5(\a_reg_n_0_[17] ),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__2_n_0 ),
        .Q(state[0]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__2_n_0 ),
        .Q(state[1]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1__1_n_0 ),
        .Q(state[2]),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'h00000040)) 
    \a[31]_i_1__1 
       (.I0(state[1]),
        .I1(int_to_float_in_stb_reg),
        .I2(\a_reg[0]_0 ),
        .I3(state[2]),
        .I4(state[0]),
        .O(\a[31]_i_1__1_n_0 ));
  FDRE \a_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [0]),
        .Q(\a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [10]),
        .Q(\a_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [11]),
        .Q(\a_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [12]),
        .Q(\a_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [13]),
        .Q(\a_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [14]),
        .Q(\a_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [15]),
        .Q(\a_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [16]),
        .Q(\a_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [17]),
        .Q(\a_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [18]),
        .Q(\a_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [19]),
        .Q(\a_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [1]),
        .Q(\a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [20]),
        .Q(\a_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [21]),
        .Q(\a_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [22]),
        .Q(\a_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [23]),
        .Q(\a_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [24]),
        .Q(\a_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [25]),
        .Q(\a_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [26]),
        .Q(\a_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [27]),
        .Q(\a_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [28]),
        .Q(\a_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [29]),
        .Q(\a_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [2]),
        .Q(\a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [30]),
        .Q(\a_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [31]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \a_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [3]),
        .Q(\a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [4]),
        .Q(\a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [5]),
        .Q(\a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [6]),
        .Q(\a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [7]),
        .Q(\a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [8]),
        .Q(\a_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__1_n_0 ),
        .D(\int_to_float_in_reg[31] [9]),
        .Q(\a_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    guard_i_1__2
       (.I0(p_1_out[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\z_m_reg_n_0_[23] ),
        .I5(guard_reg_n_0),
        .O(guard_i_1__2_n_0));
  FDRE guard_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(guard_i_1__2_n_0),
        .Q(guard_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    round_bit_i_1__2
       (.I0(\z_r_reg_n_0_[6] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\z_m_reg_n_0_[23] ),
        .I5(round_bit),
        .O(round_bit_i_1__2_n_0));
  FDRE round_bit_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(round_bit_i_1__2_n_0),
        .Q(round_bit),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFD0003)) 
    s_input_a_ack_i_1__2
       (.I0(int_to_float_in_stb_reg),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\a_reg[0]_0 ),
        .O(s_input_a_ack_i_1__2_n_0));
  FDRE s_input_a_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_a_ack_i_1__2_n_0),
        .Q(\a_reg[0]_0 ),
        .R(INTERNAL_RST_reg));
  LUT3 #(
    .INIT(8'h08)) 
    \s_output_z[31]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(s_output_z_stb));
  FDRE \s_output_z_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[0]),
        .Q(output_z[0]),
        .R(1'b0));
  FDRE \s_output_z_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[10]),
        .Q(output_z[10]),
        .R(1'b0));
  FDRE \s_output_z_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[11]),
        .Q(output_z[11]),
        .R(1'b0));
  FDRE \s_output_z_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[12]),
        .Q(output_z[12]),
        .R(1'b0));
  FDRE \s_output_z_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[13]),
        .Q(output_z[13]),
        .R(1'b0));
  FDRE \s_output_z_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[14]),
        .Q(output_z[14]),
        .R(1'b0));
  FDRE \s_output_z_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[15]),
        .Q(output_z[15]),
        .R(1'b0));
  FDRE \s_output_z_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[16]),
        .Q(output_z[16]),
        .R(1'b0));
  FDRE \s_output_z_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[17]),
        .Q(output_z[17]),
        .R(1'b0));
  FDRE \s_output_z_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[18]),
        .Q(output_z[18]),
        .R(1'b0));
  FDRE \s_output_z_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[19]),
        .Q(output_z[19]),
        .R(1'b0));
  FDRE \s_output_z_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[1]),
        .Q(output_z[1]),
        .R(1'b0));
  FDRE \s_output_z_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[20]),
        .Q(output_z[20]),
        .R(1'b0));
  FDRE \s_output_z_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[21]),
        .Q(output_z[21]),
        .R(1'b0));
  FDRE \s_output_z_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[22]),
        .Q(output_z[22]),
        .R(1'b0));
  FDRE \s_output_z_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[23]),
        .Q(output_z[23]),
        .R(1'b0));
  FDRE \s_output_z_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[24]),
        .Q(output_z[24]),
        .R(1'b0));
  FDRE \s_output_z_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[25]),
        .Q(output_z[25]),
        .R(1'b0));
  FDRE \s_output_z_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[26]),
        .Q(output_z[26]),
        .R(1'b0));
  FDRE \s_output_z_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[27]),
        .Q(output_z[27]),
        .R(1'b0));
  FDRE \s_output_z_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[28]),
        .Q(output_z[28]),
        .R(1'b0));
  FDRE \s_output_z_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[29]),
        .Q(output_z[29]),
        .R(1'b0));
  FDRE \s_output_z_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[2]),
        .Q(output_z[2]),
        .R(1'b0));
  FDRE \s_output_z_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[30]),
        .Q(output_z[30]),
        .R(1'b0));
  FDRE \s_output_z_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[31]),
        .Q(output_z[31]),
        .R(1'b0));
  FDRE \s_output_z_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[3]),
        .Q(output_z[3]),
        .R(1'b0));
  FDRE \s_output_z_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[4]),
        .Q(output_z[4]),
        .R(1'b0));
  FDRE \s_output_z_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[5]),
        .Q(output_z[5]),
        .R(1'b0));
  FDRE \s_output_z_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[6]),
        .Q(output_z[6]),
        .R(1'b0));
  FDRE \s_output_z_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[7]),
        .Q(output_z[7]),
        .R(1'b0));
  FDRE \s_output_z_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[8]),
        .Q(output_z[8]),
        .R(1'b0));
  FDRE \s_output_z_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(z[9]),
        .Q(output_z[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF7F00C0)) 
    s_output_z_stb_i_1__2
       (.I0(int_to_float_out_ack),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(int_to_float_out_stb),
        .O(s_output_z_stb_i_1__2_n_0));
  FDRE s_output_z_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_output_z_stb_i_1__2_n_0),
        .Q(int_to_float_out_stb),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0000)) 
    \state[4]_i_1 
       (.I0(\result_reg[1] ),
        .I1(\opcode_2_reg[2] ),
        .I2(Q),
        .I3(\state_reg[1] ),
        .I4(instruction0),
        .I5(\state[4]_i_6_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \state[4]_i_14 
       (.I0(s_input_a_ack_reg_0),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\state_reg[1]_0 [1]),
        .I3(\FSM_sequential_state[2]_i_11_n_0 ),
        .I4(\state_reg[1]_0 [0]),
        .I5(multiplier_z_ack_reg),
        .O(\state[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \state[4]_i_6 
       (.I0(\state[4]_i_14_n_0 ),
        .I1(\state_reg[4] ),
        .I2(\state_reg[2] ),
        .I3(\state_reg[4]_0 ),
        .I4(\state_reg[4]_1 ),
        .O(\state[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    sticky_i_1__2
       (.I0(sticky_i_2__2_n_0),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(\z_m_reg_n_0_[23] ),
        .I5(sticky),
        .O(sticky_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_2__2
       (.I0(\z_r_reg_n_0_[2] ),
        .I1(\z_r_reg_n_0_[0] ),
        .I2(\z_r_reg_n_0_[1] ),
        .I3(\z_r_reg_n_0_[4] ),
        .I4(\z_r_reg_n_0_[3] ),
        .I5(\z_r_reg_n_0_[5] ),
        .O(sticky_i_2__2_n_0));
  FDRE sticky_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(sticky_i_1__2_n_0),
        .Q(sticky),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \value[11]_i_2 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[11] ),
        .O(\value[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[11]_i_3 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[10] ),
        .O(\value[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[11]_i_4 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[9] ),
        .O(\value[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[11]_i_5 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[8] ),
        .O(\value[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[15]_i_2 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[15] ),
        .O(\value[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[15]_i_3 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[14] ),
        .O(\value[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[15]_i_4 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[13] ),
        .O(\value[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[15]_i_5 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[12] ),
        .O(\value[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[19]_i_2 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[19] ),
        .O(\value[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[19]_i_3 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[18] ),
        .O(\value[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[19]_i_4 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[17] ),
        .O(\value[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[19]_i_5 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[16] ),
        .O(\value[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[23]_i_2 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[23] ),
        .O(\value[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[23]_i_3 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[22] ),
        .O(\value[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[23]_i_4 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[21] ),
        .O(\value[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[23]_i_5 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[20] ),
        .O(\value[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[27]_i_2 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[27] ),
        .O(\value[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[27]_i_3 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[26] ),
        .O(\value[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[27]_i_4 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[25] ),
        .O(\value[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[27]_i_5 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[24] ),
        .O(\value[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \value[31]_i_1 
       (.I0(state[2]),
        .I1(\value[31]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\value[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \value[31]_i_10 
       (.I0(\a_reg_n_0_[8] ),
        .I1(\a_reg_n_0_[9] ),
        .I2(\a_reg_n_0_[13] ),
        .I3(\a_reg_n_0_[12] ),
        .I4(\a_reg_n_0_[11] ),
        .I5(\a_reg_n_0_[10] ),
        .O(\value[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \value[31]_i_11 
       (.I0(\a_reg_n_0_[14] ),
        .I1(\a_reg_n_0_[15] ),
        .I2(\a_reg_n_0_[19] ),
        .I3(\a_reg_n_0_[18] ),
        .I4(\a_reg_n_0_[17] ),
        .I5(\a_reg_n_0_[16] ),
        .O(\value[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \value[31]_i_3 
       (.I0(\value[31]_i_7_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__0_n_0 ),
        .I2(\value[31]_i_8_n_0 ),
        .I3(\value[31]_i_9_n_0 ),
        .I4(\value[31]_i_10_n_0 ),
        .I5(\value[31]_i_11_n_0 ),
        .O(\value[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[31]_i_4 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[30] ),
        .O(\value[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[31]_i_5 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[29] ),
        .O(\value[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[31]_i_6 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[28] ),
        .O(\value[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \value[31]_i_7 
       (.I0(\a_reg_n_0_[2] ),
        .I1(\a_reg_n_0_[3] ),
        .I2(\a_reg_n_0_[7] ),
        .I3(\a_reg_n_0_[6] ),
        .I4(\a_reg_n_0_[5] ),
        .I5(\a_reg_n_0_[4] ),
        .O(\value[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \value[31]_i_8 
       (.I0(\a_reg_n_0_[20] ),
        .I1(\a_reg_n_0_[21] ),
        .I2(\a_reg_n_0_[25] ),
        .I3(\a_reg_n_0_[24] ),
        .I4(\a_reg_n_0_[23] ),
        .I5(\a_reg_n_0_[22] ),
        .O(\value[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \value[31]_i_9 
       (.I0(\a_reg_n_0_[26] ),
        .I1(\a_reg_n_0_[27] ),
        .I2(p_0_in),
        .I3(\a_reg_n_0_[30] ),
        .I4(\a_reg_n_0_[29] ),
        .I5(\a_reg_n_0_[28] ),
        .O(\value[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[3]_i_2 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[3] ),
        .O(\value[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[3]_i_3 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[2] ),
        .O(\value[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[3]_i_4 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[1] ),
        .O(\value[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[3]_i_5 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[0] ),
        .O(\value[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[7]_i_2 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[7] ),
        .O(\value[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[7]_i_3 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[6] ),
        .O(\value[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[7]_i_4 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[5] ),
        .O(\value[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \value[7]_i_5 
       (.I0(p_0_in),
        .I1(\a_reg_n_0_[4] ),
        .O(\value[7]_i_5_n_0 ));
  FDRE \value_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[3]_i_1_n_7 ),
        .Q(\value_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \value_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[11]_i_1_n_5 ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \value_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[11]_i_1_n_4 ),
        .Q(p_1_in[3]),
        .R(1'b0));
  CARRY4 \value_reg[11]_i_1 
       (.CI(\value_reg[7]_i_1_n_0 ),
        .CO({\value_reg[11]_i_1_n_0 ,\NLW_value_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\value_reg[11]_i_1_n_4 ,\value_reg[11]_i_1_n_5 ,\value_reg[11]_i_1_n_6 ,\value_reg[11]_i_1_n_7 }),
        .S({\value[11]_i_2_n_0 ,\value[11]_i_3_n_0 ,\value[11]_i_4_n_0 ,\value[11]_i_5_n_0 }));
  FDRE \value_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[15]_i_1_n_7 ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \value_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[15]_i_1_n_6 ),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \value_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[15]_i_1_n_5 ),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \value_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[15]_i_1_n_4 ),
        .Q(p_1_in[7]),
        .R(1'b0));
  CARRY4 \value_reg[15]_i_1 
       (.CI(\value_reg[11]_i_1_n_0 ),
        .CO({\value_reg[15]_i_1_n_0 ,\NLW_value_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\value_reg[15]_i_1_n_4 ,\value_reg[15]_i_1_n_5 ,\value_reg[15]_i_1_n_6 ,\value_reg[15]_i_1_n_7 }),
        .S({\value[15]_i_2_n_0 ,\value[15]_i_3_n_0 ,\value[15]_i_4_n_0 ,\value[15]_i_5_n_0 }));
  FDRE \value_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[19]_i_1_n_7 ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \value_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[19]_i_1_n_6 ),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \value_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[19]_i_1_n_5 ),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \value_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[19]_i_1_n_4 ),
        .Q(p_1_in[11]),
        .R(1'b0));
  CARRY4 \value_reg[19]_i_1 
       (.CI(\value_reg[15]_i_1_n_0 ),
        .CO({\value_reg[19]_i_1_n_0 ,\NLW_value_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\value_reg[19]_i_1_n_4 ,\value_reg[19]_i_1_n_5 ,\value_reg[19]_i_1_n_6 ,\value_reg[19]_i_1_n_7 }),
        .S({\value[19]_i_2_n_0 ,\value[19]_i_3_n_0 ,\value[19]_i_4_n_0 ,\value[19]_i_5_n_0 }));
  FDRE \value_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[3]_i_1_n_6 ),
        .Q(\value_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \value_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[23]_i_1_n_7 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \value_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[23]_i_1_n_6 ),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \value_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[23]_i_1_n_5 ),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE \value_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[23]_i_1_n_4 ),
        .Q(p_1_in[15]),
        .R(1'b0));
  CARRY4 \value_reg[23]_i_1 
       (.CI(\value_reg[19]_i_1_n_0 ),
        .CO({\value_reg[23]_i_1_n_0 ,\NLW_value_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\value_reg[23]_i_1_n_4 ,\value_reg[23]_i_1_n_5 ,\value_reg[23]_i_1_n_6 ,\value_reg[23]_i_1_n_7 }),
        .S({\value[23]_i_2_n_0 ,\value[23]_i_3_n_0 ,\value[23]_i_4_n_0 ,\value[23]_i_5_n_0 }));
  FDRE \value_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[27]_i_1_n_7 ),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \value_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[27]_i_1_n_6 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \value_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[27]_i_1_n_5 ),
        .Q(p_1_in[18]),
        .R(1'b0));
  FDRE \value_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[27]_i_1_n_4 ),
        .Q(p_1_in[19]),
        .R(1'b0));
  CARRY4 \value_reg[27]_i_1 
       (.CI(\value_reg[23]_i_1_n_0 ),
        .CO({\value_reg[27]_i_1_n_0 ,\NLW_value_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\value_reg[27]_i_1_n_4 ,\value_reg[27]_i_1_n_5 ,\value_reg[27]_i_1_n_6 ,\value_reg[27]_i_1_n_7 }),
        .S({\value[27]_i_2_n_0 ,\value[27]_i_3_n_0 ,\value[27]_i_4_n_0 ,\value[27]_i_5_n_0 }));
  FDRE \value_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[31]_i_2_n_7 ),
        .Q(p_1_in[20]),
        .R(1'b0));
  FDRE \value_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[31]_i_2_n_6 ),
        .Q(p_1_in[21]),
        .R(1'b0));
  FDRE \value_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[3]_i_1_n_5 ),
        .Q(\value_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \value_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[31]_i_2_n_5 ),
        .Q(p_1_in[22]),
        .R(1'b0));
  FDRE \value_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[31]_i_2_n_0 ),
        .Q(p_1_in[23]),
        .R(1'b0));
  CARRY4 \value_reg[31]_i_2 
       (.CI(\value_reg[27]_i_1_n_0 ),
        .CO({\value_reg[31]_i_2_n_0 ,\NLW_value_reg[31]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_value_reg[31]_i_2_O_UNCONNECTED [3],\value_reg[31]_i_2_n_5 ,\value_reg[31]_i_2_n_6 ,\value_reg[31]_i_2_n_7 }),
        .S({1'b1,\value[31]_i_4_n_0 ,\value[31]_i_5_n_0 ,\value[31]_i_6_n_0 }));
  FDRE \value_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[3]_i_1_n_4 ),
        .Q(\value_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \value_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\value_reg[3]_i_1_n_0 ,\NLW_value_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_in),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\value_reg[3]_i_1_n_4 ,\value_reg[3]_i_1_n_5 ,\value_reg[3]_i_1_n_6 ,\value_reg[3]_i_1_n_7 }),
        .S({\value[3]_i_2_n_0 ,\value[3]_i_3_n_0 ,\value[3]_i_4_n_0 ,\value[3]_i_5_n_0 }));
  FDRE \value_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[7]_i_1_n_7 ),
        .Q(\value_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \value_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[7]_i_1_n_6 ),
        .Q(\value_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \value_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[7]_i_1_n_5 ),
        .Q(\value_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \value_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[7]_i_1_n_4 ),
        .Q(\value_reg_n_0_[7] ),
        .R(1'b0));
  CARRY4 \value_reg[7]_i_1 
       (.CI(\value_reg[3]_i_1_n_0 ),
        .CO({\value_reg[7]_i_1_n_0 ,\NLW_value_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\value_reg[7]_i_1_n_4 ,\value_reg[7]_i_1_n_5 ,\value_reg[7]_i_1_n_6 ,\value_reg[7]_i_1_n_7 }),
        .S({\value[7]_i_2_n_0 ,\value[7]_i_3_n_0 ,\value[7]_i_4_n_0 ,\value[7]_i_5_n_0 }));
  FDRE \value_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[11]_i_1_n_7 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \value_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\value[31]_i_1_n_0 ),
        .D(\value_reg[11]_i_1_n_6 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \z[23]_i_1__0 
       (.I0(\z_e_reg_n_0_[0] ),
        .O(z0[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \z[24]_i_1__0 
       (.I0(\z_e_reg_n_0_[0] ),
        .I1(\z_e_reg_n_0_[1] ),
        .O(z0[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \z[25]_i_1__1 
       (.I0(\z_e_reg_n_0_[1] ),
        .I1(\z_e_reg_n_0_[0] ),
        .I2(\z_e_reg_n_0_[2] ),
        .O(z0[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \z[26]_i_1__1 
       (.I0(\z_e_reg_n_0_[2] ),
        .I1(\z_e_reg_n_0_[0] ),
        .I2(\z_e_reg_n_0_[1] ),
        .I3(\z_e_reg_n_0_[3] ),
        .O(z0[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \z[27]_i_1__1 
       (.I0(\z_e_reg_n_0_[3] ),
        .I1(\z_e_reg_n_0_[1] ),
        .I2(\z_e_reg_n_0_[0] ),
        .I3(\z_e_reg_n_0_[2] ),
        .I4(\z_e_reg_n_0_[4] ),
        .O(z0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \z[28]_i_1__1 
       (.I0(\z_e_reg_n_0_[4] ),
        .I1(\z_e_reg_n_0_[2] ),
        .I2(\z_e_reg_n_0_[0] ),
        .I3(\z_e_reg_n_0_[1] ),
        .I4(\z_e_reg_n_0_[3] ),
        .I5(\z_e_reg_n_0_[5] ),
        .O(z0[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \z[29]_i_1__1 
       (.I0(\z[30]_i_2__1_n_0 ),
        .I1(\z_e_reg_n_0_[6] ),
        .O(z0[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \z[30]_i_1__0 
       (.I0(\z_e_reg_n_0_[6] ),
        .I1(\z[30]_i_2__1_n_0 ),
        .I2(\z_e_reg_n_0_[7] ),
        .O(z0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[30]_i_2__1 
       (.I0(\z_e_reg_n_0_[4] ),
        .I1(\z_e_reg_n_0_[2] ),
        .I2(\z_e_reg_n_0_[0] ),
        .I3(\z_e_reg_n_0_[1] ),
        .I4(\z_e_reg_n_0_[3] ),
        .I5(\z_e_reg_n_0_[5] ),
        .O(\z[30]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \z[31]_i_1__1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(\z[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CDF)) 
    \z_e[0]_i_1__0 
       (.I0(state[0]),
        .I1(\z_e_reg[0]_i_2_n_7 ),
        .I2(state[1]),
        .I3(state[2]),
        .O(\z_e[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_e[0]_i_3 
       (.I0(\z_e_reg_n_0_[1] ),
        .O(\z_e[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \z_e[0]_i_4 
       (.I0(state[0]),
        .I1(state[2]),
        .O(\z_e[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[0]_i_5 
       (.I0(\z_e_reg_n_0_[2] ),
        .I1(\z_e_reg_n_0_[3] ),
        .O(\z_e[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[0]_i_6 
       (.I0(\z_e_reg_n_0_[1] ),
        .I1(\z_e_reg_n_0_[2] ),
        .O(\z_e[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[0]_i_7 
       (.I0(\z_e_reg_n_0_[1] ),
        .I1(state[2]),
        .O(\z_e[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \z_e[0]_i_8 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(\z_e_reg_n_0_[0] ),
        .O(\z_e[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \z_e[1]_i_1__0 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg[0]_i_2_n_6 ),
        .O(\z_e[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \z_e[2]_i_1__0 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg[0]_i_2_n_5 ),
        .O(\z_e[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \z_e[3]_i_1__0 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg[0]_i_2_n_4 ),
        .O(\z_e[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \z_e[4]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(\z_e[7]_i_1__0_n_0 ),
        .O(\z_e[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \z_e[4]_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\z_e_reg[7]_i_6_n_7 ),
        .O(\z_e[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6200)) 
    \z_e[5]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\z_e_reg[7]_i_6_n_6 ),
        .O(\z_e[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6200)) 
    \z_e[6]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\z_e_reg[7]_i_6_n_5 ),
        .O(\z_e[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[7]_i_10__0 
       (.I0(p_1_out[8]),
        .I1(p_1_out[7]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(p_1_out[9]),
        .I5(p_1_out[2]),
        .O(\z_e[7]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[7]_i_11__0 
       (.I0(\z_e_reg_n_0_[6] ),
        .I1(\z_e_reg_n_0_[7] ),
        .O(\z_e[7]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[7]_i_12__0 
       (.I0(\z_e_reg_n_0_[5] ),
        .I1(\z_e_reg_n_0_[6] ),
        .O(\z_e[7]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[7]_i_13__0 
       (.I0(\z_e_reg_n_0_[4] ),
        .I1(\z_e_reg_n_0_[5] ),
        .O(\z_e[7]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \z_e[7]_i_14 
       (.I0(\z_e_reg_n_0_[3] ),
        .I1(\z_e_reg_n_0_[4] ),
        .O(\z_e[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \z_e[7]_i_1__0 
       (.I0(\z_e[7]_i_3__0_n_0 ),
        .I1(p_1_out[23]),
        .I2(p_1_out[22]),
        .I3(\z_e[7]_i_4__0_n_0 ),
        .I4(\z_e[7]_i_5__1_n_0 ),
        .I5(\z_m[23]_i_4__1_n_0 ),
        .O(\z_e[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h54D4)) 
    \z_e[7]_i_2__0 
       (.I0(state[1]),
        .I1(\z_e_reg[7]_i_6_n_4 ),
        .I2(state[0]),
        .I3(state[2]),
        .O(\z_e[7]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \z_e[7]_i_3__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(\z_e[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z_e[7]_i_4__0 
       (.I0(state[2]),
        .I1(state[1]),
        .O(\z_e[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \z_e[7]_i_5__1 
       (.I0(\z_e[7]_i_7_n_0 ),
        .I1(\z_e[7]_i_8_n_0 ),
        .I2(\z_e[7]_i_9_n_0 ),
        .I3(\z_e[7]_i_10__0_n_0 ),
        .O(\z_e[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[7]_i_7 
       (.I0(p_1_out[10]),
        .I1(p_1_out[17]),
        .I2(p_1_out[12]),
        .I3(p_1_out[6]),
        .I4(p_1_out[11]),
        .I5(p_1_out[14]),
        .O(\z_e[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[7]_i_8 
       (.I0(p_1_out[20]),
        .I1(p_1_out[19]),
        .I2(p_1_out[15]),
        .I3(p_1_out[16]),
        .I4(p_1_out[18]),
        .I5(p_1_out[21]),
        .O(\z_e[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \z_e[7]_i_9 
       (.I0(p_1_out[1]),
        .I1(p_1_out[5]),
        .I2(p_1_out[13]),
        .I3(state[0]),
        .I4(guard_reg_n_0),
        .I5(\z_m_reg_n_0_[23] ),
        .O(\z_e[7]_i_9_n_0 ));
  FDRE \z_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[7]_i_1__0_n_0 ),
        .D(\z_e[0]_i_1__0_n_0 ),
        .Q(\z_e_reg_n_0_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\z_e_reg[0]_i_2_n_0 ,\NLW_z_e_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\z_e_reg_n_0_[2] ,\z_e_reg_n_0_[1] ,\z_e[0]_i_3_n_0 ,\z_e[0]_i_4_n_0 }),
        .O({\z_e_reg[0]_i_2_n_4 ,\z_e_reg[0]_i_2_n_5 ,\z_e_reg[0]_i_2_n_6 ,\z_e_reg[0]_i_2_n_7 }),
        .S({\z_e[0]_i_5_n_0 ,\z_e[0]_i_6_n_0 ,\z_e[0]_i_7_n_0 ,\z_e[0]_i_8_n_0 }));
  FDSE \z_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[7]_i_1__0_n_0 ),
        .D(\z_e[1]_i_1__0_n_0 ),
        .Q(\z_e_reg_n_0_[1] ),
        .S(\z_e[4]_i_1__0_n_0 ));
  FDSE \z_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[7]_i_1__0_n_0 ),
        .D(\z_e[2]_i_1__0_n_0 ),
        .Q(\z_e_reg_n_0_[2] ),
        .S(\z_e[4]_i_1__0_n_0 ));
  FDSE \z_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[7]_i_1__0_n_0 ),
        .D(\z_e[3]_i_1__0_n_0 ),
        .Q(\z_e_reg_n_0_[3] ),
        .S(\z_e[4]_i_1__0_n_0 ));
  FDSE \z_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[7]_i_1__0_n_0 ),
        .D(\z_e[4]_i_2_n_0 ),
        .Q(\z_e_reg_n_0_[4] ),
        .S(\z_e[4]_i_1__0_n_0 ));
  FDRE \z_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[7]_i_1__0_n_0 ),
        .D(\z_e[5]_i_1__0_n_0 ),
        .Q(\z_e_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \z_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[7]_i_1__0_n_0 ),
        .D(\z_e[6]_i_1__0_n_0 ),
        .Q(\z_e_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \z_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[7]_i_1__0_n_0 ),
        .D(\z_e[7]_i_2__0_n_0 ),
        .Q(\z_e_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[7]_i_6 
       (.CI(\z_e_reg[0]_i_2_n_0 ),
        .CO(\NLW_z_e_reg[7]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\z_e_reg_n_0_[5] ,\z_e_reg_n_0_[4] ,\z_e_reg_n_0_[3] }),
        .O({\z_e_reg[7]_i_6_n_4 ,\z_e_reg[7]_i_6_n_5 ,\z_e_reg[7]_i_6_n_6 ,\z_e_reg[7]_i_6_n_7 }),
        .S({\z_e[7]_i_11__0_n_0 ,\z_e[7]_i_12__0_n_0 ,\z_e[7]_i_13__0_n_0 ,\z_e[7]_i_14_n_0 }));
  LUT6 #(
    .INIT(64'h0000E4E400FF0000)) 
    \z_m[0]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[0]),
        .I2(p_1_out[0]),
        .I3(p_1_out[1]),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[10]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[10]),
        .I2(p_1_out[10]),
        .I3(\z_m_reg[12]_i_2__2_n_6 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[11]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[11]),
        .I2(p_1_out[11]),
        .I3(\z_m_reg[12]_i_2__2_n_5 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[11]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[12]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[12]),
        .I2(p_1_out[12]),
        .I3(\z_m_reg[12]_i_2__2_n_4 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[12]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[13]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[13]),
        .I2(p_1_out[13]),
        .I3(\z_m_reg[16]_i_2__2_n_7 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[13]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[14]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[14]),
        .I2(p_1_out[14]),
        .I3(\z_m_reg[16]_i_2__2_n_6 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[14]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[15]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[15]),
        .I2(p_1_out[15]),
        .I3(\z_m_reg[16]_i_2__2_n_5 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[15]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[16]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[16]),
        .I2(p_1_out[16]),
        .I3(\z_m_reg[16]_i_2__2_n_4 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[16]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[17]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[17]),
        .I2(p_1_out[17]),
        .I3(\z_m_reg[20]_i_2__2_n_7 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[17]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[18]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[18]),
        .I2(p_1_out[18]),
        .I3(\z_m_reg[20]_i_2__2_n_6 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[18]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[19]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[19]),
        .I2(p_1_out[19]),
        .I3(\z_m_reg[20]_i_2__2_n_5 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[19]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[1]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[1]),
        .I2(p_1_out[1]),
        .I3(\z_m_reg[4]_i_2__2_n_7 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[20]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[20]),
        .I2(p_1_out[20]),
        .I3(\z_m_reg[20]_i_2__2_n_4 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[20]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[21]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[21]),
        .I2(p_1_out[21]),
        .I3(\z_m_reg[23]_i_5_n_7 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[21]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[22]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[22]),
        .I2(p_1_out[22]),
        .I3(\z_m_reg[23]_i_5_n_6 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[22]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2604)) 
    \z_m[23]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\z_m[23]_i_3__1_n_0 ),
        .I4(\z_m[23]_i_4__1_n_0 ),
        .O(\z_m[23]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[23]_i_2__2 
       (.I0(state[0]),
        .I1(p_1_in[23]),
        .I2(p_1_out[23]),
        .I3(\z_m_reg[23]_i_5_n_5 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[23]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h0000AAA8)) 
    \z_m[23]_i_3__1 
       (.I0(guard_reg_n_0),
        .I1(sticky),
        .I2(round_bit),
        .I3(p_1_out[1]),
        .I4(state[0]),
        .O(\z_m[23]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000F88)) 
    \z_m[23]_i_4__1 
       (.I0(state[0]),
        .I1(\value[31]_i_3_n_0 ),
        .I2(\z_m_reg_n_0_[23] ),
        .I3(state[1]),
        .I4(state[2]),
        .O(\z_m[23]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[2]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[2]),
        .I2(p_1_out[2]),
        .I3(\z_m_reg[4]_i_2__2_n_6 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[3]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[3]),
        .I2(p_1_out[3]),
        .I3(\z_m_reg[4]_i_2__2_n_5 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[4]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[4]),
        .I2(p_1_out[4]),
        .I3(\z_m_reg[4]_i_2__2_n_4 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[5]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[5]),
        .I2(p_1_out[5]),
        .I3(\z_m_reg[8]_i_2__2_n_7 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[6]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[6]),
        .I2(p_1_out[6]),
        .I3(\z_m_reg[8]_i_2__2_n_6 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[7]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[7]),
        .I2(p_1_out[7]),
        .I3(\z_m_reg[8]_i_2__2_n_5 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[8]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[8]),
        .I2(p_1_out[8]),
        .I3(\z_m_reg[8]_i_2__2_n_4 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E4E4FF000000)) 
    \z_m[9]_i_1__2 
       (.I0(state[0]),
        .I1(p_1_in[9]),
        .I2(p_1_out[9]),
        .I3(\z_m_reg[12]_i_2__2_n_7 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\z_m[9]_i_1__2_n_0 ));
  FDRE \z_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[0]_i_1__2_n_0 ),
        .Q(p_1_out[1]),
        .R(1'b0));
  FDRE \z_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[10]_i_1__2_n_0 ),
        .Q(p_1_out[11]),
        .R(1'b0));
  FDRE \z_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[11]_i_1__2_n_0 ),
        .Q(p_1_out[12]),
        .R(1'b0));
  FDRE \z_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[12]_i_1__2_n_0 ),
        .Q(p_1_out[13]),
        .R(1'b0));
  CARRY4 \z_m_reg[12]_i_2__2 
       (.CI(\z_m_reg[8]_i_2__2_n_0 ),
        .CO({\z_m_reg[12]_i_2__2_n_0 ,\NLW_z_m_reg[12]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[12]_i_2__2_n_4 ,\z_m_reg[12]_i_2__2_n_5 ,\z_m_reg[12]_i_2__2_n_6 ,\z_m_reg[12]_i_2__2_n_7 }),
        .S(p_1_out[13:10]));
  FDRE \z_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[13]_i_1__2_n_0 ),
        .Q(p_1_out[14]),
        .R(1'b0));
  FDRE \z_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[14]_i_1__2_n_0 ),
        .Q(p_1_out[15]),
        .R(1'b0));
  FDRE \z_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[15]_i_1__2_n_0 ),
        .Q(p_1_out[16]),
        .R(1'b0));
  FDRE \z_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[16]_i_1__2_n_0 ),
        .Q(p_1_out[17]),
        .R(1'b0));
  CARRY4 \z_m_reg[16]_i_2__2 
       (.CI(\z_m_reg[12]_i_2__2_n_0 ),
        .CO({\z_m_reg[16]_i_2__2_n_0 ,\NLW_z_m_reg[16]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[16]_i_2__2_n_4 ,\z_m_reg[16]_i_2__2_n_5 ,\z_m_reg[16]_i_2__2_n_6 ,\z_m_reg[16]_i_2__2_n_7 }),
        .S(p_1_out[17:14]));
  FDRE \z_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[17]_i_1__2_n_0 ),
        .Q(p_1_out[18]),
        .R(1'b0));
  FDRE \z_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[18]_i_1__2_n_0 ),
        .Q(p_1_out[19]),
        .R(1'b0));
  FDRE \z_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[19]_i_1__2_n_0 ),
        .Q(p_1_out[20]),
        .R(1'b0));
  FDRE \z_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[1]_i_1__2_n_0 ),
        .Q(p_1_out[2]),
        .R(1'b0));
  FDRE \z_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[20]_i_1__2_n_0 ),
        .Q(p_1_out[21]),
        .R(1'b0));
  CARRY4 \z_m_reg[20]_i_2__2 
       (.CI(\z_m_reg[16]_i_2__2_n_0 ),
        .CO({\z_m_reg[20]_i_2__2_n_0 ,\NLW_z_m_reg[20]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[20]_i_2__2_n_4 ,\z_m_reg[20]_i_2__2_n_5 ,\z_m_reg[20]_i_2__2_n_6 ,\z_m_reg[20]_i_2__2_n_7 }),
        .S(p_1_out[21:18]));
  FDRE \z_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[21]_i_1__2_n_0 ),
        .Q(p_1_out[22]),
        .R(1'b0));
  FDRE \z_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[22]_i_1__2_n_0 ),
        .Q(p_1_out[23]),
        .R(1'b0));
  FDRE \z_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[23]_i_2__2_n_0 ),
        .Q(\z_m_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \z_m_reg[23]_i_5 
       (.CI(\z_m_reg[20]_i_2__2_n_0 ),
        .CO(\NLW_z_m_reg[23]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_z_m_reg[23]_i_5_O_UNCONNECTED [3],\z_m_reg[23]_i_5_n_5 ,\z_m_reg[23]_i_5_n_6 ,\z_m_reg[23]_i_5_n_7 }),
        .S({1'b0,\z_m_reg_n_0_[23] ,p_1_out[23:22]}));
  FDRE \z_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[2]_i_1__2_n_0 ),
        .Q(p_1_out[3]),
        .R(1'b0));
  FDRE \z_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[3]_i_1__2_n_0 ),
        .Q(p_1_out[4]),
        .R(1'b0));
  FDRE \z_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[4]_i_1__2_n_0 ),
        .Q(p_1_out[5]),
        .R(1'b0));
  CARRY4 \z_m_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\z_m_reg[4]_i_2__2_n_0 ,\NLW_z_m_reg[4]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_1_out[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[4]_i_2__2_n_4 ,\z_m_reg[4]_i_2__2_n_5 ,\z_m_reg[4]_i_2__2_n_6 ,\z_m_reg[4]_i_2__2_n_7 }),
        .S(p_1_out[5:2]));
  FDRE \z_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[5]_i_1__2_n_0 ),
        .Q(p_1_out[6]),
        .R(1'b0));
  FDRE \z_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[6]_i_1__2_n_0 ),
        .Q(p_1_out[7]),
        .R(1'b0));
  FDRE \z_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[7]_i_1__2_n_0 ),
        .Q(p_1_out[8]),
        .R(1'b0));
  FDRE \z_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[8]_i_1__2_n_0 ),
        .Q(p_1_out[9]),
        .R(1'b0));
  CARRY4 \z_m_reg[8]_i_2__2 
       (.CI(\z_m_reg[4]_i_2__2_n_0 ),
        .CO({\z_m_reg[8]_i_2__2_n_0 ,\NLW_z_m_reg[8]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[8]_i_2__2_n_4 ,\z_m_reg[8]_i_2__2_n_5 ,\z_m_reg[8]_i_2__2_n_6 ,\z_m_reg[8]_i_2__2_n_7 }),
        .S(p_1_out[9:6]));
  FDRE \z_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__2_n_0 ),
        .D(\z_m[9]_i_1__2_n_0 ),
        .Q(p_1_out[10]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \z_r[0]_i_1 
       (.I0(\value_reg_n_0_[0] ),
        .I1(state[0]),
        .O(\z_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \z_r[1]_i_1 
       (.I0(\z_r_reg_n_0_[0] ),
        .I1(\value_reg_n_0_[1] ),
        .I2(state[0]),
        .I3(state[2]),
        .O(\z_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \z_r[2]_i_1 
       (.I0(\z_r_reg_n_0_[1] ),
        .I1(\value_reg_n_0_[2] ),
        .I2(state[0]),
        .I3(state[2]),
        .O(\z_r[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \z_r[3]_i_1 
       (.I0(\z_r_reg_n_0_[2] ),
        .I1(\value_reg_n_0_[3] ),
        .I2(state[0]),
        .I3(state[2]),
        .O(\z_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \z_r[4]_i_1 
       (.I0(\z_r_reg_n_0_[3] ),
        .I1(\value_reg_n_0_[4] ),
        .I2(state[0]),
        .I3(state[2]),
        .O(\z_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \z_r[5]_i_1 
       (.I0(\z_r_reg_n_0_[4] ),
        .I1(\value_reg_n_0_[5] ),
        .I2(state[0]),
        .I3(state[2]),
        .O(\z_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \z_r[6]_i_1 
       (.I0(\z_r_reg_n_0_[5] ),
        .I1(\value_reg_n_0_[6] ),
        .I2(state[0]),
        .I3(state[2]),
        .O(\z_r[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0070)) 
    \z_r[7]_i_1 
       (.I0(\z_m_reg_n_0_[23] ),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\z_r[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \z_r[7]_i_2 
       (.I0(\z_r_reg_n_0_[6] ),
        .I1(\value_reg_n_0_[7] ),
        .I2(state[0]),
        .I3(state[2]),
        .O(\z_r[7]_i_2_n_0 ));
  FDRE \z_r_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_r[7]_i_1_n_0 ),
        .D(\z_r[0]_i_1_n_0 ),
        .Q(\z_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \z_r_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_r[7]_i_1_n_0 ),
        .D(\z_r[1]_i_1_n_0 ),
        .Q(\z_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \z_r_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_r[7]_i_1_n_0 ),
        .D(\z_r[2]_i_1_n_0 ),
        .Q(\z_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \z_r_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_r[7]_i_1_n_0 ),
        .D(\z_r[3]_i_1_n_0 ),
        .Q(\z_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \z_r_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_r[7]_i_1_n_0 ),
        .D(\z_r[4]_i_1_n_0 ),
        .Q(\z_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \z_r_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_r[7]_i_1_n_0 ),
        .D(\z_r[5]_i_1_n_0 ),
        .Q(\z_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \z_r_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_r[7]_i_1_n_0 ),
        .D(\z_r[6]_i_1_n_0 ),
        .Q(\z_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \z_r_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_r[7]_i_1_n_0 ),
        .D(\z_r[7]_i_2_n_0 ),
        .Q(p_1_out[0]),
        .R(1'b0));
  FDRE \z_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[1]),
        .Q(z[0]),
        .R(1'b0));
  FDRE \z_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[11]),
        .Q(z[10]),
        .R(1'b0));
  FDRE \z_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[12]),
        .Q(z[11]),
        .R(1'b0));
  FDRE \z_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[13]),
        .Q(z[12]),
        .R(1'b0));
  FDRE \z_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[14]),
        .Q(z[13]),
        .R(1'b0));
  FDRE \z_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[15]),
        .Q(z[14]),
        .R(1'b0));
  FDRE \z_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[16]),
        .Q(z[15]),
        .R(1'b0));
  FDRE \z_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[17]),
        .Q(z[16]),
        .R(1'b0));
  FDRE \z_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[18]),
        .Q(z[17]),
        .R(1'b0));
  FDRE \z_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[19]),
        .Q(z[18]),
        .R(1'b0));
  FDRE \z_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[20]),
        .Q(z[19]),
        .R(1'b0));
  FDRE \z_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[2]),
        .Q(z[1]),
        .R(1'b0));
  FDRE \z_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[21]),
        .Q(z[20]),
        .R(1'b0));
  FDRE \z_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[22]),
        .Q(z[21]),
        .R(1'b0));
  FDRE \z_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[23]),
        .Q(z[22]),
        .R(1'b0));
  FDRE \z_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(z0[0]),
        .Q(z[23]),
        .R(1'b0));
  FDRE \z_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(z0[1]),
        .Q(z[24]),
        .R(1'b0));
  FDRE \z_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(z0[2]),
        .Q(z[25]),
        .R(1'b0));
  FDRE \z_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(z0[3]),
        .Q(z[26]),
        .R(1'b0));
  FDRE \z_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(z0[4]),
        .Q(z[27]),
        .R(1'b0));
  FDRE \z_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(z0[5]),
        .Q(z[28]),
        .R(1'b0));
  FDRE \z_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(z0[6]),
        .Q(z[29]),
        .R(1'b0));
  FDRE \z_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[3]),
        .Q(z[2]),
        .R(1'b0));
  FDRE \z_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(z0[7]),
        .Q(z[30]),
        .R(1'b0));
  FDRE \z_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(z_s_reg_n_0),
        .Q(z[31]),
        .R(1'b0));
  FDRE \z_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[4]),
        .Q(z[3]),
        .R(1'b0));
  FDRE \z_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[5]),
        .Q(z[4]),
        .R(1'b0));
  FDRE \z_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[6]),
        .Q(z[5]),
        .R(1'b0));
  FDRE \z_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[7]),
        .Q(z[6]),
        .R(1'b0));
  FDRE \z_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[8]),
        .Q(z[7]),
        .R(1'b0));
  FDRE \z_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[9]),
        .Q(z[8]),
        .R(1'b0));
  FDRE \z_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__1_n_0 ),
        .D(p_1_out[10]),
        .Q(z[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    z_s_i_1__2
       (.I0(p_0_in),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(z_s_reg_n_0),
        .O(z_s_i_1__2_n_0));
  FDRE z_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(z_s_i_1__2_n_0),
        .Q(z_s_reg_n_0),
        .R(1'b0));
endmodule

module main_0
   (divider_z_ack,
    adder_z_ack,
    multiplier_z_ack,
    IN1_STB,
    divider_a_stb,
    divider_b_stb,
    adder_a_stb,
    adder_b_stb,
    multiplier_a_stb,
    multiplier_b_stb,
    int_to_float_in_stb,
    int_to_float_out_ack,
    float_to_int_in_stb,
    float_to_int_out_ack,
    adder_b_ack,
    multiplier_a_ack,
    multiplier_z_stb,
    program_counter_reg_rep_1_0,
    Q,
    adder_a_stb_reg_0,
    output_rs232_tx,
    divider_a_stb_reg_0,
    divider_b_stb_reg_0,
    multiplier_a_stb_reg_0,
    multiplier_b_stb_reg_0,
    int_to_float_out_ack_reg_0,
    divider_a_ack,
    divider_b_ack,
    multiplier_b_ack,
    divider_z_stb,
    adder_z_stb,
    float_to_int_out_ack_reg_0,
    int_to_float_in_ack,
    float_to_int_out_stb,
    int_to_float_out_stb,
    float_to_int_in_ack,
    divider_z_ack_reg_0,
    adder_b_stb_reg_0,
    divider_a_stb_reg_1,
    adder_z_ack_reg_0,
    adder_a_stb_reg_1,
    adder_a_ack,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg,
    s_output_z_stb_reg,
    s_output_z_stb_reg_0,
    s_output_z_stb_reg_1,
    \state_reg[0]_0 ,
    s_input_b_ack_reg,
    s_input_a_ack_reg,
    s_input_b_ack_reg_0,
    \state_reg[0]_1 ,
    s_input_b_ack_reg_1,
    s_input_a_ack_reg_0,
    s_output_z_stb_reg_2,
    s_input_a_ack_reg_1,
    s_output_z_stb_reg_3,
    IN1_ACK,
    divider_z_ack_reg_1,
    multiplier_b_stb_reg_1);
  output divider_z_ack;
  output adder_z_ack;
  output multiplier_z_ack;
  output IN1_STB;
  output divider_a_stb;
  output divider_b_stb;
  output adder_a_stb;
  output adder_b_stb;
  output multiplier_a_stb;
  output multiplier_b_stb;
  output int_to_float_in_stb;
  output int_to_float_out_ack;
  output float_to_int_in_stb;
  output float_to_int_out_ack;
  output adder_b_ack;
  output multiplier_a_ack;
  output multiplier_z_stb;
  output program_counter_reg_rep_1_0;
  output [4:0]Q;
  output adder_a_stb_reg_0;
  output [7:0]output_rs232_tx;
  output divider_a_stb_reg_0;
  output divider_b_stb_reg_0;
  output multiplier_a_stb_reg_0;
  output multiplier_b_stb_reg_0;
  output int_to_float_out_ack_reg_0;
  output divider_a_ack;
  output divider_b_ack;
  output multiplier_b_ack;
  output divider_z_stb;
  output adder_z_stb;
  output float_to_int_out_ack_reg_0;
  output int_to_float_in_ack;
  output float_to_int_out_stb;
  output int_to_float_out_stb;
  output float_to_int_in_ack;
  output divider_z_ack_reg_0;
  output adder_b_stb_reg_0;
  output divider_a_stb_reg_1;
  output adder_z_ack_reg_0;
  output adder_a_stb_reg_1;
  output adder_a_ack;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;
  input s_output_z_stb_reg;
  input s_output_z_stb_reg_0;
  input s_output_z_stb_reg_1;
  input \state_reg[0]_0 ;
  input s_input_b_ack_reg;
  input s_input_a_ack_reg;
  input s_input_b_ack_reg_0;
  input \state_reg[0]_1 ;
  input s_input_b_ack_reg_1;
  input s_input_a_ack_reg_0;
  input s_output_z_stb_reg_2;
  input s_input_a_ack_reg_1;
  input s_output_z_stb_reg_3;
  input IN1_ACK;
  input divider_z_ack_reg_1;
  input multiplier_b_stb_reg_1;

  wire ETH_CLK_OBUF;
  wire IN1_ACK;
  wire IN1_STB;
  wire INTERNAL_RST_reg;
  wire [4:0]Q;
  wire \a_lo[31]_i_4_n_0 ;
  wire \a_lo[31]_i_5_n_0 ;
  wire \a_lo_reg_n_0_[0] ;
  wire \a_lo_reg_n_0_[10] ;
  wire \a_lo_reg_n_0_[11] ;
  wire \a_lo_reg_n_0_[12] ;
  wire \a_lo_reg_n_0_[13] ;
  wire \a_lo_reg_n_0_[14] ;
  wire \a_lo_reg_n_0_[15] ;
  wire \a_lo_reg_n_0_[16] ;
  wire \a_lo_reg_n_0_[17] ;
  wire \a_lo_reg_n_0_[18] ;
  wire \a_lo_reg_n_0_[19] ;
  wire \a_lo_reg_n_0_[1] ;
  wire \a_lo_reg_n_0_[20] ;
  wire \a_lo_reg_n_0_[21] ;
  wire \a_lo_reg_n_0_[22] ;
  wire \a_lo_reg_n_0_[23] ;
  wire \a_lo_reg_n_0_[24] ;
  wire \a_lo_reg_n_0_[25] ;
  wire \a_lo_reg_n_0_[26] ;
  wire \a_lo_reg_n_0_[27] ;
  wire \a_lo_reg_n_0_[28] ;
  wire \a_lo_reg_n_0_[29] ;
  wire \a_lo_reg_n_0_[2] ;
  wire \a_lo_reg_n_0_[30] ;
  wire \a_lo_reg_n_0_[31] ;
  wire \a_lo_reg_n_0_[3] ;
  wire \a_lo_reg_n_0_[4] ;
  wire \a_lo_reg_n_0_[5] ;
  wire \a_lo_reg_n_0_[6] ;
  wire \a_lo_reg_n_0_[7] ;
  wire \a_lo_reg_n_0_[8] ;
  wire \a_lo_reg_n_0_[9] ;
  wire [31:0]adder_a;
  wire \adder_a[0]_i_1_n_0 ;
  wire \adder_a[10]_i_1_n_0 ;
  wire \adder_a[11]_i_1_n_0 ;
  wire \adder_a[12]_i_1_n_0 ;
  wire \adder_a[13]_i_1_n_0 ;
  wire \adder_a[14]_i_1_n_0 ;
  wire \adder_a[15]_i_1_n_0 ;
  wire \adder_a[16]_i_1_n_0 ;
  wire \adder_a[17]_i_1_n_0 ;
  wire \adder_a[18]_i_1_n_0 ;
  wire \adder_a[19]_i_1_n_0 ;
  wire \adder_a[1]_i_1_n_0 ;
  wire \adder_a[20]_i_1_n_0 ;
  wire \adder_a[21]_i_1_n_0 ;
  wire \adder_a[22]_i_1_n_0 ;
  wire \adder_a[23]_i_1_n_0 ;
  wire \adder_a[24]_i_1_n_0 ;
  wire \adder_a[25]_i_1_n_0 ;
  wire \adder_a[26]_i_1_n_0 ;
  wire \adder_a[27]_i_1_n_0 ;
  wire \adder_a[28]_i_1_n_0 ;
  wire \adder_a[29]_i_1_n_0 ;
  wire \adder_a[2]_i_1_n_0 ;
  wire \adder_a[30]_i_1_n_0 ;
  wire \adder_a[30]_i_2_n_0 ;
  wire \adder_a[30]_i_3_n_0 ;
  wire \adder_a[31]_i_1_n_0 ;
  wire \adder_a[31]_i_2_n_0 ;
  wire \adder_a[3]_i_1_n_0 ;
  wire \adder_a[4]_i_1_n_0 ;
  wire \adder_a[5]_i_1_n_0 ;
  wire \adder_a[6]_i_1_n_0 ;
  wire \adder_a[7]_i_1_n_0 ;
  wire \adder_a[8]_i_1_n_0 ;
  wire \adder_a[9]_i_1_n_0 ;
  wire adder_a_ack;
  wire adder_a_stb;
  wire adder_a_stb_reg_0;
  wire adder_a_stb_reg_1;
  wire \adder_b[31]_i_1_n_0 ;
  wire adder_b_ack;
  wire \adder_b_reg_n_0_[0] ;
  wire \adder_b_reg_n_0_[10] ;
  wire \adder_b_reg_n_0_[11] ;
  wire \adder_b_reg_n_0_[12] ;
  wire \adder_b_reg_n_0_[13] ;
  wire \adder_b_reg_n_0_[14] ;
  wire \adder_b_reg_n_0_[15] ;
  wire \adder_b_reg_n_0_[16] ;
  wire \adder_b_reg_n_0_[17] ;
  wire \adder_b_reg_n_0_[18] ;
  wire \adder_b_reg_n_0_[19] ;
  wire \adder_b_reg_n_0_[1] ;
  wire \adder_b_reg_n_0_[20] ;
  wire \adder_b_reg_n_0_[21] ;
  wire \adder_b_reg_n_0_[22] ;
  wire \adder_b_reg_n_0_[23] ;
  wire \adder_b_reg_n_0_[24] ;
  wire \adder_b_reg_n_0_[25] ;
  wire \adder_b_reg_n_0_[26] ;
  wire \adder_b_reg_n_0_[27] ;
  wire \adder_b_reg_n_0_[28] ;
  wire \adder_b_reg_n_0_[29] ;
  wire \adder_b_reg_n_0_[2] ;
  wire \adder_b_reg_n_0_[30] ;
  wire \adder_b_reg_n_0_[31] ;
  wire \adder_b_reg_n_0_[3] ;
  wire \adder_b_reg_n_0_[4] ;
  wire \adder_b_reg_n_0_[5] ;
  wire \adder_b_reg_n_0_[6] ;
  wire \adder_b_reg_n_0_[7] ;
  wire \adder_b_reg_n_0_[8] ;
  wire \adder_b_reg_n_0_[9] ;
  wire adder_b_stb;
  wire adder_b_stb_reg_0;
  wire adder_inst_n_1;
  wire adder_inst_n_19;
  wire adder_inst_n_20;
  wire adder_inst_n_21;
  wire adder_inst_n_22;
  wire adder_inst_n_23;
  wire adder_inst_n_24;
  wire adder_inst_n_25;
  wire adder_inst_n_26;
  wire adder_inst_n_27;
  wire adder_inst_n_28;
  wire adder_inst_n_29;
  wire adder_inst_n_30;
  wire adder_inst_n_31;
  wire adder_inst_n_32;
  wire adder_inst_n_33;
  wire adder_inst_n_34;
  wire adder_inst_n_35;
  wire adder_inst_n_36;
  wire adder_inst_n_37;
  wire adder_inst_n_4;
  wire adder_inst_n_6;
  wire [31:0]adder_z;
  wire adder_z_ack;
  wire adder_z_ack_reg_0;
  wire adder_z_stb;
  wire [3:0]address_a;
  wire [3:0]address_a_2;
  wire [3:0]address_b_2;
  wire [3:0]address_z;
  wire [3:0]address_z_2;
  wire [3:0]address_z_3;
  wire \address_z_3[3]_i_1_n_0 ;
  wire [31:0]divider_a;
  wire \divider_a[31]_i_1_n_0 ;
  wire \divider_a[31]_i_2_n_0 ;
  wire divider_a_ack;
  wire divider_a_stb;
  wire divider_a_stb_reg_0;
  wire divider_a_stb_reg_1;
  wire [31:0]divider_b;
  wire divider_b_ack;
  wire divider_b_stb;
  wire divider_b_stb_reg_0;
  wire divider_inst_n_0;
  wire divider_inst_n_21;
  wire divider_inst_n_22;
  wire divider_inst_n_23;
  wire divider_inst_n_24;
  wire divider_inst_n_25;
  wire divider_inst_n_26;
  wire divider_inst_n_27;
  wire divider_inst_n_28;
  wire divider_inst_n_29;
  wire divider_inst_n_30;
  wire divider_inst_n_31;
  wire divider_inst_n_32;
  wire [30:1]divider_z;
  wire divider_z_ack;
  wire divider_z_ack_reg_0;
  wire divider_z_ack_reg_1;
  wire divider_z_stb;
  wire [31:0]float_to_int_in;
  wire \float_to_int_in[31]_i_1_n_0 ;
  wire \float_to_int_in[31]_i_2_n_0 ;
  wire float_to_int_in_ack;
  wire float_to_int_in_stb;
  wire float_to_int_inst_n_0;
  wire float_to_int_inst_n_1;
  wire float_to_int_inst_n_10;
  wire float_to_int_inst_n_11;
  wire float_to_int_inst_n_12;
  wire float_to_int_inst_n_13;
  wire float_to_int_inst_n_14;
  wire float_to_int_inst_n_15;
  wire float_to_int_inst_n_16;
  wire float_to_int_inst_n_17;
  wire float_to_int_inst_n_18;
  wire float_to_int_inst_n_19;
  wire float_to_int_inst_n_2;
  wire float_to_int_inst_n_20;
  wire float_to_int_inst_n_21;
  wire float_to_int_inst_n_22;
  wire float_to_int_inst_n_23;
  wire float_to_int_inst_n_24;
  wire float_to_int_inst_n_25;
  wire float_to_int_inst_n_26;
  wire float_to_int_inst_n_27;
  wire float_to_int_inst_n_28;
  wire float_to_int_inst_n_29;
  wire float_to_int_inst_n_3;
  wire float_to_int_inst_n_30;
  wire float_to_int_inst_n_31;
  wire float_to_int_inst_n_32;
  wire float_to_int_inst_n_34;
  wire float_to_int_inst_n_36;
  wire float_to_int_inst_n_4;
  wire float_to_int_inst_n_5;
  wire float_to_int_inst_n_6;
  wire float_to_int_inst_n_7;
  wire float_to_int_inst_n_8;
  wire float_to_int_inst_n_9;
  wire float_to_int_out_ack;
  wire float_to_int_out_ack_reg_0;
  wire float_to_int_out_stb;
  wire instruction0;
  wire [31:0]int_to_float_in;
  wire \int_to_float_in[31]_i_2_n_0 ;
  wire int_to_float_in_ack;
  wire int_to_float_in_stb;
  wire int_to_float_inst_n_0;
  wire int_to_float_inst_n_1;
  wire [31:0]int_to_float_out;
  wire int_to_float_out_ack;
  wire int_to_float_out_ack_reg_0;
  wire int_to_float_out_stb;
  wire [15:4]literal_2;
  wire [31:0]load_data;
  wire memory_reg_0_i_1_n_0;
  wire memory_reg_0_i_2_n_0;
  wire memory_reg_1_ENARDEN_cooolgate_en_sig_1;
  wire memory_reg_2_ENARDEN_cooolgate_en_sig_2;
  wire memory_reg_3_ENARDEN_cooolgate_en_sig_3;
  wire memory_reg_4_ENARDEN_cooolgate_en_sig_4;
  wire memory_reg_5_ENARDEN_cooolgate_en_sig_5;
  wire memory_reg_6_ENARDEN_cooolgate_en_sig_6;
  wire memory_reg_7_ENARDEN_cooolgate_en_sig_7;
  wire [31:0]multiplier_a;
  wire \multiplier_a[31]_i_1_n_0 ;
  wire \multiplier_a[31]_i_2_n_0 ;
  wire multiplier_a_ack;
  wire multiplier_a_stb;
  wire multiplier_a_stb_reg_0;
  wire [31:0]multiplier_b;
  wire multiplier_b_ack;
  wire multiplier_b_stb;
  wire multiplier_b_stb_reg_0;
  wire multiplier_b_stb_reg_1;
  wire multiplier_inst_n_10;
  wire multiplier_inst_n_11;
  wire multiplier_inst_n_12;
  wire multiplier_inst_n_13;
  wire multiplier_inst_n_14;
  wire multiplier_inst_n_15;
  wire multiplier_inst_n_16;
  wire multiplier_inst_n_17;
  wire multiplier_inst_n_18;
  wire multiplier_inst_n_19;
  wire multiplier_inst_n_2;
  wire multiplier_inst_n_20;
  wire multiplier_inst_n_21;
  wire multiplier_inst_n_22;
  wire multiplier_inst_n_23;
  wire multiplier_inst_n_24;
  wire multiplier_inst_n_25;
  wire multiplier_inst_n_26;
  wire multiplier_inst_n_27;
  wire multiplier_inst_n_28;
  wire multiplier_inst_n_29;
  wire multiplier_inst_n_3;
  wire multiplier_inst_n_30;
  wire multiplier_inst_n_31;
  wire multiplier_inst_n_32;
  wire multiplier_inst_n_33;
  wire multiplier_inst_n_34;
  wire multiplier_inst_n_36;
  wire multiplier_inst_n_37;
  wire multiplier_inst_n_4;
  wire multiplier_inst_n_5;
  wire multiplier_inst_n_6;
  wire multiplier_inst_n_7;
  wire multiplier_inst_n_8;
  wire multiplier_inst_n_9;
  wire multiplier_z_ack;
  wire multiplier_z_stb;
  wire [4:0]opcode;
  wire [4:0]opcode_2;
  wire opcode_20;
  wire operand_a1;
  wire operand_b1;
  wire out0;
  wire [7:0]output_rs232_tx;
  wire [31:0]p_3_in;
  wire [31:0]p_4_in;
  wire \program_counter[0]_i_1_n_0 ;
  wire \program_counter[0]_i_2_n_0 ;
  wire \program_counter[0]_i_3_n_0 ;
  wire \program_counter[0]_i_4_n_0 ;
  wire \program_counter[0]_i_5_n_0 ;
  wire \program_counter[10]_i_1_n_0 ;
  wire \program_counter[10]_i_2_n_0 ;
  wire \program_counter[10]_i_3_n_0 ;
  wire \program_counter[10]_i_4_n_0 ;
  wire \program_counter[10]_i_5_n_0 ;
  wire \program_counter[10]_i_6_n_0 ;
  wire \program_counter[11]_i_1_n_0 ;
  wire \program_counter[11]_i_2_n_0 ;
  wire \program_counter[11]_i_3_n_0 ;
  wire \program_counter[12]_i_1_n_0 ;
  wire \program_counter[12]_i_2_n_0 ;
  wire \program_counter[12]_i_4_n_0 ;
  wire \program_counter[13]_i_1_n_0 ;
  wire \program_counter[13]_i_2_n_0 ;
  wire \program_counter[13]_i_3_n_0 ;
  wire \program_counter[13]_i_4_n_0 ;
  wire \program_counter[13]_i_5_n_0 ;
  wire \program_counter[14]_i_1_n_0 ;
  wire \program_counter[14]_i_2_n_0 ;
  wire \program_counter[14]_i_3_n_0 ;
  wire \program_counter[14]_i_4_n_0 ;
  wire \program_counter[14]_i_5_n_0 ;
  wire \program_counter[14]_i_6_n_0 ;
  wire \program_counter[14]_i_7_n_0 ;
  wire \program_counter[15]_i_13_n_0 ;
  wire \program_counter[15]_i_14_n_0 ;
  wire \program_counter[15]_i_15_n_0 ;
  wire \program_counter[15]_i_16_n_0 ;
  wire \program_counter[15]_i_17_n_0 ;
  wire \program_counter[15]_i_2_n_0 ;
  wire \program_counter[15]_i_3_n_0 ;
  wire \program_counter[15]_i_4_n_0 ;
  wire \program_counter[15]_i_5_n_0 ;
  wire \program_counter[15]_i_7_n_0 ;
  wire \program_counter[15]_i_8_n_0 ;
  wire \program_counter[15]_i_9_n_0 ;
  wire \program_counter[1]_i_1_n_0 ;
  wire \program_counter[1]_i_2_n_0 ;
  wire \program_counter[1]_i_3_n_0 ;
  wire \program_counter[1]_i_4_n_0 ;
  wire \program_counter[1]_i_5_n_0 ;
  wire \program_counter[2]_i_1_n_0 ;
  wire \program_counter[2]_i_2_n_0 ;
  wire \program_counter[2]_i_3_n_0 ;
  wire \program_counter[2]_i_4_n_0 ;
  wire \program_counter[2]_i_5_n_0 ;
  wire \program_counter[3]_i_1_n_0 ;
  wire \program_counter[3]_i_2_n_0 ;
  wire \program_counter[3]_i_3_n_0 ;
  wire \program_counter[3]_i_4_n_0 ;
  wire \program_counter[3]_i_5_n_0 ;
  wire \program_counter[4]_i_1_n_0 ;
  wire \program_counter[4]_i_2_n_0 ;
  wire \program_counter[4]_i_3_n_0 ;
  wire \program_counter[4]_i_5_n_0 ;
  wire \program_counter[5]_i_1_n_0 ;
  wire \program_counter[5]_i_2_n_0 ;
  wire \program_counter[5]_i_3_n_0 ;
  wire \program_counter[5]_i_4_n_0 ;
  wire \program_counter[5]_i_5_n_0 ;
  wire \program_counter[6]_i_1_n_0 ;
  wire \program_counter[6]_i_2_n_0 ;
  wire \program_counter[6]_i_3_n_0 ;
  wire \program_counter[6]_i_4_n_0 ;
  wire \program_counter[6]_i_5_n_0 ;
  wire \program_counter[7]_i_1_n_0 ;
  wire \program_counter[7]_i_2_n_0 ;
  wire \program_counter[7]_i_3_n_0 ;
  wire \program_counter[7]_i_4_n_0 ;
  wire \program_counter[7]_i_5_n_0 ;
  wire \program_counter[8]_i_1_n_0 ;
  wire \program_counter[8]_i_2_n_0 ;
  wire \program_counter[8]_i_3_n_0 ;
  wire \program_counter[8]_i_5_n_0 ;
  wire \program_counter[8]_i_6_n_0 ;
  wire \program_counter[9]_i_1_n_0 ;
  wire \program_counter[9]_i_2_n_0 ;
  wire \program_counter[9]_i_3_n_0 ;
  wire \program_counter[9]_i_4_n_0 ;
  wire \program_counter[9]_i_5_n_0 ;
  wire [15:0]program_counter_1;
  wire [15:0]program_counter_2;
  wire \program_counter_reg[12]_i_3_n_0 ;
  wire \program_counter_reg[12]_i_3_n_4 ;
  wire \program_counter_reg[12]_i_3_n_5 ;
  wire \program_counter_reg[12]_i_3_n_6 ;
  wire \program_counter_reg[12]_i_3_n_7 ;
  wire \program_counter_reg[15]_i_6_n_5 ;
  wire \program_counter_reg[15]_i_6_n_6 ;
  wire \program_counter_reg[15]_i_6_n_7 ;
  wire \program_counter_reg[4]_i_4_n_0 ;
  wire \program_counter_reg[4]_i_4_n_4 ;
  wire \program_counter_reg[4]_i_4_n_5 ;
  wire \program_counter_reg[4]_i_4_n_6 ;
  wire \program_counter_reg[4]_i_4_n_7 ;
  wire \program_counter_reg[8]_i_4_n_0 ;
  wire \program_counter_reg[8]_i_4_n_4 ;
  wire \program_counter_reg[8]_i_4_n_5 ;
  wire \program_counter_reg[8]_i_4_n_6 ;
  wire \program_counter_reg[8]_i_4_n_7 ;
  wire \program_counter_reg_n_0_[0] ;
  wire \program_counter_reg_n_0_[10] ;
  wire \program_counter_reg_n_0_[11] ;
  wire \program_counter_reg_n_0_[12] ;
  wire \program_counter_reg_n_0_[13] ;
  wire \program_counter_reg_n_0_[14] ;
  wire \program_counter_reg_n_0_[15] ;
  wire \program_counter_reg_n_0_[1] ;
  wire \program_counter_reg_n_0_[2] ;
  wire \program_counter_reg_n_0_[3] ;
  wire \program_counter_reg_n_0_[4] ;
  wire \program_counter_reg_n_0_[5] ;
  wire \program_counter_reg_n_0_[6] ;
  wire \program_counter_reg_n_0_[7] ;
  wire \program_counter_reg_n_0_[8] ;
  wire \program_counter_reg_n_0_[9] ;
  wire program_counter_reg_rep_0_i_10_n_0;
  wire program_counter_reg_rep_0_i_11_n_0;
  wire program_counter_reg_rep_0_i_12_n_0;
  wire program_counter_reg_rep_0_i_13_n_0;
  wire program_counter_reg_rep_0_i_14_n_0;
  wire program_counter_reg_rep_0_i_15_n_0;
  wire program_counter_reg_rep_0_i_16_n_0;
  wire program_counter_reg_rep_0_i_17_n_0;
  wire program_counter_reg_rep_0_i_18_n_0;
  wire program_counter_reg_rep_0_i_19_n_0;
  wire program_counter_reg_rep_0_i_1_n_0;
  wire program_counter_reg_rep_0_i_20_n_0;
  wire program_counter_reg_rep_0_i_21_n_0;
  wire program_counter_reg_rep_0_i_22_n_0;
  wire program_counter_reg_rep_0_i_2_n_0;
  wire program_counter_reg_rep_0_i_3_n_0;
  wire program_counter_reg_rep_0_i_4_n_0;
  wire program_counter_reg_rep_0_i_5_n_0;
  wire program_counter_reg_rep_0_i_6_n_0;
  wire program_counter_reg_rep_0_i_7_n_0;
  wire program_counter_reg_rep_0_i_8_n_0;
  wire program_counter_reg_rep_0_i_9_n_0;
  wire program_counter_reg_rep_0_n_20;
  wire program_counter_reg_rep_0_n_21;
  wire program_counter_reg_rep_0_n_22;
  wire program_counter_reg_rep_0_n_23;
  wire program_counter_reg_rep_0_n_24;
  wire program_counter_reg_rep_0_n_25;
  wire program_counter_reg_rep_0_n_26;
  wire program_counter_reg_rep_0_n_27;
  wire program_counter_reg_rep_0_n_28;
  wire program_counter_reg_rep_0_n_29;
  wire program_counter_reg_rep_0_n_30;
  wire program_counter_reg_rep_0_n_31;
  wire program_counter_reg_rep_0_n_32;
  wire program_counter_reg_rep_0_n_33;
  wire program_counter_reg_rep_0_n_34;
  wire program_counter_reg_rep_0_n_35;
  wire program_counter_reg_rep_1_0;
  wire [31:0]register_a;
  wire [31:0]register_b;
  wire [31:0]result;
  wire result00_in;
  wire result02_in;
  wire [16:1]result03_in;
  wire [31:0]result04_in;
  wire \result[0]_i_10_n_0 ;
  wire \result[0]_i_11_n_0 ;
  wire \result[0]_i_14_n_0 ;
  wire \result[0]_i_15_n_0 ;
  wire \result[0]_i_16_n_0 ;
  wire \result[0]_i_17_n_0 ;
  wire \result[0]_i_18_n_0 ;
  wire \result[0]_i_19_n_0 ;
  wire \result[0]_i_20_n_0 ;
  wire \result[0]_i_21_n_0 ;
  wire \result[0]_i_23_n_0 ;
  wire \result[0]_i_24_n_0 ;
  wire \result[0]_i_25_n_0 ;
  wire \result[0]_i_26_n_0 ;
  wire \result[0]_i_28_n_0 ;
  wire \result[0]_i_29_n_0 ;
  wire \result[0]_i_2_n_0 ;
  wire \result[0]_i_30_n_0 ;
  wire \result[0]_i_31_n_0 ;
  wire \result[0]_i_33_n_0 ;
  wire \result[0]_i_34_n_0 ;
  wire \result[0]_i_35_n_0 ;
  wire \result[0]_i_36_n_0 ;
  wire \result[0]_i_37_n_0 ;
  wire \result[0]_i_38_n_0 ;
  wire \result[0]_i_39_n_0 ;
  wire \result[0]_i_3_n_0 ;
  wire \result[0]_i_40_n_0 ;
  wire \result[0]_i_41_n_0 ;
  wire \result[0]_i_42_n_0 ;
  wire \result[0]_i_43_n_0 ;
  wire \result[0]_i_44_n_0 ;
  wire \result[0]_i_46_n_0 ;
  wire \result[0]_i_47_n_0 ;
  wire \result[0]_i_48_n_0 ;
  wire \result[0]_i_49_n_0 ;
  wire \result[0]_i_4_n_0 ;
  wire \result[0]_i_50_n_0 ;
  wire \result[0]_i_51_n_0 ;
  wire \result[0]_i_53_n_0 ;
  wire \result[0]_i_54_n_0 ;
  wire \result[0]_i_55_n_0 ;
  wire \result[0]_i_56_n_0 ;
  wire \result[0]_i_58_n_0 ;
  wire \result[0]_i_59_n_0 ;
  wire \result[0]_i_60_n_0 ;
  wire \result[0]_i_61_n_0 ;
  wire \result[0]_i_62_n_0 ;
  wire \result[0]_i_63_n_0 ;
  wire \result[0]_i_64_n_0 ;
  wire \result[0]_i_65_n_0 ;
  wire \result[0]_i_66_n_0 ;
  wire \result[0]_i_67_n_0 ;
  wire \result[0]_i_68_n_0 ;
  wire \result[0]_i_69_n_0 ;
  wire \result[0]_i_6_n_0 ;
  wire \result[0]_i_70_n_0 ;
  wire \result[0]_i_71_n_0 ;
  wire \result[0]_i_72_n_0 ;
  wire \result[0]_i_73_n_0 ;
  wire \result[0]_i_74_n_0 ;
  wire \result[0]_i_75_n_0 ;
  wire \result[0]_i_76_n_0 ;
  wire \result[0]_i_77_n_0 ;
  wire \result[0]_i_79_n_0 ;
  wire \result[0]_i_80_n_0 ;
  wire \result[0]_i_81_n_0 ;
  wire \result[0]_i_82_n_0 ;
  wire \result[0]_i_83_n_0 ;
  wire \result[0]_i_84_n_0 ;
  wire \result[0]_i_85_n_0 ;
  wire \result[0]_i_86_n_0 ;
  wire \result[0]_i_87_n_0 ;
  wire \result[0]_i_88_n_0 ;
  wire \result[0]_i_89_n_0 ;
  wire \result[0]_i_90_n_0 ;
  wire \result[0]_i_91_n_0 ;
  wire \result[0]_i_92_n_0 ;
  wire \result[0]_i_93_n_0 ;
  wire \result[0]_i_94_n_0 ;
  wire \result[0]_i_9_n_0 ;
  wire \result[10]_i_10_n_0 ;
  wire \result[10]_i_11_n_0 ;
  wire \result[10]_i_12_n_0 ;
  wire \result[10]_i_13_n_0 ;
  wire \result[10]_i_14_n_0 ;
  wire \result[10]_i_15_n_0 ;
  wire \result[10]_i_16_n_0 ;
  wire \result[10]_i_17_n_0 ;
  wire \result[10]_i_18_n_0 ;
  wire \result[10]_i_2_n_0 ;
  wire \result[10]_i_3_n_0 ;
  wire \result[10]_i_4_n_0 ;
  wire \result[10]_i_8_n_0 ;
  wire \result[10]_i_9_n_0 ;
  wire \result[11]_i_10_n_0 ;
  wire \result[11]_i_11_n_0 ;
  wire \result[11]_i_12_n_0 ;
  wire \result[11]_i_13_n_0 ;
  wire \result[11]_i_3_n_0 ;
  wire \result[11]_i_4_n_0 ;
  wire \result[11]_i_5_n_0 ;
  wire \result[11]_i_7_n_0 ;
  wire \result[11]_i_8_n_0 ;
  wire \result[11]_i_9_n_0 ;
  wire \result[12]_i_2_n_0 ;
  wire \result[12]_i_3_n_0 ;
  wire \result[12]_i_4_n_0 ;
  wire \result[12]_i_6_n_0 ;
  wire \result[12]_i_7_n_0 ;
  wire \result[12]_i_8_n_0 ;
  wire \result[13]_i_10_n_0 ;
  wire \result[13]_i_11_n_0 ;
  wire \result[13]_i_12_n_0 ;
  wire \result[13]_i_13_n_0 ;
  wire \result[13]_i_14_n_0 ;
  wire \result[13]_i_15_n_0 ;
  wire \result[13]_i_16_n_0 ;
  wire \result[13]_i_17_n_0 ;
  wire \result[13]_i_18_n_0 ;
  wire \result[13]_i_19_n_0 ;
  wire \result[13]_i_20_n_0 ;
  wire \result[13]_i_21_n_0 ;
  wire \result[13]_i_22_n_0 ;
  wire \result[13]_i_23_n_0 ;
  wire \result[13]_i_24_n_0 ;
  wire \result[13]_i_2_n_0 ;
  wire \result[13]_i_3_n_0 ;
  wire \result[13]_i_4_n_0 ;
  wire \result[13]_i_9_n_0 ;
  wire \result[14]_i_10_n_0 ;
  wire \result[14]_i_3_n_0 ;
  wire \result[14]_i_4_n_0 ;
  wire \result[14]_i_5_n_0 ;
  wire \result[14]_i_6_n_0 ;
  wire \result[14]_i_7_n_0 ;
  wire \result[14]_i_8_n_0 ;
  wire \result[14]_i_9_n_0 ;
  wire \result[15]_i_3_n_0 ;
  wire \result[15]_i_4_n_0 ;
  wire \result[15]_i_5_n_0 ;
  wire \result[15]_i_6_n_0 ;
  wire \result[15]_i_7_n_0 ;
  wire \result[15]_i_8_n_0 ;
  wire \result[16]_i_10_n_0 ;
  wire \result[16]_i_3_n_0 ;
  wire \result[16]_i_4_n_0 ;
  wire \result[16]_i_5_n_0 ;
  wire \result[16]_i_6_n_0 ;
  wire \result[16]_i_7_n_0 ;
  wire \result[16]_i_8_n_0 ;
  wire \result[17]_i_3_n_0 ;
  wire \result[17]_i_4_n_0 ;
  wire \result[17]_i_5_n_0 ;
  wire \result[17]_i_6_n_0 ;
  wire \result[17]_i_7_n_0 ;
  wire \result[18]_i_3_n_0 ;
  wire \result[18]_i_4_n_0 ;
  wire \result[18]_i_5_n_0 ;
  wire \result[18]_i_6_n_0 ;
  wire \result[18]_i_7_n_0 ;
  wire \result[19]_i_10_n_0 ;
  wire \result[19]_i_11_n_0 ;
  wire \result[19]_i_12_n_0 ;
  wire \result[19]_i_13_n_0 ;
  wire \result[19]_i_14_n_0 ;
  wire \result[19]_i_15_n_0 ;
  wire \result[19]_i_16_n_0 ;
  wire \result[19]_i_17_n_0 ;
  wire \result[19]_i_18_n_0 ;
  wire \result[19]_i_19_n_0 ;
  wire \result[19]_i_20_n_0 ;
  wire \result[19]_i_21_n_0 ;
  wire \result[19]_i_22_n_0 ;
  wire \result[19]_i_3_n_0 ;
  wire \result[19]_i_4_n_0 ;
  wire \result[19]_i_5_n_0 ;
  wire \result[19]_i_6_n_0 ;
  wire \result[1]_i_3_n_0 ;
  wire \result[1]_i_4_n_0 ;
  wire \result[1]_i_5_n_0 ;
  wire \result[1]_i_6_n_0 ;
  wire \result[1]_i_7_n_0 ;
  wire \result[1]_i_8_n_0 ;
  wire \result[1]_i_9_n_0 ;
  wire \result[20]_i_3_n_0 ;
  wire \result[20]_i_4_n_0 ;
  wire \result[20]_i_5_n_0 ;
  wire \result[20]_i_6_n_0 ;
  wire \result[20]_i_7_n_0 ;
  wire \result[21]_i_3_n_0 ;
  wire \result[21]_i_4_n_0 ;
  wire \result[21]_i_5_n_0 ;
  wire \result[21]_i_6_n_0 ;
  wire \result[21]_i_7_n_0 ;
  wire \result[22]_i_3_n_0 ;
  wire \result[22]_i_4_n_0 ;
  wire \result[22]_i_5_n_0 ;
  wire \result[22]_i_6_n_0 ;
  wire \result[22]_i_7_n_0 ;
  wire \result[23]_i_10_n_0 ;
  wire \result[23]_i_11_n_0 ;
  wire \result[23]_i_12_n_0 ;
  wire \result[23]_i_13_n_0 ;
  wire \result[23]_i_14_n_0 ;
  wire \result[23]_i_15_n_0 ;
  wire \result[23]_i_16_n_0 ;
  wire \result[23]_i_17_n_0 ;
  wire \result[23]_i_18_n_0 ;
  wire \result[23]_i_19_n_0 ;
  wire \result[23]_i_20_n_0 ;
  wire \result[23]_i_21_n_0 ;
  wire \result[23]_i_22_n_0 ;
  wire \result[23]_i_3_n_0 ;
  wire \result[23]_i_4_n_0 ;
  wire \result[23]_i_5_n_0 ;
  wire \result[23]_i_6_n_0 ;
  wire \result[24]_i_3_n_0 ;
  wire \result[24]_i_4_n_0 ;
  wire \result[24]_i_5_n_0 ;
  wire \result[24]_i_6_n_0 ;
  wire \result[24]_i_7_n_0 ;
  wire \result[25]_i_3_n_0 ;
  wire \result[25]_i_4_n_0 ;
  wire \result[25]_i_5_n_0 ;
  wire \result[25]_i_6_n_0 ;
  wire \result[25]_i_7_n_0 ;
  wire \result[26]_i_3_n_0 ;
  wire \result[26]_i_4_n_0 ;
  wire \result[26]_i_5_n_0 ;
  wire \result[26]_i_6_n_0 ;
  wire \result[26]_i_7_n_0 ;
  wire \result[27]_i_3_n_0 ;
  wire \result[27]_i_4_n_0 ;
  wire \result[27]_i_5_n_0 ;
  wire \result[27]_i_6_n_0 ;
  wire \result[27]_i_7_n_0 ;
  wire \result[28]_i_3_n_0 ;
  wire \result[28]_i_4_n_0 ;
  wire \result[28]_i_5_n_0 ;
  wire \result[28]_i_6_n_0 ;
  wire \result[28]_i_7_n_0 ;
  wire \result[29]_i_3_n_0 ;
  wire \result[29]_i_4_n_0 ;
  wire \result[29]_i_5_n_0 ;
  wire \result[29]_i_6_n_0 ;
  wire \result[29]_i_7_n_0 ;
  wire \result[2]_i_3_n_0 ;
  wire \result[2]_i_4_n_0 ;
  wire \result[2]_i_5_n_0 ;
  wire \result[2]_i_6_n_0 ;
  wire \result[2]_i_7_n_0 ;
  wire \result[2]_i_8_n_0 ;
  wire \result[2]_i_9_n_0 ;
  wire \result[30]_i_3_n_0 ;
  wire \result[30]_i_4_n_0 ;
  wire \result[30]_i_5_n_0 ;
  wire \result[30]_i_6_n_0 ;
  wire \result[30]_i_7_n_0 ;
  wire \result[31]_i_15_n_0 ;
  wire \result[31]_i_16_n_0 ;
  wire \result[31]_i_17_n_0 ;
  wire \result[31]_i_19_n_0 ;
  wire \result[31]_i_20_n_0 ;
  wire \result[31]_i_21_n_0 ;
  wire \result[31]_i_22_n_0 ;
  wire \result[31]_i_24_n_0 ;
  wire \result[31]_i_25_n_0 ;
  wire \result[31]_i_26_n_0 ;
  wire \result[31]_i_27_n_0 ;
  wire \result[31]_i_29_n_0 ;
  wire \result[31]_i_30_n_0 ;
  wire \result[31]_i_31_n_0 ;
  wire \result[31]_i_32_n_0 ;
  wire \result[31]_i_33_n_0 ;
  wire \result[31]_i_34_n_0 ;
  wire \result[31]_i_35_n_0 ;
  wire \result[31]_i_36_n_0 ;
  wire \result[31]_i_37_n_0 ;
  wire \result[31]_i_38_n_0 ;
  wire \result[31]_i_39_n_0 ;
  wire \result[31]_i_40_n_0 ;
  wire \result[31]_i_41_n_0 ;
  wire \result[31]_i_42_n_0 ;
  wire \result[31]_i_43_n_0 ;
  wire \result[31]_i_44_n_0 ;
  wire \result[31]_i_4_n_0 ;
  wire \result[31]_i_6_n_0 ;
  wire \result[31]_i_7_n_0 ;
  wire \result[31]_i_8_n_0 ;
  wire \result[31]_i_9_n_0 ;
  wire \result[3]_i_10_n_0 ;
  wire \result[3]_i_11_n_0 ;
  wire \result[3]_i_12_n_0 ;
  wire \result[3]_i_13_n_0 ;
  wire \result[3]_i_14_n_0 ;
  wire \result[3]_i_15_n_0 ;
  wire \result[3]_i_3_n_0 ;
  wire \result[3]_i_5_n_0 ;
  wire \result[3]_i_6_n_0 ;
  wire \result[3]_i_7_n_0 ;
  wire \result[3]_i_8_n_0 ;
  wire \result[3]_i_9_n_0 ;
  wire \result[4]_i_2_n_0 ;
  wire \result[4]_i_3_n_0 ;
  wire \result[4]_i_4_n_0 ;
  wire \result[4]_i_6_n_0 ;
  wire \result[4]_i_7_n_0 ;
  wire \result[4]_i_8_n_0 ;
  wire \result[5]_i_2_n_0 ;
  wire \result[5]_i_3_n_0 ;
  wire \result[5]_i_4_n_0 ;
  wire \result[5]_i_6_n_0 ;
  wire \result[5]_i_7_n_0 ;
  wire \result[5]_i_8_n_0 ;
  wire \result[6]_i_2_n_0 ;
  wire \result[6]_i_3_n_0 ;
  wire \result[6]_i_4_n_0 ;
  wire \result[6]_i_6_n_0 ;
  wire \result[6]_i_7_n_0 ;
  wire \result[6]_i_8_n_0 ;
  wire \result[7]_i_10_n_0 ;
  wire \result[7]_i_12_n_0 ;
  wire \result[7]_i_13_n_0 ;
  wire \result[7]_i_14_n_0 ;
  wire \result[7]_i_15_n_0 ;
  wire \result[7]_i_17_n_0 ;
  wire \result[7]_i_18_n_0 ;
  wire \result[7]_i_19_n_0 ;
  wire \result[7]_i_20_n_0 ;
  wire \result[7]_i_21_n_0 ;
  wire \result[7]_i_22_n_0 ;
  wire \result[7]_i_23_n_0 ;
  wire \result[7]_i_24_n_0 ;
  wire \result[7]_i_25_n_0 ;
  wire \result[7]_i_26_n_0 ;
  wire \result[7]_i_27_n_0 ;
  wire \result[7]_i_28_n_0 ;
  wire \result[7]_i_29_n_0 ;
  wire \result[7]_i_2_n_0 ;
  wire \result[7]_i_30_n_0 ;
  wire \result[7]_i_31_n_0 ;
  wire \result[7]_i_32_n_0 ;
  wire \result[7]_i_33_n_0 ;
  wire \result[7]_i_34_n_0 ;
  wire \result[7]_i_35_n_0 ;
  wire \result[7]_i_36_n_0 ;
  wire \result[7]_i_3_n_0 ;
  wire \result[7]_i_4_n_0 ;
  wire \result[7]_i_9_n_0 ;
  wire \result[8]_i_2_n_0 ;
  wire \result[8]_i_3_n_0 ;
  wire \result[8]_i_4_n_0 ;
  wire \result[8]_i_6_n_0 ;
  wire \result[8]_i_7_n_0 ;
  wire \result[8]_i_8_n_0 ;
  wire \result[9]_i_2_n_0 ;
  wire \result[9]_i_3_n_0 ;
  wire \result[9]_i_4_n_0 ;
  wire \result[9]_i_6_n_0 ;
  wire \result[9]_i_7_n_0 ;
  wire \result[9]_i_8_n_0 ;
  wire \result_reg[0]_i_13_n_0 ;
  wire \result_reg[0]_i_22_n_0 ;
  wire \result_reg[0]_i_27_n_0 ;
  wire \result_reg[0]_i_32_n_0 ;
  wire \result_reg[0]_i_45_n_0 ;
  wire \result_reg[0]_i_52_n_0 ;
  wire \result_reg[0]_i_57_n_0 ;
  wire \result_reg[0]_i_78_n_0 ;
  wire \result_reg[0]_i_8_n_1 ;
  wire \result_reg[10]_i_6_n_0 ;
  wire \result_reg[10]_i_7_n_0 ;
  wire \result_reg[11]_i_6_n_0 ;
  wire \result_reg[12]_i_9_n_0 ;
  wire \result_reg[13]_i_6_n_0 ;
  wire \result_reg[13]_i_7_n_0 ;
  wire \result_reg[13]_i_8_n_0 ;
  wire \result_reg[19]_i_7_n_0 ;
  wire \result_reg[19]_i_8_n_0 ;
  wire \result_reg[19]_i_9_n_0 ;
  wire \result_reg[23]_i_7_n_0 ;
  wire \result_reg[23]_i_8_n_0 ;
  wire \result_reg[23]_i_9_n_0 ;
  wire \result_reg[31]_i_18_n_0 ;
  wire \result_reg[31]_i_23_n_0 ;
  wire \result_reg[31]_i_28_n_0 ;
  wire \result_reg[3]_i_4_n_0 ;
  wire \result_reg[4]_i_9_n_0 ;
  wire \result_reg[7]_i_11_n_0 ;
  wire \result_reg[7]_i_16_n_0 ;
  wire \result_reg[7]_i_6_n_0 ;
  wire \result_reg[7]_i_7_n_0 ;
  wire \result_reg[7]_i_8_n_0 ;
  wire \result_reg[8]_i_9_n_0 ;
  wire s_input_a_ack_reg;
  wire s_input_a_ack_reg_0;
  wire s_input_a_ack_reg_1;
  wire s_input_b_ack_reg;
  wire s_input_b_ack_reg_0;
  wire s_input_b_ack_reg_1;
  wire \s_output_rs232_tx[7]_i_1_n_0 ;
  wire \s_output_rs232_tx[7]_i_2_n_0 ;
  wire \s_output_rs232_tx[7]_i_3_n_0 ;
  wire \s_output_rs232_tx[7]_i_4_n_0 ;
  wire \s_output_rs232_tx[7]_i_5_n_0 ;
  wire \s_output_rs232_tx[7]_i_6_n_0 ;
  wire \s_output_rs232_tx[7]_i_7_n_0 ;
  wire \s_output_rs232_tx[7]_i_8_n_0 ;
  wire \s_output_rs232_tx[7]_i_9_n_0 ;
  wire \s_output_rs232_tx_stb[0]_i_1_n_0 ;
  wire s_output_z_stb_reg;
  wire s_output_z_stb_reg_0;
  wire s_output_z_stb_reg_1;
  wire s_output_z_stb_reg_2;
  wire s_output_z_stb_reg_3;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[2]_i_1__0_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[3]_i_1__0_n_0 ;
  wire \state[3]_i_2__0_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[4]_i_10_n_0 ;
  wire \state[4]_i_11_n_0 ;
  wire \state[4]_i_12_n_0 ;
  wire \state[4]_i_13_n_0 ;
  wire \state[4]_i_17_n_0 ;
  wire \state[4]_i_18_n_0 ;
  wire \state[4]_i_19_n_0 ;
  wire \state[4]_i_20_n_0 ;
  wire \state[4]_i_2_n_0 ;
  wire \state[4]_i_3_n_0 ;
  wire \state[4]_i_4_n_0 ;
  wire \state[4]_i_5_n_0 ;
  wire \state[4]_i_7_n_0 ;
  wire \state[4]_i_8_n_0 ;
  wire \state[4]_i_9_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [31:0]store_data;
  wire \timer_clock[0]_i_5_n_0 ;
  wire \timer_clock_reg[0]_i_1_n_0 ;
  wire \timer_clock_reg[0]_i_1_n_4 ;
  wire \timer_clock_reg[0]_i_1_n_5 ;
  wire \timer_clock_reg[0]_i_1_n_6 ;
  wire \timer_clock_reg[0]_i_1_n_7 ;
  wire \timer_clock_reg[12]_i_1_n_0 ;
  wire \timer_clock_reg[12]_i_1_n_4 ;
  wire \timer_clock_reg[12]_i_1_n_5 ;
  wire \timer_clock_reg[12]_i_1_n_6 ;
  wire \timer_clock_reg[12]_i_1_n_7 ;
  wire \timer_clock_reg[16]_i_1_n_0 ;
  wire \timer_clock_reg[16]_i_1_n_4 ;
  wire \timer_clock_reg[16]_i_1_n_5 ;
  wire \timer_clock_reg[16]_i_1_n_6 ;
  wire \timer_clock_reg[16]_i_1_n_7 ;
  wire \timer_clock_reg[20]_i_1_n_0 ;
  wire \timer_clock_reg[20]_i_1_n_4 ;
  wire \timer_clock_reg[20]_i_1_n_5 ;
  wire \timer_clock_reg[20]_i_1_n_6 ;
  wire \timer_clock_reg[20]_i_1_n_7 ;
  wire \timer_clock_reg[24]_i_1_n_0 ;
  wire \timer_clock_reg[24]_i_1_n_4 ;
  wire \timer_clock_reg[24]_i_1_n_5 ;
  wire \timer_clock_reg[24]_i_1_n_6 ;
  wire \timer_clock_reg[24]_i_1_n_7 ;
  wire \timer_clock_reg[28]_i_1_n_4 ;
  wire \timer_clock_reg[28]_i_1_n_5 ;
  wire \timer_clock_reg[28]_i_1_n_6 ;
  wire \timer_clock_reg[28]_i_1_n_7 ;
  wire \timer_clock_reg[4]_i_1_n_0 ;
  wire \timer_clock_reg[4]_i_1_n_4 ;
  wire \timer_clock_reg[4]_i_1_n_5 ;
  wire \timer_clock_reg[4]_i_1_n_6 ;
  wire \timer_clock_reg[4]_i_1_n_7 ;
  wire \timer_clock_reg[8]_i_1_n_0 ;
  wire \timer_clock_reg[8]_i_1_n_4 ;
  wire \timer_clock_reg[8]_i_1_n_5 ;
  wire \timer_clock_reg[8]_i_1_n_6 ;
  wire \timer_clock_reg[8]_i_1_n_7 ;
  wire \timer_clock_reg_n_0_[0] ;
  wire \timer_clock_reg_n_0_[10] ;
  wire \timer_clock_reg_n_0_[11] ;
  wire \timer_clock_reg_n_0_[12] ;
  wire \timer_clock_reg_n_0_[13] ;
  wire \timer_clock_reg_n_0_[14] ;
  wire \timer_clock_reg_n_0_[15] ;
  wire \timer_clock_reg_n_0_[16] ;
  wire \timer_clock_reg_n_0_[17] ;
  wire \timer_clock_reg_n_0_[18] ;
  wire \timer_clock_reg_n_0_[19] ;
  wire \timer_clock_reg_n_0_[1] ;
  wire \timer_clock_reg_n_0_[20] ;
  wire \timer_clock_reg_n_0_[21] ;
  wire \timer_clock_reg_n_0_[22] ;
  wire \timer_clock_reg_n_0_[23] ;
  wire \timer_clock_reg_n_0_[24] ;
  wire \timer_clock_reg_n_0_[25] ;
  wire \timer_clock_reg_n_0_[26] ;
  wire \timer_clock_reg_n_0_[27] ;
  wire \timer_clock_reg_n_0_[28] ;
  wire \timer_clock_reg_n_0_[29] ;
  wire \timer_clock_reg_n_0_[2] ;
  wire \timer_clock_reg_n_0_[30] ;
  wire \timer_clock_reg_n_0_[31] ;
  wire \timer_clock_reg_n_0_[3] ;
  wire \timer_clock_reg_n_0_[4] ;
  wire \timer_clock_reg_n_0_[5] ;
  wire \timer_clock_reg_n_0_[6] ;
  wire \timer_clock_reg_n_0_[7] ;
  wire \timer_clock_reg_n_0_[8] ;
  wire \timer_clock_reg_n_0_[9] ;
  wire write_enable;
  wire write_enable_reg_n_0;
  wire [31:0]write_output;
  wire \write_output[31]_i_1_n_0 ;
  wire \write_output[31]_i_3_n_0 ;
  wire \write_output[31]_i_4_n_0 ;
  wire [7:0]write_value;
  wire \write_value[7]_i_3_n_0 ;
  wire NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_0_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_1_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_2_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_3_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_4_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_4_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_5_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_5_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_6_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_6_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_7_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_7_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_7_RDADDRECC_UNCONNECTED;
  wire [2:0]\NLW_program_counter_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_program_counter_reg[15]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_program_counter_reg[15]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg[4]_i_4_CO_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg[8]_i_4_CO_UNCONNECTED ;
  wire NLW_program_counter_reg_rep_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_program_counter_reg_rep_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_0_DOBDO_UNCONNECTED;
  wire [3:2]NLW_program_counter_reg_rep_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_0_RDADDRECC_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_DBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_REGCEB_UNCONNECTED;
  wire NLW_program_counter_reg_rep_1_SBITERR_UNCONNECTED;
  wire [31:11]NLW_program_counter_reg_rep_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_program_counter_reg_rep_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_program_counter_reg_rep_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_program_counter_reg_rep_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_program_counter_reg_rep_1_RDADDRECC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED;
  wire [2:0]\NLW_result_reg[0]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_12_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_22_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_27_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_27_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_32_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_32_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_45_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_45_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_52_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_52_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_57_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_57_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_7_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_78_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_78_O_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_8_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[10]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[10]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[11]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[12]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[13]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[13]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[13]_i_8_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[16]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_reg[16]_i_9_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_8_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_8_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_14_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[31]_i_18_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[31]_i_23_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[31]_i_28_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_4_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[4]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_16_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_8_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_timer_clock_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_clock_reg[8]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h08)) 
    \a_lo[31]_i_4 
       (.I0(opcode_2[2]),
        .I1(opcode_2[3]),
        .I2(opcode_2[4]),
        .O(\a_lo[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \a_lo[31]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\a_lo[31]_i_5_n_0 ));
  FDRE \a_lo_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_31),
        .Q(\a_lo_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_lo_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_21),
        .Q(\a_lo_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_lo_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_20),
        .Q(\a_lo_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_lo_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_19),
        .Q(\a_lo_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_lo_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_18),
        .Q(\a_lo_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_lo_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_17),
        .Q(\a_lo_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_lo_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_16),
        .Q(\a_lo_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_lo_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_15),
        .Q(\a_lo_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_lo_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_14),
        .Q(\a_lo_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_lo_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_13),
        .Q(\a_lo_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_lo_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_12),
        .Q(\a_lo_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_lo_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_30),
        .Q(\a_lo_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_lo_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_11),
        .Q(\a_lo_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_lo_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_10),
        .Q(\a_lo_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_lo_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_9),
        .Q(\a_lo_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_lo_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_8),
        .Q(\a_lo_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_lo_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_7),
        .Q(\a_lo_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_lo_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_6),
        .Q(\a_lo_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_lo_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_5),
        .Q(\a_lo_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_lo_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_4),
        .Q(\a_lo_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_lo_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_3),
        .Q(\a_lo_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_lo_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_2),
        .Q(\a_lo_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_lo_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_29),
        .Q(\a_lo_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_lo_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_1),
        .Q(\a_lo_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_lo_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_0),
        .Q(\a_lo_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_lo_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_28),
        .Q(\a_lo_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_lo_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_27),
        .Q(\a_lo_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_lo_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_26),
        .Q(\a_lo_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_lo_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_25),
        .Q(\a_lo_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_lo_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_24),
        .Q(\a_lo_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_lo_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_23),
        .Q(\a_lo_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_lo_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(float_to_int_inst_n_32),
        .D(float_to_int_inst_n_22),
        .Q(\a_lo_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \adder_a[0]_i_1 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\adder_a[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[10]_i_1 
       (.I0(result[10]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[10]),
        .O(\adder_a[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[11]_i_1 
       (.I0(result[11]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[11]),
        .O(\adder_a[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[12]_i_1 
       (.I0(result[12]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[12]),
        .O(\adder_a[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[13]_i_1 
       (.I0(result[13]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[13]),
        .O(\adder_a[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[14]_i_1 
       (.I0(result[14]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[14]),
        .O(\adder_a[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[15]_i_1 
       (.I0(result[15]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[15]),
        .O(\adder_a[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[16]_i_1 
       (.I0(result[16]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[16]),
        .O(\adder_a[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[17]_i_1 
       (.I0(result[17]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[17]),
        .O(\adder_a[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[18]_i_1 
       (.I0(result[18]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[18]),
        .O(\adder_a[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[19]_i_1 
       (.I0(result[19]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[19]),
        .O(\adder_a[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \adder_a[1]_i_1 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\adder_a[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[20]_i_1 
       (.I0(result[20]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[20]),
        .O(\adder_a[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[21]_i_1 
       (.I0(result[21]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[21]),
        .O(\adder_a[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[22]_i_1 
       (.I0(result[22]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[22]),
        .O(\adder_a[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[23]_i_1 
       (.I0(result[23]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[23]),
        .O(\adder_a[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[24]_i_1 
       (.I0(result[24]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[24]),
        .O(\adder_a[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[25]_i_1 
       (.I0(result[25]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[25]),
        .O(\adder_a[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[26]_i_1 
       (.I0(result[26]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[26]),
        .O(\adder_a[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[27]_i_1 
       (.I0(result[27]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[27]),
        .O(\adder_a[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[28]_i_1 
       (.I0(result[28]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[28]),
        .O(\adder_a[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[29]_i_1 
       (.I0(result[29]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[29]),
        .O(\adder_a[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[2]_i_1 
       (.I0(result[2]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[2]),
        .O(\adder_a[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[30]_i_1 
       (.I0(result[30]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[30]),
        .O(\adder_a[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \adder_a[30]_i_2 
       (.I0(address_a_2[2]),
        .I1(address_z_3[2]),
        .I2(address_a_2[1]),
        .I3(address_z_3[1]),
        .O(\adder_a[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \adder_a[30]_i_3 
       (.I0(address_a_2[0]),
        .I1(address_z_3[0]),
        .I2(address_a_2[3]),
        .I3(address_z_3[3]),
        .O(\adder_a[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000002002000000)) 
    \adder_a[31]_i_1 
       (.I0(\address_z_3[3]_i_1_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\adder_a[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \adder_a[31]_i_2 
       (.I0(result[31]),
        .I1(operand_a1),
        .I2(register_a[31]),
        .O(\adder_a[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \adder_a[31]_i_3 
       (.I0(write_enable_reg_n_0),
        .I1(\adder_a[30]_i_2_n_0 ),
        .I2(address_a_2[0]),
        .I3(address_z_3[0]),
        .I4(address_a_2[3]),
        .I5(address_z_3[3]),
        .O(operand_a1));
  LUT3 #(
    .INIT(8'hB8)) 
    \adder_a[3]_i_1 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\adder_a[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[4]_i_1 
       (.I0(result[4]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[4]),
        .O(\adder_a[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \adder_a[5]_i_1 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .O(\adder_a[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \adder_a[6]_i_1 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .O(\adder_a[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \adder_a[7]_i_1 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .O(\adder_a[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \adder_a[8]_i_1 
       (.I0(result[8]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[8]),
        .O(\adder_a[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \adder_a[9]_i_1 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .O(\adder_a[9]_i_1_n_0 ));
  FDRE \adder_a_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[0]_i_1_n_0 ),
        .Q(adder_a[0]),
        .R(1'b0));
  FDRE \adder_a_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[10]_i_1_n_0 ),
        .Q(adder_a[10]),
        .R(1'b0));
  FDRE \adder_a_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[11]_i_1_n_0 ),
        .Q(adder_a[11]),
        .R(1'b0));
  FDRE \adder_a_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[12]_i_1_n_0 ),
        .Q(adder_a[12]),
        .R(1'b0));
  FDRE \adder_a_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[13]_i_1_n_0 ),
        .Q(adder_a[13]),
        .R(1'b0));
  FDRE \adder_a_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[14]_i_1_n_0 ),
        .Q(adder_a[14]),
        .R(1'b0));
  FDRE \adder_a_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[15]_i_1_n_0 ),
        .Q(adder_a[15]),
        .R(1'b0));
  FDRE \adder_a_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[16]_i_1_n_0 ),
        .Q(adder_a[16]),
        .R(1'b0));
  FDRE \adder_a_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[17]_i_1_n_0 ),
        .Q(adder_a[17]),
        .R(1'b0));
  FDRE \adder_a_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[18]_i_1_n_0 ),
        .Q(adder_a[18]),
        .R(1'b0));
  FDRE \adder_a_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[19]_i_1_n_0 ),
        .Q(adder_a[19]),
        .R(1'b0));
  FDRE \adder_a_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[1]_i_1_n_0 ),
        .Q(adder_a[1]),
        .R(1'b0));
  FDRE \adder_a_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[20]_i_1_n_0 ),
        .Q(adder_a[20]),
        .R(1'b0));
  FDRE \adder_a_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[21]_i_1_n_0 ),
        .Q(adder_a[21]),
        .R(1'b0));
  FDRE \adder_a_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[22]_i_1_n_0 ),
        .Q(adder_a[22]),
        .R(1'b0));
  FDRE \adder_a_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[23]_i_1_n_0 ),
        .Q(adder_a[23]),
        .R(1'b0));
  FDRE \adder_a_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[24]_i_1_n_0 ),
        .Q(adder_a[24]),
        .R(1'b0));
  FDRE \adder_a_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[25]_i_1_n_0 ),
        .Q(adder_a[25]),
        .R(1'b0));
  FDRE \adder_a_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[26]_i_1_n_0 ),
        .Q(adder_a[26]),
        .R(1'b0));
  FDRE \adder_a_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[27]_i_1_n_0 ),
        .Q(adder_a[27]),
        .R(1'b0));
  FDRE \adder_a_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[28]_i_1_n_0 ),
        .Q(adder_a[28]),
        .R(1'b0));
  FDRE \adder_a_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[29]_i_1_n_0 ),
        .Q(adder_a[29]),
        .R(1'b0));
  FDRE \adder_a_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[2]_i_1_n_0 ),
        .Q(adder_a[2]),
        .R(1'b0));
  FDRE \adder_a_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[30]_i_1_n_0 ),
        .Q(adder_a[30]),
        .R(1'b0));
  FDRE \adder_a_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[31]_i_2_n_0 ),
        .Q(adder_a[31]),
        .R(1'b0));
  FDRE \adder_a_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[3]_i_1_n_0 ),
        .Q(adder_a[3]),
        .R(1'b0));
  FDRE \adder_a_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[4]_i_1_n_0 ),
        .Q(adder_a[4]),
        .R(1'b0));
  FDRE \adder_a_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[5]_i_1_n_0 ),
        .Q(adder_a[5]),
        .R(1'b0));
  FDRE \adder_a_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[6]_i_1_n_0 ),
        .Q(adder_a[6]),
        .R(1'b0));
  FDRE \adder_a_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[7]_i_1_n_0 ),
        .Q(adder_a[7]),
        .R(1'b0));
  FDRE \adder_a_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[8]_i_1_n_0 ),
        .Q(adder_a[8]),
        .R(1'b0));
  FDRE \adder_a_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_a[9]_i_1_n_0 ),
        .Q(adder_a[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000240)) 
    adder_a_stb_i_2
       (.I0(opcode_2[2]),
        .I1(opcode_2[1]),
        .I2(opcode_2[3]),
        .I3(opcode_2[4]),
        .I4(opcode_2[0]),
        .O(adder_a_stb_reg_1));
  LUT3 #(
    .INIT(8'h40)) 
    adder_a_stb_i_3
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(adder_a_stb_reg_0));
  FDRE adder_a_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_a_ack_reg),
        .Q(adder_a_stb),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'hA959)) 
    \adder_b[31]_i_1 
       (.I0(opcode_2[1]),
        .I1(register_b[31]),
        .I2(operand_b1),
        .I3(result[31]),
        .O(\adder_b[31]_i_1_n_0 ));
  FDRE \adder_b_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[0]),
        .Q(\adder_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \adder_b_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[10]),
        .Q(\adder_b_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \adder_b_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[11]),
        .Q(\adder_b_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \adder_b_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[12]),
        .Q(\adder_b_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \adder_b_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[13]),
        .Q(\adder_b_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \adder_b_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[14]),
        .Q(\adder_b_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \adder_b_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[15]),
        .Q(\adder_b_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \adder_b_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[16]),
        .Q(\adder_b_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \adder_b_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[17]),
        .Q(\adder_b_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \adder_b_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[18]),
        .Q(\adder_b_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \adder_b_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[19]),
        .Q(\adder_b_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \adder_b_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[1]),
        .Q(\adder_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \adder_b_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[20]),
        .Q(\adder_b_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \adder_b_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[21]),
        .Q(\adder_b_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \adder_b_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[22]),
        .Q(\adder_b_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \adder_b_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[23]),
        .Q(\adder_b_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \adder_b_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[24]),
        .Q(\adder_b_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \adder_b_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[25]),
        .Q(\adder_b_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \adder_b_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[26]),
        .Q(\adder_b_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \adder_b_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[27]),
        .Q(\adder_b_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \adder_b_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[28]),
        .Q(\adder_b_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \adder_b_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[29]),
        .Q(\adder_b_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \adder_b_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[2]),
        .Q(\adder_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \adder_b_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[30]),
        .Q(\adder_b_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \adder_b_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(\adder_b[31]_i_1_n_0 ),
        .Q(\adder_b_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \adder_b_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[3]),
        .Q(\adder_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \adder_b_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[4]),
        .Q(\adder_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \adder_b_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[5]),
        .Q(\adder_b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \adder_b_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[6]),
        .Q(\adder_b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \adder_b_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[7]),
        .Q(\adder_b_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \adder_b_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[8]),
        .Q(\adder_b_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \adder_b_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\adder_a[31]_i_1_n_0 ),
        .D(store_data[9]),
        .Q(\adder_b_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    adder_b_stb_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .O(adder_b_stb_reg_0));
  FDRE adder_b_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_b_ack_reg_0),
        .Q(adder_b_stb),
        .R(INTERNAL_RST_reg));
  adder adder_inst
       (.E(write_enable),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .Q(Q),
        .\adder_a_reg[31] (adder_a),
        .adder_a_stb_reg(adder_a_stb),
        .\adder_b_reg[31] ({\adder_b_reg_n_0_[31] ,\adder_b_reg_n_0_[30] ,\adder_b_reg_n_0_[29] ,\adder_b_reg_n_0_[28] ,\adder_b_reg_n_0_[27] ,\adder_b_reg_n_0_[26] ,\adder_b_reg_n_0_[25] ,\adder_b_reg_n_0_[24] ,\adder_b_reg_n_0_[23] ,\adder_b_reg_n_0_[22] ,\adder_b_reg_n_0_[21] ,\adder_b_reg_n_0_[20] ,\adder_b_reg_n_0_[19] ,\adder_b_reg_n_0_[18] ,\adder_b_reg_n_0_[17] ,\adder_b_reg_n_0_[16] ,\adder_b_reg_n_0_[15] ,\adder_b_reg_n_0_[14] ,\adder_b_reg_n_0_[13] ,\adder_b_reg_n_0_[12] ,\adder_b_reg_n_0_[11] ,\adder_b_reg_n_0_[10] ,\adder_b_reg_n_0_[9] ,\adder_b_reg_n_0_[8] ,\adder_b_reg_n_0_[7] ,\adder_b_reg_n_0_[6] ,\adder_b_reg_n_0_[5] ,\adder_b_reg_n_0_[4] ,\adder_b_reg_n_0_[3] ,\adder_b_reg_n_0_[2] ,\adder_b_reg_n_0_[1] ,\adder_b_reg_n_0_[0] }),
        .adder_b_stb_reg(adder_b_stb),
        .adder_z_ack_reg(adder_z_ack),
        .divider_z_ack_reg(divider_z_ack),
        .\opcode_2_reg[1] (\result[31]_i_4_n_0 ),
        .output_z({adder_z[31],adder_z[13:12],adder_z[10:3],adder_z[0]}),
        .\result_reg[11] (adder_inst_n_35),
        .\result_reg[14] (adder_inst_n_34),
        .\result_reg[15] (adder_inst_n_33),
        .\result_reg[16] (adder_inst_n_32),
        .\result_reg[17] (adder_inst_n_31),
        .\result_reg[18] (adder_inst_n_30),
        .\result_reg[19] (adder_inst_n_29),
        .\result_reg[1] (adder_inst_n_37),
        .\result_reg[20] (adder_inst_n_28),
        .\result_reg[21] (adder_inst_n_27),
        .\result_reg[22] (adder_inst_n_26),
        .\result_reg[23] (adder_inst_n_25),
        .\result_reg[24] (adder_inst_n_24),
        .\result_reg[25] (adder_inst_n_23),
        .\result_reg[26] (adder_inst_n_22),
        .\result_reg[27] (adder_inst_n_21),
        .\result_reg[28] (adder_inst_n_20),
        .\result_reg[29] (adder_inst_n_19),
        .\result_reg[2] (adder_inst_n_36),
        .\result_reg[30] (adder_inst_n_6),
        .s_input_a_ack_reg_0(adder_a_ack),
        .s_input_a_ack_reg_1(multiplier_inst_n_34),
        .s_input_b_ack_reg_0(adder_b_ack),
        .\s_output_z_reg[30]_0 ({divider_z[30:14],divider_z[11],divider_z[2:1]}),
        .s_output_z_stb_reg_0(adder_z_stb),
        .s_output_z_stb_reg_1(divider_z_stb),
        .\state_reg[2] (multiplier_inst_n_36),
        .\state_reg[3] (\result[31]_i_6_n_0 ),
        .\state_reg[4] (adder_inst_n_1),
        .\state_reg[4]_0 (adder_inst_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    adder_z_ack_i_2
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(adder_z_ack_reg_0));
  FDRE adder_z_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_output_z_stb_reg_0),
        .Q(adder_z_ack),
        .R(INTERNAL_RST_reg));
  FDRE \address_a_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[0]),
        .Q(address_a_2[0]),
        .R(1'b0));
  FDRE \address_a_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[1]),
        .Q(address_a_2[1]),
        .R(1'b0));
  FDRE \address_a_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[2]),
        .Q(address_a_2[2]),
        .R(1'b0));
  FDRE \address_a_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[3]),
        .Q(address_a_2[3]),
        .R(1'b0));
  FDRE \address_b_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_35),
        .Q(address_b_2[0]),
        .R(1'b0));
  FDRE \address_b_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_34),
        .Q(address_b_2[1]),
        .R(1'b0));
  FDRE \address_b_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_33),
        .Q(address_b_2[2]),
        .R(1'b0));
  FDRE \address_b_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_32),
        .Q(address_b_2[3]),
        .R(1'b0));
  FDRE \address_z_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[0]),
        .Q(address_z_2[0]),
        .R(1'b0));
  FDRE \address_z_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[1]),
        .Q(address_z_2[1]),
        .R(1'b0));
  FDRE \address_z_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[2]),
        .Q(address_z_2[2]),
        .R(1'b0));
  FDRE \address_z_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[3]),
        .Q(address_z_2[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00100000)) 
    \address_z_3[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[0]),
        .O(\address_z_3[3]_i_1_n_0 ));
  FDRE \address_z_3_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[0]),
        .Q(address_z_3[0]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[1]),
        .Q(address_z_3[1]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[2]),
        .Q(address_z_3[2]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[3]),
        .Q(address_z_3[3]),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'h00000800)) 
    \divider_a[31]_i_1 
       (.I0(Q[0]),
        .I1(opcode_20),
        .I2(\divider_a[31]_i_2_n_0 ),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .O(\divider_a[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \divider_a[31]_i_2 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .O(\divider_a[31]_i_2_n_0 ));
  FDRE \divider_a_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[0]_i_1_n_0 ),
        .Q(divider_a[0]),
        .R(1'b0));
  FDRE \divider_a_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[10]_i_1_n_0 ),
        .Q(divider_a[10]),
        .R(1'b0));
  FDRE \divider_a_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[11]_i_1_n_0 ),
        .Q(divider_a[11]),
        .R(1'b0));
  FDRE \divider_a_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[12]_i_1_n_0 ),
        .Q(divider_a[12]),
        .R(1'b0));
  FDRE \divider_a_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[13]_i_1_n_0 ),
        .Q(divider_a[13]),
        .R(1'b0));
  FDRE \divider_a_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[14]_i_1_n_0 ),
        .Q(divider_a[14]),
        .R(1'b0));
  FDRE \divider_a_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[15]_i_1_n_0 ),
        .Q(divider_a[15]),
        .R(1'b0));
  FDRE \divider_a_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[16]_i_1_n_0 ),
        .Q(divider_a[16]),
        .R(1'b0));
  FDRE \divider_a_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[17]_i_1_n_0 ),
        .Q(divider_a[17]),
        .R(1'b0));
  FDRE \divider_a_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[18]_i_1_n_0 ),
        .Q(divider_a[18]),
        .R(1'b0));
  FDRE \divider_a_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[19]_i_1_n_0 ),
        .Q(divider_a[19]),
        .R(1'b0));
  FDRE \divider_a_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[1]_i_1_n_0 ),
        .Q(divider_a[1]),
        .R(1'b0));
  FDRE \divider_a_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[20]_i_1_n_0 ),
        .Q(divider_a[20]),
        .R(1'b0));
  FDRE \divider_a_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[21]_i_1_n_0 ),
        .Q(divider_a[21]),
        .R(1'b0));
  FDRE \divider_a_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[22]_i_1_n_0 ),
        .Q(divider_a[22]),
        .R(1'b0));
  FDRE \divider_a_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[23]_i_1_n_0 ),
        .Q(divider_a[23]),
        .R(1'b0));
  FDRE \divider_a_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[24]_i_1_n_0 ),
        .Q(divider_a[24]),
        .R(1'b0));
  FDRE \divider_a_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[25]_i_1_n_0 ),
        .Q(divider_a[25]),
        .R(1'b0));
  FDRE \divider_a_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[26]_i_1_n_0 ),
        .Q(divider_a[26]),
        .R(1'b0));
  FDRE \divider_a_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[27]_i_1_n_0 ),
        .Q(divider_a[27]),
        .R(1'b0));
  FDRE \divider_a_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[28]_i_1_n_0 ),
        .Q(divider_a[28]),
        .R(1'b0));
  FDRE \divider_a_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[29]_i_1_n_0 ),
        .Q(divider_a[29]),
        .R(1'b0));
  FDRE \divider_a_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[2]_i_1_n_0 ),
        .Q(divider_a[2]),
        .R(1'b0));
  FDRE \divider_a_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[30]_i_1_n_0 ),
        .Q(divider_a[30]),
        .R(1'b0));
  FDRE \divider_a_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[31]_i_2_n_0 ),
        .Q(divider_a[31]),
        .R(1'b0));
  FDRE \divider_a_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[3]_i_1_n_0 ),
        .Q(divider_a[3]),
        .R(1'b0));
  FDRE \divider_a_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[4]_i_1_n_0 ),
        .Q(divider_a[4]),
        .R(1'b0));
  FDRE \divider_a_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[5]_i_1_n_0 ),
        .Q(divider_a[5]),
        .R(1'b0));
  FDRE \divider_a_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[6]_i_1_n_0 ),
        .Q(divider_a[6]),
        .R(1'b0));
  FDRE \divider_a_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[7]_i_1_n_0 ),
        .Q(divider_a[7]),
        .R(1'b0));
  FDRE \divider_a_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[8]_i_1_n_0 ),
        .Q(divider_a[8]),
        .R(1'b0));
  FDRE \divider_a_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(\adder_a[9]_i_1_n_0 ),
        .Q(divider_a[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    divider_a_stb_i_2
       (.I0(opcode_2[3]),
        .I1(opcode_2[4]),
        .I2(opcode_2[2]),
        .I3(opcode_2[0]),
        .I4(opcode_2[1]),
        .O(divider_a_stb_reg_1));
  LUT5 #(
    .INIT(32'hFFFEEFFF)) 
    divider_a_stb_i_3
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(divider_a_stb_reg_0));
  FDRE divider_a_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state_reg[0]_0 ),
        .Q(divider_a_stb),
        .R(INTERNAL_RST_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[10]_i_1 
       (.I0(result[10]),
        .I1(operand_b1),
        .I2(register_b[10]),
        .O(store_data[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[11]_i_1 
       (.I0(result[11]),
        .I1(operand_b1),
        .I2(register_b[11]),
        .O(store_data[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[12]_i_1 
       (.I0(result[12]),
        .I1(operand_b1),
        .I2(register_b[12]),
        .O(store_data[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[13]_i_1 
       (.I0(result[13]),
        .I1(operand_b1),
        .I2(register_b[13]),
        .O(store_data[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[14]_i_1 
       (.I0(result[14]),
        .I1(operand_b1),
        .I2(register_b[14]),
        .O(store_data[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[15]_i_1 
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .O(store_data[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[16]_i_1 
       (.I0(result[16]),
        .I1(operand_b1),
        .I2(register_b[16]),
        .O(store_data[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[17]_i_1 
       (.I0(result[17]),
        .I1(operand_b1),
        .I2(register_b[17]),
        .O(store_data[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[18]_i_1 
       (.I0(result[18]),
        .I1(operand_b1),
        .I2(register_b[18]),
        .O(store_data[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[19]_i_1 
       (.I0(result[19]),
        .I1(operand_b1),
        .I2(register_b[19]),
        .O(store_data[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[20]_i_1 
       (.I0(result[20]),
        .I1(operand_b1),
        .I2(register_b[20]),
        .O(store_data[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[21]_i_1 
       (.I0(result[21]),
        .I1(operand_b1),
        .I2(register_b[21]),
        .O(store_data[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[22]_i_1 
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .O(store_data[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[23]_i_1 
       (.I0(result[23]),
        .I1(operand_b1),
        .I2(register_b[23]),
        .O(store_data[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[24]_i_1 
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .O(store_data[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[25]_i_1 
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .O(store_data[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[26]_i_1 
       (.I0(result[26]),
        .I1(operand_b1),
        .I2(register_b[26]),
        .O(store_data[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[27]_i_1 
       (.I0(result[27]),
        .I1(operand_b1),
        .I2(register_b[27]),
        .O(store_data[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[28]_i_1 
       (.I0(result[28]),
        .I1(operand_b1),
        .I2(register_b[28]),
        .O(store_data[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[29]_i_1 
       (.I0(result[29]),
        .I1(operand_b1),
        .I2(register_b[29]),
        .O(store_data[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[30]_i_1 
       (.I0(result[30]),
        .I1(operand_b1),
        .I2(register_b[30]),
        .O(store_data[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[31]_i_1 
       (.I0(result[31]),
        .I1(operand_b1),
        .I2(register_b[31]),
        .O(store_data[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[8]_i_1 
       (.I0(result[8]),
        .I1(operand_b1),
        .I2(register_b[8]),
        .O(store_data[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divider_b[9]_i_1 
       (.I0(result[9]),
        .I1(operand_b1),
        .I2(register_b[9]),
        .O(store_data[9]));
  FDRE \divider_b_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[0]),
        .Q(divider_b[0]),
        .R(1'b0));
  FDRE \divider_b_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[10]),
        .Q(divider_b[10]),
        .R(1'b0));
  FDRE \divider_b_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[11]),
        .Q(divider_b[11]),
        .R(1'b0));
  FDRE \divider_b_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[12]),
        .Q(divider_b[12]),
        .R(1'b0));
  FDRE \divider_b_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[13]),
        .Q(divider_b[13]),
        .R(1'b0));
  FDRE \divider_b_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[14]),
        .Q(divider_b[14]),
        .R(1'b0));
  FDRE \divider_b_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[15]),
        .Q(divider_b[15]),
        .R(1'b0));
  FDRE \divider_b_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[16]),
        .Q(divider_b[16]),
        .R(1'b0));
  FDRE \divider_b_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[17]),
        .Q(divider_b[17]),
        .R(1'b0));
  FDRE \divider_b_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[18]),
        .Q(divider_b[18]),
        .R(1'b0));
  FDRE \divider_b_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[19]),
        .Q(divider_b[19]),
        .R(1'b0));
  FDRE \divider_b_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[1]),
        .Q(divider_b[1]),
        .R(1'b0));
  FDRE \divider_b_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[20]),
        .Q(divider_b[20]),
        .R(1'b0));
  FDRE \divider_b_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[21]),
        .Q(divider_b[21]),
        .R(1'b0));
  FDRE \divider_b_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[22]),
        .Q(divider_b[22]),
        .R(1'b0));
  FDRE \divider_b_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[23]),
        .Q(divider_b[23]),
        .R(1'b0));
  FDRE \divider_b_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[24]),
        .Q(divider_b[24]),
        .R(1'b0));
  FDRE \divider_b_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[25]),
        .Q(divider_b[25]),
        .R(1'b0));
  FDRE \divider_b_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[26]),
        .Q(divider_b[26]),
        .R(1'b0));
  FDRE \divider_b_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[27]),
        .Q(divider_b[27]),
        .R(1'b0));
  FDRE \divider_b_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[28]),
        .Q(divider_b[28]),
        .R(1'b0));
  FDRE \divider_b_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[29]),
        .Q(divider_b[29]),
        .R(1'b0));
  FDRE \divider_b_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[2]),
        .Q(divider_b[2]),
        .R(1'b0));
  FDRE \divider_b_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[30]),
        .Q(divider_b[30]),
        .R(1'b0));
  FDRE \divider_b_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[31]),
        .Q(divider_b[31]),
        .R(1'b0));
  FDRE \divider_b_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[3]),
        .Q(divider_b[3]),
        .R(1'b0));
  FDRE \divider_b_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[4]),
        .Q(divider_b[4]),
        .R(1'b0));
  FDRE \divider_b_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[5]),
        .Q(divider_b[5]),
        .R(1'b0));
  FDRE \divider_b_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[6]),
        .Q(divider_b[6]),
        .R(1'b0));
  FDRE \divider_b_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[7]),
        .Q(divider_b[7]),
        .R(1'b0));
  FDRE \divider_b_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[8]),
        .Q(divider_b[8]),
        .R(1'b0));
  FDRE \divider_b_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\divider_a[31]_i_1_n_0 ),
        .D(store_data[9]),
        .Q(divider_b[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    divider_b_stb_i_2
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(divider_b_stb_reg_0));
  FDRE divider_b_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_b_ack_reg),
        .Q(divider_b_stb),
        .R(INTERNAL_RST_reg));
  divider divider_inst
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .Q(Q),
        .\divider_a_reg[31] (divider_a),
        .divider_a_stb_reg(divider_a_stb),
        .\divider_b_reg[31] (divider_b),
        .divider_b_stb_reg(divider_b_stb),
        .divider_z_ack(divider_z_ack),
        .divider_z_ack_reg(divider_z_ack_reg_1),
        .divider_z_stb(divider_z_stb),
        .output_z({divider_z[30:14],divider_z[11],divider_z[2:1]}),
        .\result_reg[0] (divider_inst_n_31),
        .\result_reg[10] (divider_inst_n_23),
        .\result_reg[12] (divider_inst_n_22),
        .\result_reg[13] (divider_inst_n_21),
        .\result_reg[31] (divider_inst_n_0),
        .\result_reg[3] (divider_inst_n_30),
        .\result_reg[4] (divider_inst_n_29),
        .\result_reg[5] (divider_inst_n_28),
        .\result_reg[6] (divider_inst_n_27),
        .\result_reg[7] (divider_inst_n_26),
        .\result_reg[8] (divider_inst_n_25),
        .\result_reg[9] (divider_inst_n_24),
        .s_input_a_ack_reg_0(divider_a_ack),
        .s_input_a_ack_reg_1(adder_inst_n_4),
        .s_input_b_ack_reg_0(divider_b_ack),
        .\s_output_z_reg[31]_0 ({adder_z[31],adder_z[13:12],adder_z[10:3],adder_z[0]}),
        .\state_reg[1] (adder_inst_n_1),
        .\state_reg[4] (divider_inst_n_32));
  LUT2 #(
    .INIT(4'h2)) 
    divider_z_ack_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(divider_z_ack_reg_0));
  FDRE divider_z_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_output_z_stb_reg),
        .Q(divider_z_ack),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \float_to_int_in[31]_i_1 
       (.I0(opcode_2[4]),
        .I1(opcode_2[0]),
        .I2(program_counter_reg_rep_1_0),
        .I3(opcode_2[1]),
        .I4(\float_to_int_in[31]_i_2_n_0 ),
        .I5(\write_output[31]_i_4_n_0 ),
        .O(\float_to_int_in[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \float_to_int_in[31]_i_2 
       (.I0(opcode_2[3]),
        .I1(opcode_2[2]),
        .O(\float_to_int_in[31]_i_2_n_0 ));
  FDRE \float_to_int_in_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[0] ),
        .Q(float_to_int_in[0]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[10] ),
        .Q(float_to_int_in[10]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[11] ),
        .Q(float_to_int_in[11]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[12] ),
        .Q(float_to_int_in[12]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[13] ),
        .Q(float_to_int_in[13]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[14] ),
        .Q(float_to_int_in[14]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[15] ),
        .Q(float_to_int_in[15]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[16] ),
        .Q(float_to_int_in[16]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[17] ),
        .Q(float_to_int_in[17]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[18] ),
        .Q(float_to_int_in[18]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[19] ),
        .Q(float_to_int_in[19]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[1] ),
        .Q(float_to_int_in[1]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[20] ),
        .Q(float_to_int_in[20]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[21] ),
        .Q(float_to_int_in[21]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[22] ),
        .Q(float_to_int_in[22]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[23] ),
        .Q(float_to_int_in[23]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[24] ),
        .Q(float_to_int_in[24]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[25] ),
        .Q(float_to_int_in[25]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[26] ),
        .Q(float_to_int_in[26]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[27] ),
        .Q(float_to_int_in[27]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[28] ),
        .Q(float_to_int_in[28]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[29] ),
        .Q(float_to_int_in[29]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[2] ),
        .Q(float_to_int_in[2]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[30] ),
        .Q(float_to_int_in[30]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[31] ),
        .Q(float_to_int_in[31]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[3] ),
        .Q(float_to_int_in[3]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[4] ),
        .Q(float_to_int_in[4]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[5] ),
        .Q(float_to_int_in[5]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[6] ),
        .Q(float_to_int_in[6]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[7] ),
        .Q(float_to_int_in[7]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[8] ),
        .Q(float_to_int_in[8]),
        .R(1'b0));
  FDRE \float_to_int_in_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\float_to_int_in[31]_i_1_n_0 ),
        .D(\a_lo_reg_n_0_[9] ),
        .Q(float_to_int_in[9]),
        .R(1'b0));
  FDRE float_to_int_in_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_a_ack_reg_1),
        .Q(float_to_int_in_stb),
        .R(INTERNAL_RST_reg));
  float_to_int float_to_int_inst
       (.D({float_to_int_inst_n_0,float_to_int_inst_n_1,float_to_int_inst_n_2,float_to_int_inst_n_3,float_to_int_inst_n_4,float_to_int_inst_n_5,float_to_int_inst_n_6,float_to_int_inst_n_7,float_to_int_inst_n_8,float_to_int_inst_n_9,float_to_int_inst_n_10,float_to_int_inst_n_11,float_to_int_inst_n_12,float_to_int_inst_n_13,float_to_int_inst_n_14,float_to_int_inst_n_15,float_to_int_inst_n_16,float_to_int_inst_n_17,float_to_int_inst_n_18,float_to_int_inst_n_19,float_to_int_inst_n_20,float_to_int_inst_n_21,float_to_int_inst_n_22,float_to_int_inst_n_23,float_to_int_inst_n_24,float_to_int_inst_n_25,float_to_int_inst_n_26,float_to_int_inst_n_27,float_to_int_inst_n_28,float_to_int_inst_n_29,float_to_int_inst_n_30,float_to_int_inst_n_31}),
        .E(float_to_int_inst_n_32),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .\FSM_sequential_state_reg[0]_0 (float_to_int_inst_n_34),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .Q(Q),
        .\a_reg[0]_0 (float_to_int_in_ack),
        .\float_to_int_in_reg[31] (float_to_int_in),
        .float_to_int_in_stb_reg(float_to_int_in_stb),
        .float_to_int_out_ack_reg(float_to_int_out_ack),
        .int_to_float_out_ack_reg(int_to_float_inst_n_1),
        .opcode_20(opcode_20),
        .\opcode_2_reg[1] (opcode_2[1:0]),
        .\opcode_2_reg[2] (\a_lo[31]_i_4_n_0 ),
        .\result_reg[0] (\adder_a[0]_i_1_n_0 ),
        .\result_reg[10] (\adder_a[10]_i_1_n_0 ),
        .\result_reg[11] (\adder_a[11]_i_1_n_0 ),
        .\result_reg[12] (\adder_a[12]_i_1_n_0 ),
        .\result_reg[13] (\adder_a[13]_i_1_n_0 ),
        .\result_reg[14] (\adder_a[14]_i_1_n_0 ),
        .\result_reg[15] (\adder_a[15]_i_1_n_0 ),
        .\result_reg[1] (\adder_a[1]_i_1_n_0 ),
        .\result_reg[2] (\adder_a[2]_i_1_n_0 ),
        .\result_reg[31] ({\adder_a[31]_i_2_n_0 ,\adder_a[30]_i_1_n_0 ,\adder_a[29]_i_1_n_0 ,\adder_a[28]_i_1_n_0 ,\adder_a[27]_i_1_n_0 ,\adder_a[26]_i_1_n_0 ,\adder_a[25]_i_1_n_0 ,\adder_a[24]_i_1_n_0 ,\adder_a[23]_i_1_n_0 ,\adder_a[22]_i_1_n_0 ,\adder_a[21]_i_1_n_0 ,\adder_a[20]_i_1_n_0 ,\adder_a[19]_i_1_n_0 ,\adder_a[18]_i_1_n_0 ,\adder_a[17]_i_1_n_0 ,\adder_a[16]_i_1_n_0 }),
        .\result_reg[3] (\adder_a[3]_i_1_n_0 ),
        .\result_reg[4] (\adder_a[4]_i_1_n_0 ),
        .\result_reg[5] (\adder_a[5]_i_1_n_0 ),
        .\result_reg[6] (\adder_a[6]_i_1_n_0 ),
        .\result_reg[7] (\adder_a[7]_i_1_n_0 ),
        .\result_reg[8] (\adder_a[8]_i_1_n_0 ),
        .\result_reg[9] (\adder_a[9]_i_1_n_0 ),
        .\s_output_z_reg[31]_0 (int_to_float_out),
        .s_output_z_stb_reg_0(float_to_int_out_stb),
        .\state_reg[3] (\a_lo[31]_i_5_n_0 ),
        .\state_reg[4] (float_to_int_inst_n_36));
  LUT2 #(
    .INIT(4'h2)) 
    float_to_int_out_ack_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(float_to_int_out_ack_reg_0));
  FDRE float_to_int_out_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_output_z_stb_reg_3),
        .Q(float_to_int_out_ack),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \int_to_float_in[31]_i_1 
       (.I0(program_counter_reg_rep_1_0),
        .I1(opcode_2[0]),
        .I2(\int_to_float_in[31]_i_2_n_0 ),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(\write_output[31]_i_4_n_0 ),
        .O(out0));
  LUT2 #(
    .INIT(4'h2)) 
    \int_to_float_in[31]_i_2 
       (.I0(opcode_2[2]),
        .I1(opcode_2[4]),
        .O(\int_to_float_in[31]_i_2_n_0 ));
  FDRE \int_to_float_in_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[0] ),
        .Q(int_to_float_in[0]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[10] ),
        .Q(int_to_float_in[10]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[11] ),
        .Q(int_to_float_in[11]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[12] ),
        .Q(int_to_float_in[12]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[13] ),
        .Q(int_to_float_in[13]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[14] ),
        .Q(int_to_float_in[14]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[15] ),
        .Q(int_to_float_in[15]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[16] ),
        .Q(int_to_float_in[16]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[17] ),
        .Q(int_to_float_in[17]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[18] ),
        .Q(int_to_float_in[18]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[19] ),
        .Q(int_to_float_in[19]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[1] ),
        .Q(int_to_float_in[1]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[20] ),
        .Q(int_to_float_in[20]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[21] ),
        .Q(int_to_float_in[21]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[22] ),
        .Q(int_to_float_in[22]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[23] ),
        .Q(int_to_float_in[23]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[24] ),
        .Q(int_to_float_in[24]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[25] ),
        .Q(int_to_float_in[25]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[26] ),
        .Q(int_to_float_in[26]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[27] ),
        .Q(int_to_float_in[27]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[28] ),
        .Q(int_to_float_in[28]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[29] ),
        .Q(int_to_float_in[29]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[2] ),
        .Q(int_to_float_in[2]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[30] ),
        .Q(int_to_float_in[30]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[31] ),
        .Q(int_to_float_in[31]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[3] ),
        .Q(int_to_float_in[3]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[4] ),
        .Q(int_to_float_in[4]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[5] ),
        .Q(int_to_float_in[5]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[6] ),
        .Q(int_to_float_in[6]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[7] ),
        .Q(int_to_float_in[7]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[8] ),
        .Q(int_to_float_in[8]),
        .R(1'b0));
  FDRE \int_to_float_in_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\a_lo_reg_n_0_[9] ),
        .Q(int_to_float_in[9]),
        .R(1'b0));
  FDRE int_to_float_in_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_a_ack_reg_0),
        .Q(int_to_float_in_stb),
        .R(INTERNAL_RST_reg));
  int_to_float int_to_float_inst
       (.E(int_to_float_inst_n_0),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .\FSM_sequential_state_reg[1]_0 (int_to_float_inst_n_1),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .Q(opcode_2[4]),
        .\a_reg[0]_0 (int_to_float_in_ack),
        .instruction0(instruction0),
        .\int_to_float_in_reg[31] (int_to_float_in),
        .int_to_float_in_stb_reg(int_to_float_in_stb),
        .int_to_float_out_ack(int_to_float_out_ack),
        .int_to_float_out_stb(int_to_float_out_stb),
        .multiplier_z_ack_reg(multiplier_inst_n_37),
        .\opcode_2_reg[2] (\state[4]_i_4_n_0 ),
        .output_z(int_to_float_out),
        .\result_reg[1] (\state[4]_i_3_n_0 ),
        .s_input_a_ack_reg_0(float_to_int_inst_n_34),
        .\state_reg[1] (\state[4]_i_5_n_0 ),
        .\state_reg[1]_0 (Q[1:0]),
        .\state_reg[2] (float_to_int_inst_n_36),
        .\state_reg[4] (int_to_float_out_ack_reg_0),
        .\state_reg[4]_0 (divider_inst_n_32),
        .\state_reg[4]_1 (\state[4]_i_17_n_0 ));
  FDRE int_to_float_out_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_output_z_stb_reg_2),
        .Q(int_to_float_out_ack),
        .R(INTERNAL_RST_reg));
  FDRE \literal_2_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_25),
        .Q(literal_2[10]),
        .R(1'b0));
  FDRE \literal_2_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_24),
        .Q(literal_2[11]),
        .R(1'b0));
  FDRE \literal_2_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_23),
        .Q(literal_2[12]),
        .R(1'b0));
  FDRE \literal_2_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_22),
        .Q(literal_2[13]),
        .R(1'b0));
  FDRE \literal_2_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_21),
        .Q(literal_2[14]),
        .R(1'b0));
  FDRE \literal_2_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_20),
        .Q(literal_2[15]),
        .R(1'b0));
  FDRE \literal_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_31),
        .Q(literal_2[4]),
        .R(1'b0));
  FDRE \literal_2_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_30),
        .Q(literal_2[5]),
        .R(1'b0));
  FDRE \literal_2_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_29),
        .Q(literal_2[6]),
        .R(1'b0));
  FDRE \literal_2_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_28),
        .Q(literal_2[7]),
        .R(1'b0));
  FDRE \literal_2_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_27),
        .Q(literal_2[8]),
        .R(1'b0));
  FDRE \literal_2_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_reg_rep_0_n_26),
        .Q(literal_2[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_0
       (.ADDRARDADDR({1'b1,\adder_a[12]_i_1_n_0 ,\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\adder_a[9]_i_1_n_0 ,\adder_a[8]_i_1_n_0 ,\adder_a[7]_i_1_n_0 ,\adder_a[6]_i_1_n_0 ,\adder_a[5]_i_1_n_0 ,\adder_a[4]_i_1_n_0 ,\adder_a[3]_i_1_n_0 ,\adder_a[2]_i_1_n_0 ,\adder_a[1]_i_1_n_0 ,\adder_a[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_0_DOADO_UNCONNECTED[31:4],load_data[3:0]}),
        .DOBDO(NLW_memory_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_0_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    memory_reg_0_i_1
       (.I0(Q[0]),
        .I1(opcode_20),
        .I2(opcode_2[4]),
        .I3(opcode_2[2]),
        .I4(opcode_2[3]),
        .I5(memory_reg_0_i_2_n_0),
        .O(memory_reg_0_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    memory_reg_0_i_2
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .O(memory_reg_0_i_2_n_0));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_1
       (.ADDRARDADDR({1'b1,\adder_a[12]_i_1_n_0 ,\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\adder_a[9]_i_1_n_0 ,\adder_a[8]_i_1_n_0 ,\adder_a[7]_i_1_n_0 ,\adder_a[6]_i_1_n_0 ,\adder_a[5]_i_1_n_0 ,\adder_a[4]_i_1_n_0 ,\adder_a[3]_i_1_n_0 ,\adder_a[2]_i_1_n_0 ,\adder_a[1]_i_1_n_0 ,\adder_a[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_1_DOADO_UNCONNECTED[31:4],load_data[7:4]}),
        .DOBDO(NLW_memory_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_ENARDEN_cooolgate_en_sig_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_1_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_1_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff0d)) 
    memory_reg_1_ENARDEN_cooolgate_en_gate_1
       (.I0(int_to_float_inst_n_0),
        .I1(\state[2]_i_1__0_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_1_ENARDEN_cooolgate_en_sig_1));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_2
       (.ADDRARDADDR({1'b1,\adder_a[12]_i_1_n_0 ,\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\adder_a[9]_i_1_n_0 ,\adder_a[8]_i_1_n_0 ,\adder_a[7]_i_1_n_0 ,\adder_a[6]_i_1_n_0 ,\adder_a[5]_i_1_n_0 ,\adder_a[4]_i_1_n_0 ,\adder_a[3]_i_1_n_0 ,\adder_a[2]_i_1_n_0 ,\adder_a[1]_i_1_n_0 ,\adder_a[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_2_DOADO_UNCONNECTED[31:4],load_data[11:8]}),
        .DOBDO(NLW_memory_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_ENARDEN_cooolgate_en_sig_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_2_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_2_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff0d)) 
    memory_reg_2_ENARDEN_cooolgate_en_gate_3
       (.I0(int_to_float_inst_n_0),
        .I1(\state[2]_i_1__0_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_2_ENARDEN_cooolgate_en_sig_2));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_3
       (.ADDRARDADDR({1'b1,\adder_a[12]_i_1_n_0 ,\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\adder_a[9]_i_1_n_0 ,\adder_a[8]_i_1_n_0 ,\adder_a[7]_i_1_n_0 ,\adder_a[6]_i_1_n_0 ,\adder_a[5]_i_1_n_0 ,\adder_a[4]_i_1_n_0 ,\adder_a[3]_i_1_n_0 ,\adder_a[2]_i_1_n_0 ,\adder_a[1]_i_1_n_0 ,\adder_a[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_3_DOADO_UNCONNECTED[31:4],load_data[15:12]}),
        .DOBDO(NLW_memory_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_ENARDEN_cooolgate_en_sig_3),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_3_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_3_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff0d)) 
    memory_reg_3_ENARDEN_cooolgate_en_gate_5
       (.I0(int_to_float_inst_n_0),
        .I1(\state[2]_i_1__0_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_3_ENARDEN_cooolgate_en_sig_3));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_4
       (.ADDRARDADDR({1'b1,\adder_a[12]_i_1_n_0 ,\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\adder_a[9]_i_1_n_0 ,\adder_a[8]_i_1_n_0 ,\adder_a[7]_i_1_n_0 ,\adder_a[6]_i_1_n_0 ,\adder_a[5]_i_1_n_0 ,\adder_a[4]_i_1_n_0 ,\adder_a[3]_i_1_n_0 ,\adder_a[2]_i_1_n_0 ,\adder_a[1]_i_1_n_0 ,\adder_a[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_4_DOADO_UNCONNECTED[31:4],load_data[19:16]}),
        .DOBDO(NLW_memory_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_4_ENARDEN_cooolgate_en_sig_4),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_4_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_4_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_4_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff0d)) 
    memory_reg_4_ENARDEN_cooolgate_en_gate_7
       (.I0(int_to_float_inst_n_0),
        .I1(\state[2]_i_1__0_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_4_ENARDEN_cooolgate_en_sig_4));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_5
       (.ADDRARDADDR({1'b1,\adder_a[12]_i_1_n_0 ,\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\adder_a[9]_i_1_n_0 ,\adder_a[8]_i_1_n_0 ,\adder_a[7]_i_1_n_0 ,\adder_a[6]_i_1_n_0 ,\adder_a[5]_i_1_n_0 ,\adder_a[4]_i_1_n_0 ,\adder_a[3]_i_1_n_0 ,\adder_a[2]_i_1_n_0 ,\adder_a[1]_i_1_n_0 ,\adder_a[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_5_DOADO_UNCONNECTED[31:4],load_data[23:20]}),
        .DOBDO(NLW_memory_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_5_ENARDEN_cooolgate_en_sig_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_5_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_5_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_5_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff0d)) 
    memory_reg_5_ENARDEN_cooolgate_en_gate_9
       (.I0(int_to_float_inst_n_0),
        .I1(\state[2]_i_1__0_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_5_ENARDEN_cooolgate_en_sig_5));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_6
       (.ADDRARDADDR({1'b1,\adder_a[12]_i_1_n_0 ,\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\adder_a[9]_i_1_n_0 ,\adder_a[8]_i_1_n_0 ,\adder_a[7]_i_1_n_0 ,\adder_a[6]_i_1_n_0 ,\adder_a[5]_i_1_n_0 ,\adder_a[4]_i_1_n_0 ,\adder_a[3]_i_1_n_0 ,\adder_a[2]_i_1_n_0 ,\adder_a[1]_i_1_n_0 ,\adder_a[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_6_DOADO_UNCONNECTED[31:4],load_data[27:24]}),
        .DOBDO(NLW_memory_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_6_ENARDEN_cooolgate_en_sig_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_6_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_6_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_6_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff0d)) 
    memory_reg_6_ENARDEN_cooolgate_en_gate_11
       (.I0(int_to_float_inst_n_0),
        .I1(\state[2]_i_1__0_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_6_ENARDEN_cooolgate_en_sig_6));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "28" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_7
       (.ADDRARDADDR({1'b1,\adder_a[12]_i_1_n_0 ,\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\adder_a[9]_i_1_n_0 ,\adder_a[8]_i_1_n_0 ,\adder_a[7]_i_1_n_0 ,\adder_a[6]_i_1_n_0 ,\adder_a[5]_i_1_n_0 ,\adder_a[4]_i_1_n_0 ,\adder_a[3]_i_1_n_0 ,\adder_a[2]_i_1_n_0 ,\adder_a[1]_i_1_n_0 ,\adder_a[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_7_DOADO_UNCONNECTED[31:4],load_data[31:28]}),
        .DOBDO(NLW_memory_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_7_ENARDEN_cooolgate_en_sig_7),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_7_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_7_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_7_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff0d)) 
    memory_reg_7_ENARDEN_cooolgate_en_gate_13
       (.I0(int_to_float_inst_n_0),
        .I1(\state[2]_i_1__0_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_7_ENARDEN_cooolgate_en_sig_7));
  LUT5 #(
    .INIT(32'h00080000)) 
    \multiplier_a[31]_i_1 
       (.I0(Q[0]),
        .I1(opcode_20),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(\multiplier_a[31]_i_2_n_0 ),
        .O(\multiplier_a[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \multiplier_a[31]_i_2 
       (.I0(opcode_2[3]),
        .I1(opcode_2[4]),
        .I2(opcode_2[2]),
        .O(\multiplier_a[31]_i_2_n_0 ));
  FDRE \multiplier_a_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[0]_i_1_n_0 ),
        .Q(multiplier_a[0]),
        .R(1'b0));
  FDRE \multiplier_a_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[10]_i_1_n_0 ),
        .Q(multiplier_a[10]),
        .R(1'b0));
  FDRE \multiplier_a_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[11]_i_1_n_0 ),
        .Q(multiplier_a[11]),
        .R(1'b0));
  FDRE \multiplier_a_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[12]_i_1_n_0 ),
        .Q(multiplier_a[12]),
        .R(1'b0));
  FDRE \multiplier_a_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[13]_i_1_n_0 ),
        .Q(multiplier_a[13]),
        .R(1'b0));
  FDRE \multiplier_a_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[14]_i_1_n_0 ),
        .Q(multiplier_a[14]),
        .R(1'b0));
  FDRE \multiplier_a_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[15]_i_1_n_0 ),
        .Q(multiplier_a[15]),
        .R(1'b0));
  FDRE \multiplier_a_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[16]_i_1_n_0 ),
        .Q(multiplier_a[16]),
        .R(1'b0));
  FDRE \multiplier_a_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[17]_i_1_n_0 ),
        .Q(multiplier_a[17]),
        .R(1'b0));
  FDRE \multiplier_a_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[18]_i_1_n_0 ),
        .Q(multiplier_a[18]),
        .R(1'b0));
  FDRE \multiplier_a_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[19]_i_1_n_0 ),
        .Q(multiplier_a[19]),
        .R(1'b0));
  FDRE \multiplier_a_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[1]_i_1_n_0 ),
        .Q(multiplier_a[1]),
        .R(1'b0));
  FDRE \multiplier_a_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[20]_i_1_n_0 ),
        .Q(multiplier_a[20]),
        .R(1'b0));
  FDRE \multiplier_a_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[21]_i_1_n_0 ),
        .Q(multiplier_a[21]),
        .R(1'b0));
  FDRE \multiplier_a_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[22]_i_1_n_0 ),
        .Q(multiplier_a[22]),
        .R(1'b0));
  FDRE \multiplier_a_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[23]_i_1_n_0 ),
        .Q(multiplier_a[23]),
        .R(1'b0));
  FDRE \multiplier_a_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[24]_i_1_n_0 ),
        .Q(multiplier_a[24]),
        .R(1'b0));
  FDRE \multiplier_a_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[25]_i_1_n_0 ),
        .Q(multiplier_a[25]),
        .R(1'b0));
  FDRE \multiplier_a_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[26]_i_1_n_0 ),
        .Q(multiplier_a[26]),
        .R(1'b0));
  FDRE \multiplier_a_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[27]_i_1_n_0 ),
        .Q(multiplier_a[27]),
        .R(1'b0));
  FDRE \multiplier_a_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[28]_i_1_n_0 ),
        .Q(multiplier_a[28]),
        .R(1'b0));
  FDRE \multiplier_a_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[29]_i_1_n_0 ),
        .Q(multiplier_a[29]),
        .R(1'b0));
  FDRE \multiplier_a_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[2]_i_1_n_0 ),
        .Q(multiplier_a[2]),
        .R(1'b0));
  FDRE \multiplier_a_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[30]_i_1_n_0 ),
        .Q(multiplier_a[30]),
        .R(1'b0));
  FDRE \multiplier_a_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[31]_i_2_n_0 ),
        .Q(multiplier_a[31]),
        .R(1'b0));
  FDRE \multiplier_a_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[3]_i_1_n_0 ),
        .Q(multiplier_a[3]),
        .R(1'b0));
  FDRE \multiplier_a_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[4]_i_1_n_0 ),
        .Q(multiplier_a[4]),
        .R(1'b0));
  FDRE \multiplier_a_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[5]_i_1_n_0 ),
        .Q(multiplier_a[5]),
        .R(1'b0));
  FDRE \multiplier_a_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[6]_i_1_n_0 ),
        .Q(multiplier_a[6]),
        .R(1'b0));
  FDRE \multiplier_a_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[7]_i_1_n_0 ),
        .Q(multiplier_a[7]),
        .R(1'b0));
  FDRE \multiplier_a_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[8]_i_1_n_0 ),
        .Q(multiplier_a[8]),
        .R(1'b0));
  FDRE \multiplier_a_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(\adder_a[9]_i_1_n_0 ),
        .Q(multiplier_a[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002F00000000000)) 
    multiplier_a_stb_i_2
       (.I0(\multiplier_a[31]_i_2_n_0 ),
        .I1(\program_counter[15]_i_7_n_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(multiplier_b_stb_reg_0),
        .O(multiplier_a_stb_reg_0));
  FDRE multiplier_a_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state_reg[0]_1 ),
        .Q(multiplier_a_stb),
        .R(INTERNAL_RST_reg));
  FDRE \multiplier_b_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[0]),
        .Q(multiplier_b[0]),
        .R(1'b0));
  FDRE \multiplier_b_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[10]),
        .Q(multiplier_b[10]),
        .R(1'b0));
  FDRE \multiplier_b_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[11]),
        .Q(multiplier_b[11]),
        .R(1'b0));
  FDRE \multiplier_b_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[12]),
        .Q(multiplier_b[12]),
        .R(1'b0));
  FDRE \multiplier_b_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[13]),
        .Q(multiplier_b[13]),
        .R(1'b0));
  FDRE \multiplier_b_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[14]),
        .Q(multiplier_b[14]),
        .R(1'b0));
  FDRE \multiplier_b_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[15]),
        .Q(multiplier_b[15]),
        .R(1'b0));
  FDRE \multiplier_b_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[16]),
        .Q(multiplier_b[16]),
        .R(1'b0));
  FDRE \multiplier_b_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[17]),
        .Q(multiplier_b[17]),
        .R(1'b0));
  FDRE \multiplier_b_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[18]),
        .Q(multiplier_b[18]),
        .R(1'b0));
  FDRE \multiplier_b_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[19]),
        .Q(multiplier_b[19]),
        .R(1'b0));
  FDRE \multiplier_b_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[1]),
        .Q(multiplier_b[1]),
        .R(1'b0));
  FDRE \multiplier_b_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[20]),
        .Q(multiplier_b[20]),
        .R(1'b0));
  FDRE \multiplier_b_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[21]),
        .Q(multiplier_b[21]),
        .R(1'b0));
  FDRE \multiplier_b_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[22]),
        .Q(multiplier_b[22]),
        .R(1'b0));
  FDRE \multiplier_b_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[23]),
        .Q(multiplier_b[23]),
        .R(1'b0));
  FDRE \multiplier_b_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[24]),
        .Q(multiplier_b[24]),
        .R(1'b0));
  FDRE \multiplier_b_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[25]),
        .Q(multiplier_b[25]),
        .R(1'b0));
  FDRE \multiplier_b_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[26]),
        .Q(multiplier_b[26]),
        .R(1'b0));
  FDRE \multiplier_b_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[27]),
        .Q(multiplier_b[27]),
        .R(1'b0));
  FDRE \multiplier_b_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[28]),
        .Q(multiplier_b[28]),
        .R(1'b0));
  FDRE \multiplier_b_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[29]),
        .Q(multiplier_b[29]),
        .R(1'b0));
  FDRE \multiplier_b_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[2]),
        .Q(multiplier_b[2]),
        .R(1'b0));
  FDRE \multiplier_b_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[30]),
        .Q(multiplier_b[30]),
        .R(1'b0));
  FDRE \multiplier_b_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[31]),
        .Q(multiplier_b[31]),
        .R(1'b0));
  FDRE \multiplier_b_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[3]),
        .Q(multiplier_b[3]),
        .R(1'b0));
  FDRE \multiplier_b_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[4]),
        .Q(multiplier_b[4]),
        .R(1'b0));
  FDRE \multiplier_b_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[5]),
        .Q(multiplier_b[5]),
        .R(1'b0));
  FDRE \multiplier_b_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[6]),
        .Q(multiplier_b[6]),
        .R(1'b0));
  FDRE \multiplier_b_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[7]),
        .Q(multiplier_b[7]),
        .R(1'b0));
  FDRE \multiplier_b_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[8]),
        .Q(multiplier_b[8]),
        .R(1'b0));
  FDRE \multiplier_b_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\multiplier_a[31]_i_1_n_0 ),
        .D(store_data[9]),
        .Q(multiplier_b[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    multiplier_b_stb_i_2
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(multiplier_b_stb_reg_0));
  FDRE multiplier_b_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_b_ack_reg_1),
        .Q(multiplier_b_stb),
        .R(INTERNAL_RST_reg));
  multiplier multiplier_inst
       (.D({multiplier_inst_n_2,multiplier_inst_n_3,multiplier_inst_n_4,multiplier_inst_n_5,multiplier_inst_n_6,multiplier_inst_n_7,multiplier_inst_n_8,multiplier_inst_n_9,multiplier_inst_n_10,multiplier_inst_n_11,multiplier_inst_n_12,multiplier_inst_n_13,multiplier_inst_n_14,multiplier_inst_n_15,multiplier_inst_n_16,multiplier_inst_n_17,multiplier_inst_n_18,multiplier_inst_n_19,multiplier_inst_n_20,multiplier_inst_n_21,multiplier_inst_n_22,multiplier_inst_n_23,multiplier_inst_n_24,multiplier_inst_n_25,multiplier_inst_n_26,multiplier_inst_n_27,multiplier_inst_n_28,multiplier_inst_n_29,multiplier_inst_n_30,multiplier_inst_n_31,multiplier_inst_n_32,multiplier_inst_n_33}),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .Q(Q),
        .\a_reg[31]_0 (multiplier_a_ack),
        .\b_reg[0]_0 (multiplier_b_ack),
        .load_data(load_data[3]),
        .memory_reg_0(\result[1]_i_3_n_0 ),
        .memory_reg_0_0(\result[2]_i_3_n_0 ),
        .memory_reg_2(\result[11]_i_3_n_0 ),
        .memory_reg_3(\result[14]_i_3_n_0 ),
        .memory_reg_3_0(\result[15]_i_3_n_0 ),
        .memory_reg_4(\result[16]_i_3_n_0 ),
        .memory_reg_4_0(\result[17]_i_3_n_0 ),
        .memory_reg_4_1(\result[18]_i_3_n_0 ),
        .memory_reg_4_2(\result[19]_i_3_n_0 ),
        .memory_reg_5(\result[20]_i_3_n_0 ),
        .memory_reg_5_0(\result[21]_i_3_n_0 ),
        .memory_reg_5_1(\result[22]_i_3_n_0 ),
        .memory_reg_5_2(\result[23]_i_3_n_0 ),
        .memory_reg_6(\result[24]_i_3_n_0 ),
        .memory_reg_6_0(\result[25]_i_3_n_0 ),
        .memory_reg_6_1(\result[26]_i_3_n_0 ),
        .memory_reg_6_2(\result[27]_i_3_n_0 ),
        .memory_reg_7(\result[28]_i_3_n_0 ),
        .memory_reg_7_0(\result[29]_i_3_n_0 ),
        .memory_reg_7_1(\result[30]_i_3_n_0 ),
        .\multiplier_a_reg[31] (multiplier_a),
        .multiplier_a_stb_reg(multiplier_a_stb),
        .\multiplier_b_reg[31] (multiplier_b),
        .multiplier_b_stb_reg(multiplier_b_stb),
        .multiplier_b_stb_reg_0(multiplier_b_stb_reg_1),
        .multiplier_z_ack_reg(multiplier_z_ack),
        .\opcode_2_reg[0] (\result[0]_i_3_n_0 ),
        .\opcode_2_reg[1] (\result[4]_i_3_n_0 ),
        .\opcode_2_reg[1]_0 (\result[4]_i_4_n_0 ),
        .\opcode_2_reg[1]_1 (\result[5]_i_3_n_0 ),
        .\opcode_2_reg[1]_10 (\result[9]_i_4_n_0 ),
        .\opcode_2_reg[1]_11 (\result[10]_i_3_n_0 ),
        .\opcode_2_reg[1]_12 (\result[10]_i_4_n_0 ),
        .\opcode_2_reg[1]_13 (\result[12]_i_3_n_0 ),
        .\opcode_2_reg[1]_14 (\result[12]_i_4_n_0 ),
        .\opcode_2_reg[1]_15 (\result[13]_i_3_n_0 ),
        .\opcode_2_reg[1]_16 (\result[13]_i_4_n_0 ),
        .\opcode_2_reg[1]_17 (\result[31]_i_8_n_0 ),
        .\opcode_2_reg[1]_2 (\result[5]_i_4_n_0 ),
        .\opcode_2_reg[1]_3 (\result[6]_i_3_n_0 ),
        .\opcode_2_reg[1]_4 (\result[6]_i_4_n_0 ),
        .\opcode_2_reg[1]_5 (\result[7]_i_3_n_0 ),
        .\opcode_2_reg[1]_6 (\result[7]_i_4_n_0 ),
        .\opcode_2_reg[1]_7 (\result[8]_i_3_n_0 ),
        .\opcode_2_reg[1]_8 (\result[8]_i_4_n_0 ),
        .\opcode_2_reg[1]_9 (\result[9]_i_3_n_0 ),
        .\opcode_2_reg[2] (\result[0]_i_4_n_0 ),
        .\result_reg[31] (multiplier_inst_n_36),
        .\result_reg[31]_0 (multiplier_inst_n_37),
        .\s_output_z_reg[0]_0 (divider_inst_n_31),
        .\s_output_z_reg[10]_0 (divider_inst_n_23),
        .\s_output_z_reg[11]_0 (adder_inst_n_35),
        .\s_output_z_reg[12]_0 (divider_inst_n_22),
        .\s_output_z_reg[13]_0 (divider_inst_n_21),
        .\s_output_z_reg[14]_0 (adder_inst_n_34),
        .\s_output_z_reg[15]_0 (adder_inst_n_33),
        .\s_output_z_reg[16]_0 (adder_inst_n_32),
        .\s_output_z_reg[17]_0 (adder_inst_n_31),
        .\s_output_z_reg[18]_0 (adder_inst_n_30),
        .\s_output_z_reg[19]_0 (adder_inst_n_29),
        .\s_output_z_reg[1]_0 (adder_inst_n_37),
        .\s_output_z_reg[20]_0 (adder_inst_n_28),
        .\s_output_z_reg[21]_0 (adder_inst_n_27),
        .\s_output_z_reg[22]_0 (adder_inst_n_26),
        .\s_output_z_reg[23]_0 (adder_inst_n_25),
        .\s_output_z_reg[24]_0 (adder_inst_n_24),
        .\s_output_z_reg[25]_0 (adder_inst_n_23),
        .\s_output_z_reg[26]_0 (adder_inst_n_22),
        .\s_output_z_reg[27]_0 (adder_inst_n_21),
        .\s_output_z_reg[28]_0 (adder_inst_n_20),
        .\s_output_z_reg[29]_0 (adder_inst_n_19),
        .\s_output_z_reg[2]_0 (adder_inst_n_36),
        .\s_output_z_reg[30]_0 (adder_inst_n_6),
        .\s_output_z_reg[31]_0 (divider_inst_n_0),
        .\s_output_z_reg[3]_0 (divider_inst_n_30),
        .\s_output_z_reg[4]_0 (divider_inst_n_29),
        .\s_output_z_reg[5]_0 (divider_inst_n_28),
        .\s_output_z_reg[6]_0 (divider_inst_n_27),
        .\s_output_z_reg[7]_0 (divider_inst_n_26),
        .\s_output_z_reg[8]_0 (divider_inst_n_25),
        .\s_output_z_reg[9]_0 (divider_inst_n_24),
        .s_output_z_stb_reg_0(multiplier_z_stb),
        .\state_reg[3]_0 (\result[0]_i_2_n_0 ),
        .\state_reg[3]_1 (\result[3]_i_3_n_0 ),
        .\state_reg[3]_10 (\result[13]_i_2_n_0 ),
        .\state_reg[3]_11 (\result[31]_i_7_n_0 ),
        .\state_reg[3]_2 (\result[4]_i_2_n_0 ),
        .\state_reg[3]_3 (\result[5]_i_2_n_0 ),
        .\state_reg[3]_4 (\result[6]_i_2_n_0 ),
        .\state_reg[3]_5 (\result[7]_i_2_n_0 ),
        .\state_reg[3]_6 (\result[8]_i_2_n_0 ),
        .\state_reg[3]_7 (\result[9]_i_2_n_0 ),
        .\state_reg[3]_8 (\result[10]_i_2_n_0 ),
        .\state_reg[3]_9 (\result[12]_i_2_n_0 ),
        .\state_reg[4] (multiplier_inst_n_34),
        .\timer_clock_reg[31] (\result[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    multiplier_z_ack_i_2
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(int_to_float_out_ack_reg_0));
  FDRE multiplier_z_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_output_z_stb_reg_1),
        .Q(multiplier_z_ack),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h0004)) 
    \opcode_2[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(opcode_20));
  FDRE \opcode_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[0]),
        .Q(opcode_2[0]),
        .R(1'b0));
  FDRE \opcode_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[1]),
        .Q(opcode_2[1]),
        .R(1'b0));
  FDRE \opcode_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[2]),
        .Q(opcode_2[2]),
        .R(1'b0));
  FDRE \opcode_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[3]),
        .Q(opcode_2[3]),
        .R(1'b0));
  FDRE \opcode_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[4]),
        .Q(opcode_2[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080F0FF8088F0FF)) 
    \program_counter[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\program_counter[0]_i_2_n_0 ),
        .I3(\program_counter[0]_i_3_n_0 ),
        .I4(\program_counter_reg_n_0_[0] ),
        .I5(\program_counter[15]_i_4_n_0 ),
        .O(\program_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22020002)) 
    \program_counter[0]_i_2 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(\program_counter_reg_n_0_[0] ),
        .I3(\multiplier_a[31]_i_2_n_0 ),
        .I4(\adder_a[0]_i_1_n_0 ),
        .I5(\program_counter[0]_i_4_n_0 ),
        .O(\program_counter[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[0]_i_3 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(address_b_2[0]),
        .O(\program_counter[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80008088)) 
    \program_counter[0]_i_4 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(address_b_2[0]),
        .I3(\program_counter[14]_i_6_n_0 ),
        .I4(\program_counter_reg_n_0_[0] ),
        .I5(\program_counter[0]_i_5_n_0 ),
        .O(\program_counter[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAABAAABAB)) 
    \program_counter[0]_i_5 
       (.I0(program_counter_reg_rep_1_0),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(address_b_2[0]),
        .I4(\a_lo[31]_i_4_n_0 ),
        .I5(\program_counter_reg_n_0_[0] ),
        .O(\program_counter[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3333EFEF2223)) 
    \program_counter[10]_i_1 
       (.I0(\program_counter[10]_i_2_n_0 ),
        .I1(program_counter_reg_rep_1_0),
        .I2(\program_counter[10]_i_3_n_0 ),
        .I3(\program_counter[15]_i_4_n_0 ),
        .I4(\program_counter_reg[12]_i_3_n_6 ),
        .I5(\program_counter[10]_i_4_n_0 ),
        .O(\program_counter[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11011000)) 
    \program_counter[10]_i_2 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(\a_lo[31]_i_4_n_0 ),
        .I3(literal_2[10]),
        .I4(\program_counter_reg[12]_i_3_n_6 ),
        .O(\program_counter[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[10]_i_3 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(literal_2[10]),
        .O(\program_counter[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAAAAA)) 
    \program_counter[10]_i_4 
       (.I0(\program_counter[10]_i_6_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(literal_2[10]),
        .I4(\program_counter[14]_i_6_n_0 ),
        .I5(\program_counter_reg[12]_i_3_n_6 ),
        .O(\program_counter[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \program_counter[10]_i_5 
       (.I0(\adder_a[19]_i_1_n_0 ),
        .I1(\adder_a[2]_i_1_n_0 ),
        .I2(result[31]),
        .I3(operand_a1),
        .I4(register_a[31]),
        .I5(\adder_a[26]_i_1_n_0 ),
        .O(\program_counter[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \program_counter[10]_i_6 
       (.I0(\program_counter_reg[12]_i_3_n_6 ),
        .I1(\multiplier_a[31]_i_2_n_0 ),
        .I2(register_a[10]),
        .I3(operand_a1),
        .I4(result[10]),
        .I5(memory_reg_0_i_2_n_0),
        .O(\program_counter[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAFE0000AAFEAAAE)) 
    \program_counter[11]_i_1 
       (.I0(\program_counter[11]_i_2_n_0 ),
        .I1(literal_2[11]),
        .I2(\program_counter[15]_i_4_n_0 ),
        .I3(\program_counter[15]_i_5_n_0 ),
        .I4(\program_counter_reg[12]_i_3_n_5 ),
        .I5(program_counter_reg_rep_1_0),
        .O(\program_counter[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00AC)) 
    \program_counter[11]_i_2 
       (.I0(\adder_a[11]_i_1_n_0 ),
        .I1(\program_counter_reg[12]_i_3_n_5 ),
        .I2(\multiplier_a[31]_i_2_n_0 ),
        .I3(memory_reg_0_i_2_n_0),
        .I4(program_counter_reg_rep_1_0),
        .I5(\program_counter[11]_i_3_n_0 ),
        .O(\program_counter[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC301C3C1C2000200)) 
    \program_counter[11]_i_3 
       (.I0(\a_lo[31]_i_4_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(literal_2[11]),
        .I4(\program_counter[14]_i_6_n_0 ),
        .I5(\program_counter_reg[12]_i_3_n_5 ),
        .O(\program_counter[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFE0000AAFEAAAE)) 
    \program_counter[12]_i_1 
       (.I0(\program_counter[12]_i_2_n_0 ),
        .I1(literal_2[12]),
        .I2(\program_counter[15]_i_4_n_0 ),
        .I3(\program_counter[15]_i_5_n_0 ),
        .I4(\program_counter_reg[12]_i_3_n_4 ),
        .I5(program_counter_reg_rep_1_0),
        .O(\program_counter[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E2)) 
    \program_counter[12]_i_2 
       (.I0(\program_counter_reg[12]_i_3_n_4 ),
        .I1(\multiplier_a[31]_i_2_n_0 ),
        .I2(\adder_a[12]_i_1_n_0 ),
        .I3(memory_reg_0_i_2_n_0),
        .I4(program_counter_reg_rep_1_0),
        .I5(\program_counter[12]_i_4_n_0 ),
        .O(\program_counter[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC301C3C1C2000200)) 
    \program_counter[12]_i_4 
       (.I0(\a_lo[31]_i_4_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(literal_2[12]),
        .I4(\program_counter[14]_i_6_n_0 ),
        .I5(\program_counter_reg[12]_i_3_n_4 ),
        .O(\program_counter[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0EEEEFEFF)) 
    \program_counter[13]_i_1 
       (.I0(\program_counter[13]_i_2_n_0 ),
        .I1(\program_counter[13]_i_3_n_0 ),
        .I2(\program_counter_reg[15]_i_6_n_7 ),
        .I3(\program_counter[15]_i_4_n_0 ),
        .I4(\program_counter[13]_i_4_n_0 ),
        .I5(program_counter_reg_rep_1_0),
        .O(\program_counter[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11011000)) 
    \program_counter[13]_i_2 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(\a_lo[31]_i_4_n_0 ),
        .I3(literal_2[13]),
        .I4(\program_counter_reg[15]_i_6_n_7 ),
        .O(\program_counter[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAAAAA)) 
    \program_counter[13]_i_3 
       (.I0(\program_counter[13]_i_5_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(literal_2[13]),
        .I4(\program_counter[14]_i_6_n_0 ),
        .I5(\program_counter_reg[15]_i_6_n_7 ),
        .O(\program_counter[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[13]_i_4 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\state[4]_i_9_n_0 ),
        .I3(\program_counter[14]_i_7_n_0 ),
        .I4(\program_counter[15]_i_9_n_0 ),
        .I5(literal_2[13]),
        .O(\program_counter[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \program_counter[13]_i_5 
       (.I0(\program_counter_reg[15]_i_6_n_7 ),
        .I1(\multiplier_a[31]_i_2_n_0 ),
        .I2(register_a[13]),
        .I3(operand_a1),
        .I4(result[13]),
        .I5(memory_reg_0_i_2_n_0),
        .O(\program_counter[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0EEEEFEFF)) 
    \program_counter[14]_i_1 
       (.I0(\program_counter[14]_i_2_n_0 ),
        .I1(\program_counter[14]_i_3_n_0 ),
        .I2(\program_counter_reg[15]_i_6_n_6 ),
        .I3(\program_counter[15]_i_4_n_0 ),
        .I4(\program_counter[14]_i_4_n_0 ),
        .I5(program_counter_reg_rep_1_0),
        .O(\program_counter[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11011000)) 
    \program_counter[14]_i_2 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(\a_lo[31]_i_4_n_0 ),
        .I3(literal_2[14]),
        .I4(\program_counter_reg[15]_i_6_n_6 ),
        .O(\program_counter[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAAAAA)) 
    \program_counter[14]_i_3 
       (.I0(\program_counter[14]_i_5_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(literal_2[14]),
        .I4(\program_counter[14]_i_6_n_0 ),
        .I5(\program_counter_reg[15]_i_6_n_6 ),
        .O(\program_counter[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[14]_i_4 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\state[4]_i_9_n_0 ),
        .I3(\program_counter[14]_i_7_n_0 ),
        .I4(\program_counter[15]_i_9_n_0 ),
        .I5(literal_2[14]),
        .O(\program_counter[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \program_counter[14]_i_5 
       (.I0(\program_counter_reg[15]_i_6_n_6 ),
        .I1(\multiplier_a[31]_i_2_n_0 ),
        .I2(register_a[14]),
        .I3(operand_a1),
        .I4(result[14]),
        .I5(memory_reg_0_i_2_n_0),
        .O(\program_counter[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \program_counter[14]_i_6 
       (.I0(opcode_2[4]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\program_counter[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \program_counter[14]_i_7 
       (.I0(\adder_a[31]_i_2_n_0 ),
        .I1(result[26]),
        .I2(operand_a1),
        .I3(register_a[26]),
        .I4(\adder_a[19]_i_1_n_0 ),
        .I5(\adder_a[2]_i_1_n_0 ),
        .O(\program_counter[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \program_counter[15]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(instruction0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \program_counter[15]_i_13 
       (.I0(\program_counter_reg[15]_i_6_n_5 ),
        .I1(\multiplier_a[31]_i_2_n_0 ),
        .I2(register_a[15]),
        .I3(operand_a1),
        .I4(result[15]),
        .I5(memory_reg_0_i_2_n_0),
        .O(\program_counter[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \program_counter[15]_i_14 
       (.I0(register_a[27]),
        .I1(result[27]),
        .I2(register_a[28]),
        .I3(operand_a1),
        .I4(result[28]),
        .O(\program_counter[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \program_counter[15]_i_15 
       (.I0(register_a[12]),
        .I1(result[12]),
        .I2(register_a[15]),
        .I3(operand_a1),
        .I4(result[15]),
        .O(\program_counter[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE2FFFF)) 
    \program_counter[15]_i_16 
       (.I0(register_a[29]),
        .I1(operand_a1),
        .I2(result[29]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[2]),
        .O(\program_counter[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \program_counter[15]_i_17 
       (.I0(\adder_a[10]_i_1_n_0 ),
        .I1(\adder_a[4]_i_1_n_0 ),
        .I2(\adder_a[14]_i_1_n_0 ),
        .I3(\adder_a[21]_i_1_n_0 ),
        .I4(\adder_a[11]_i_1_n_0 ),
        .I5(\adder_a[13]_i_1_n_0 ),
        .O(\program_counter[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAFE0000AAFEAAAE)) 
    \program_counter[15]_i_2 
       (.I0(\program_counter[15]_i_3_n_0 ),
        .I1(literal_2[15]),
        .I2(\program_counter[15]_i_4_n_0 ),
        .I3(\program_counter[15]_i_5_n_0 ),
        .I4(\program_counter_reg[15]_i_6_n_5 ),
        .I5(program_counter_reg_rep_1_0),
        .O(\program_counter[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E2)) 
    \program_counter[15]_i_3 
       (.I0(\program_counter_reg[15]_i_6_n_5 ),
        .I1(\a_lo[31]_i_4_n_0 ),
        .I2(literal_2[15]),
        .I3(\program_counter[15]_i_7_n_0 ),
        .I4(program_counter_reg_rep_1_0),
        .I5(\program_counter[15]_i_8_n_0 ),
        .O(\program_counter[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \program_counter[15]_i_4 
       (.I0(\state[4]_i_8_n_0 ),
        .I1(\state[4]_i_9_n_0 ),
        .I2(\state[4]_i_10_n_0 ),
        .I3(\adder_a[26]_i_1_n_0 ),
        .I4(\adder_a[31]_i_2_n_0 ),
        .I5(\program_counter[15]_i_9_n_0 ),
        .O(\program_counter[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \program_counter[15]_i_5 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .O(\program_counter[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \program_counter[15]_i_7 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .O(\program_counter[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAAAAAEAAAAAAA)) 
    \program_counter[15]_i_8 
       (.I0(\program_counter[15]_i_13_n_0 ),
        .I1(literal_2[15]),
        .I2(\program_counter[14]_i_6_n_0 ),
        .I3(opcode_2[0]),
        .I4(opcode_2[1]),
        .I5(\program_counter_reg[15]_i_6_n_5 ),
        .O(\program_counter[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \program_counter[15]_i_9 
       (.I0(\program_counter[15]_i_14_n_0 ),
        .I1(\program_counter[15]_i_15_n_0 ),
        .I2(\program_counter[15]_i_16_n_0 ),
        .I3(\program_counter[15]_i_17_n_0 ),
        .I4(\adder_a[0]_i_1_n_0 ),
        .I5(\adder_a[3]_i_1_n_0 ),
        .O(\program_counter[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFC54FC54FF54FF55)) 
    \program_counter[1]_i_1 
       (.I0(program_counter_reg_rep_1_0),
        .I1(\program_counter[1]_i_2_n_0 ),
        .I2(\program_counter[1]_i_3_n_0 ),
        .I3(\program_counter_reg[4]_i_4_n_7 ),
        .I4(\program_counter[15]_i_4_n_0 ),
        .I5(\program_counter[1]_i_4_n_0 ),
        .O(\program_counter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
    \program_counter[1]_i_2 
       (.I0(program_counter_reg_rep_1_0),
        .I1(\program_counter_reg[4]_i_4_n_7 ),
        .I2(address_b_2[1]),
        .I3(\a_lo[31]_i_4_n_0 ),
        .I4(opcode_2[1]),
        .I5(opcode_2[0]),
        .O(\program_counter[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80888000)) 
    \program_counter[1]_i_3 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(address_b_2[1]),
        .I3(\program_counter[14]_i_6_n_0 ),
        .I4(\program_counter_reg[4]_i_4_n_7 ),
        .I5(\program_counter[1]_i_5_n_0 ),
        .O(\program_counter[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[1]_i_4 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(address_b_2[1]),
        .O(\program_counter[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555545500000400)) 
    \program_counter[1]_i_5 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\adder_a[1]_i_1_n_0 ),
        .I2(opcode_2[3]),
        .I3(opcode_2[4]),
        .I4(opcode_2[2]),
        .I5(\program_counter_reg[4]_i_4_n_7 ),
        .O(\program_counter[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFABAF00AF00AF00)) 
    \program_counter[2]_i_1 
       (.I0(\program_counter[2]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\program_counter[2]_i_3_n_0 ),
        .I3(\program_counter_reg[4]_i_4_n_6 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\program_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E2)) 
    \program_counter[2]_i_2 
       (.I0(\program_counter_reg[4]_i_4_n_6 ),
        .I1(\a_lo[31]_i_4_n_0 ),
        .I2(address_b_2[2]),
        .I3(\program_counter[15]_i_7_n_0 ),
        .I4(program_counter_reg_rep_1_0),
        .I5(\program_counter[2]_i_4_n_0 ),
        .O(\program_counter[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[2]_i_3 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(address_b_2[2]),
        .O(\program_counter[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAAAAA)) 
    \program_counter[2]_i_4 
       (.I0(\program_counter[2]_i_5_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(address_b_2[2]),
        .I4(\program_counter[14]_i_6_n_0 ),
        .I5(\program_counter_reg[4]_i_4_n_6 ),
        .O(\program_counter[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \program_counter[2]_i_5 
       (.I0(\program_counter_reg[4]_i_4_n_6 ),
        .I1(\multiplier_a[31]_i_2_n_0 ),
        .I2(register_a[2]),
        .I3(operand_a1),
        .I4(result[2]),
        .I5(memory_reg_0_i_2_n_0),
        .O(\program_counter[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC54FC54FF54FF55)) 
    \program_counter[3]_i_1 
       (.I0(program_counter_reg_rep_1_0),
        .I1(\program_counter[3]_i_2_n_0 ),
        .I2(\program_counter[3]_i_3_n_0 ),
        .I3(\program_counter_reg[4]_i_4_n_5 ),
        .I4(\program_counter[15]_i_4_n_0 ),
        .I5(\program_counter[3]_i_4_n_0 ),
        .O(\program_counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
    \program_counter[3]_i_2 
       (.I0(program_counter_reg_rep_1_0),
        .I1(\program_counter_reg[4]_i_4_n_5 ),
        .I2(address_b_2[3]),
        .I3(\a_lo[31]_i_4_n_0 ),
        .I4(opcode_2[1]),
        .I5(opcode_2[0]),
        .O(\program_counter[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAAAAA)) 
    \program_counter[3]_i_3 
       (.I0(\program_counter[3]_i_5_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(address_b_2[3]),
        .I4(\program_counter[14]_i_6_n_0 ),
        .I5(\program_counter_reg[4]_i_4_n_5 ),
        .O(\program_counter[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[3]_i_4 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(address_b_2[3]),
        .O(\program_counter[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AABAAA8A)) 
    \program_counter[3]_i_5 
       (.I0(\program_counter_reg[4]_i_4_n_5 ),
        .I1(opcode_2[2]),
        .I2(opcode_2[4]),
        .I3(opcode_2[3]),
        .I4(\adder_a[3]_i_1_n_0 ),
        .I5(memory_reg_0_i_2_n_0),
        .O(\program_counter[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFABAF00AF00AF00)) 
    \program_counter[4]_i_1 
       (.I0(\program_counter[4]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\program_counter[4]_i_3_n_0 ),
        .I3(\program_counter_reg[4]_i_4_n_4 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\program_counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E2)) 
    \program_counter[4]_i_2 
       (.I0(\program_counter_reg[4]_i_4_n_4 ),
        .I1(\multiplier_a[31]_i_2_n_0 ),
        .I2(\adder_a[4]_i_1_n_0 ),
        .I3(memory_reg_0_i_2_n_0),
        .I4(program_counter_reg_rep_1_0),
        .I5(\program_counter[4]_i_5_n_0 ),
        .O(\program_counter[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[4]_i_3 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(literal_2[4]),
        .O(\program_counter[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC301C3C1C2000200)) 
    \program_counter[4]_i_5 
       (.I0(\a_lo[31]_i_4_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(literal_2[4]),
        .I4(\program_counter[14]_i_6_n_0 ),
        .I5(\program_counter_reg[4]_i_4_n_4 ),
        .O(\program_counter[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFABAF00AF00AF00)) 
    \program_counter[5]_i_1 
       (.I0(\program_counter[5]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\program_counter[5]_i_3_n_0 ),
        .I3(\program_counter_reg[8]_i_4_n_7 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\program_counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \program_counter[5]_i_2 
       (.I0(\program_counter[5]_i_4_n_0 ),
        .I1(\program_counter[5]_i_5_n_0 ),
        .I2(\program_counter_reg[8]_i_4_n_7 ),
        .I3(\multiplier_a[31]_i_2_n_0 ),
        .I4(\adder_a[5]_i_1_n_0 ),
        .I5(memory_reg_0_i_2_n_0),
        .O(\program_counter[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[5]_i_3 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(literal_2[5]),
        .O(\program_counter[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAAAAA)) 
    \program_counter[5]_i_4 
       (.I0(program_counter_reg_rep_1_0),
        .I1(opcode_2[1]),
        .I2(opcode_2[0]),
        .I3(literal_2[5]),
        .I4(\a_lo[31]_i_4_n_0 ),
        .I5(\program_counter_reg[8]_i_4_n_7 ),
        .O(\program_counter[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \program_counter[5]_i_5 
       (.I0(\program_counter_reg[8]_i_4_n_7 ),
        .I1(\program_counter[14]_i_6_n_0 ),
        .I2(literal_2[5]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .O(\program_counter[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFABAF00AF00AF00)) 
    \program_counter[6]_i_1 
       (.I0(\program_counter[6]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\program_counter[6]_i_3_n_0 ),
        .I3(\program_counter_reg[8]_i_4_n_6 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\program_counter[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \program_counter[6]_i_2 
       (.I0(\program_counter[6]_i_4_n_0 ),
        .I1(\program_counter[6]_i_5_n_0 ),
        .I2(\program_counter_reg[8]_i_4_n_6 ),
        .I3(\multiplier_a[31]_i_2_n_0 ),
        .I4(\adder_a[6]_i_1_n_0 ),
        .I5(memory_reg_0_i_2_n_0),
        .O(\program_counter[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[6]_i_3 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(literal_2[6]),
        .O(\program_counter[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAAAAA)) 
    \program_counter[6]_i_4 
       (.I0(program_counter_reg_rep_1_0),
        .I1(opcode_2[1]),
        .I2(opcode_2[0]),
        .I3(literal_2[6]),
        .I4(\a_lo[31]_i_4_n_0 ),
        .I5(\program_counter_reg[8]_i_4_n_6 ),
        .O(\program_counter[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \program_counter[6]_i_5 
       (.I0(\program_counter_reg[8]_i_4_n_6 ),
        .I1(\program_counter[14]_i_6_n_0 ),
        .I2(literal_2[6]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .O(\program_counter[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFABAF00AF00AF00)) 
    \program_counter[7]_i_1 
       (.I0(\program_counter[7]_i_2_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\program_counter[7]_i_3_n_0 ),
        .I3(\program_counter_reg[8]_i_4_n_5 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\program_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEEFE)) 
    \program_counter[7]_i_2 
       (.I0(\program_counter[7]_i_4_n_0 ),
        .I1(\program_counter[7]_i_5_n_0 ),
        .I2(\program_counter_reg[8]_i_4_n_5 ),
        .I3(\multiplier_a[31]_i_2_n_0 ),
        .I4(\adder_a[7]_i_1_n_0 ),
        .I5(memory_reg_0_i_2_n_0),
        .O(\program_counter[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[7]_i_3 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(literal_2[7]),
        .O(\program_counter[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAAAAA)) 
    \program_counter[7]_i_4 
       (.I0(program_counter_reg_rep_1_0),
        .I1(opcode_2[1]),
        .I2(opcode_2[0]),
        .I3(literal_2[7]),
        .I4(\a_lo[31]_i_4_n_0 ),
        .I5(\program_counter_reg[8]_i_4_n_5 ),
        .O(\program_counter[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \program_counter[7]_i_5 
       (.I0(\program_counter_reg[8]_i_4_n_5 ),
        .I1(\program_counter[14]_i_6_n_0 ),
        .I2(literal_2[7]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .O(\program_counter[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC54FC54FF54FF55)) 
    \program_counter[8]_i_1 
       (.I0(program_counter_reg_rep_1_0),
        .I1(\program_counter[8]_i_2_n_0 ),
        .I2(\program_counter[8]_i_3_n_0 ),
        .I3(\program_counter_reg[8]_i_4_n_4 ),
        .I4(\program_counter[15]_i_4_n_0 ),
        .I5(\program_counter[8]_i_5_n_0 ),
        .O(\program_counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000CA)) 
    \program_counter[8]_i_2 
       (.I0(\program_counter_reg[8]_i_4_n_4 ),
        .I1(literal_2[8]),
        .I2(\a_lo[31]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(\program_counter[8]_i_6_n_0 ),
        .O(\program_counter[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \program_counter[8]_i_3 
       (.I0(\program_counter_reg[8]_i_4_n_4 ),
        .I1(\program_counter[14]_i_6_n_0 ),
        .I2(literal_2[8]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .O(\program_counter[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[8]_i_5 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(literal_2[8]),
        .O(\program_counter[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7F777F7F7F777777)) 
    \program_counter[8]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(memory_reg_0_i_2_n_0),
        .I3(\adder_a[8]_i_1_n_0 ),
        .I4(\multiplier_a[31]_i_2_n_0 ),
        .I5(\program_counter_reg[8]_i_4_n_4 ),
        .O(\program_counter[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3333EFEF2223)) 
    \program_counter[9]_i_1 
       (.I0(\program_counter[9]_i_2_n_0 ),
        .I1(program_counter_reg_rep_1_0),
        .I2(\program_counter[9]_i_3_n_0 ),
        .I3(\program_counter[15]_i_4_n_0 ),
        .I4(\program_counter_reg[12]_i_3_n_7 ),
        .I5(\program_counter[9]_i_4_n_0 ),
        .O(\program_counter[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11011000)) 
    \program_counter[9]_i_2 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(\a_lo[31]_i_4_n_0 ),
        .I3(literal_2[9]),
        .I4(\program_counter_reg[12]_i_3_n_7 ),
        .O(\program_counter[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \program_counter[9]_i_3 
       (.I0(\program_counter[15]_i_5_n_0 ),
        .I1(\state[4]_i_8_n_0 ),
        .I2(\program_counter[15]_i_9_n_0 ),
        .I3(\program_counter[10]_i_5_n_0 ),
        .I4(\state[4]_i_9_n_0 ),
        .I5(literal_2[9]),
        .O(\program_counter[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAEAEAAAAAAA)) 
    \program_counter[9]_i_4 
       (.I0(\program_counter[9]_i_5_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(literal_2[9]),
        .I4(\program_counter[14]_i_6_n_0 ),
        .I5(\program_counter_reg[12]_i_3_n_7 ),
        .O(\program_counter[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAACAA)) 
    \program_counter[9]_i_5 
       (.I0(\program_counter_reg[12]_i_3_n_7 ),
        .I1(\adder_a[9]_i_1_n_0 ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(memory_reg_0_i_2_n_0),
        .O(\program_counter[9]_i_5_n_0 ));
  FDRE \program_counter_1_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[0] ),
        .Q(program_counter_1[0]),
        .R(1'b0));
  FDRE \program_counter_1_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[10] ),
        .Q(program_counter_1[10]),
        .R(1'b0));
  FDRE \program_counter_1_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[11] ),
        .Q(program_counter_1[11]),
        .R(1'b0));
  FDRE \program_counter_1_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[12] ),
        .Q(program_counter_1[12]),
        .R(1'b0));
  FDRE \program_counter_1_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[13] ),
        .Q(program_counter_1[13]),
        .R(1'b0));
  FDRE \program_counter_1_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[14] ),
        .Q(program_counter_1[14]),
        .R(1'b0));
  FDRE \program_counter_1_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[15] ),
        .Q(program_counter_1[15]),
        .R(1'b0));
  FDRE \program_counter_1_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[1] ),
        .Q(program_counter_1[1]),
        .R(1'b0));
  FDRE \program_counter_1_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[2] ),
        .Q(program_counter_1[2]),
        .R(1'b0));
  FDRE \program_counter_1_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[3] ),
        .Q(program_counter_1[3]),
        .R(1'b0));
  FDRE \program_counter_1_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[4] ),
        .Q(program_counter_1[4]),
        .R(1'b0));
  FDRE \program_counter_1_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[5] ),
        .Q(program_counter_1[5]),
        .R(1'b0));
  FDRE \program_counter_1_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[6] ),
        .Q(program_counter_1[6]),
        .R(1'b0));
  FDRE \program_counter_1_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[7] ),
        .Q(program_counter_1[7]),
        .R(1'b0));
  FDRE \program_counter_1_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[8] ),
        .Q(program_counter_1[8]),
        .R(1'b0));
  FDRE \program_counter_1_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[9] ),
        .Q(program_counter_1[9]),
        .R(1'b0));
  FDRE \program_counter_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[0]),
        .Q(program_counter_2[0]),
        .R(1'b0));
  FDRE \program_counter_2_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[10]),
        .Q(program_counter_2[10]),
        .R(1'b0));
  FDRE \program_counter_2_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[11]),
        .Q(program_counter_2[11]),
        .R(1'b0));
  FDRE \program_counter_2_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[12]),
        .Q(program_counter_2[12]),
        .R(1'b0));
  FDRE \program_counter_2_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[13]),
        .Q(program_counter_2[13]),
        .R(1'b0));
  FDRE \program_counter_2_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[14]),
        .Q(program_counter_2[14]),
        .R(1'b0));
  FDRE \program_counter_2_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[15]),
        .Q(program_counter_2[15]),
        .R(1'b0));
  FDRE \program_counter_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[1]),
        .Q(program_counter_2[1]),
        .R(1'b0));
  FDRE \program_counter_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[2]),
        .Q(program_counter_2[2]),
        .R(1'b0));
  FDRE \program_counter_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[3]),
        .Q(program_counter_2[3]),
        .R(1'b0));
  FDRE \program_counter_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[4]),
        .Q(program_counter_2[4]),
        .R(1'b0));
  FDRE \program_counter_2_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[5]),
        .Q(program_counter_2[5]),
        .R(1'b0));
  FDRE \program_counter_2_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[6]),
        .Q(program_counter_2[6]),
        .R(1'b0));
  FDRE \program_counter_2_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[7]),
        .Q(program_counter_2[7]),
        .R(1'b0));
  FDRE \program_counter_2_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[8]),
        .Q(program_counter_2[8]),
        .R(1'b0));
  FDRE \program_counter_2_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[9]),
        .Q(program_counter_2[9]),
        .R(1'b0));
  FDRE \program_counter_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[0]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[10]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[10] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[11]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[11] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[12]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[12] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[12]_i_3 
       (.CI(\program_counter_reg[8]_i_4_n_0 ),
        .CO({\program_counter_reg[12]_i_3_n_0 ,\NLW_program_counter_reg[12]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[12]_i_3_n_4 ,\program_counter_reg[12]_i_3_n_5 ,\program_counter_reg[12]_i_3_n_6 ,\program_counter_reg[12]_i_3_n_7 }),
        .S({\program_counter_reg_n_0_[12] ,\program_counter_reg_n_0_[11] ,\program_counter_reg_n_0_[10] ,\program_counter_reg_n_0_[9] }));
  FDRE \program_counter_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[13]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[13] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[14]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[14] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[15]_i_2_n_0 ),
        .Q(\program_counter_reg_n_0_[15] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[15]_i_6 
       (.CI(\program_counter_reg[12]_i_3_n_0 ),
        .CO(\NLW_program_counter_reg[15]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_program_counter_reg[15]_i_6_O_UNCONNECTED [3],\program_counter_reg[15]_i_6_n_5 ,\program_counter_reg[15]_i_6_n_6 ,\program_counter_reg[15]_i_6_n_7 }),
        .S({1'b0,\program_counter_reg_n_0_[15] ,\program_counter_reg_n_0_[14] ,\program_counter_reg_n_0_[13] }));
  FDRE \program_counter_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[1]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[2]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[3]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[4]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[4]_i_4 
       (.CI(1'b0),
        .CO({\program_counter_reg[4]_i_4_n_0 ,\NLW_program_counter_reg[4]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\program_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[4]_i_4_n_4 ,\program_counter_reg[4]_i_4_n_5 ,\program_counter_reg[4]_i_4_n_6 ,\program_counter_reg[4]_i_4_n_7 }),
        .S({\program_counter_reg_n_0_[4] ,\program_counter_reg_n_0_[3] ,\program_counter_reg_n_0_[2] ,\program_counter_reg_n_0_[1] }));
  FDRE \program_counter_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[5]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[6]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[7]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[8]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[8]_i_4 
       (.CI(\program_counter_reg[4]_i_4_n_0 ),
        .CO({\program_counter_reg[8]_i_4_n_0 ,\NLW_program_counter_reg[8]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\program_counter_reg[8]_i_4_n_4 ,\program_counter_reg[8]_i_4_n_5 ,\program_counter_reg[8]_i_4_n_6 ,\program_counter_reg[8]_i_4_n_7 }),
        .S({\program_counter_reg_n_0_[8] ,\program_counter_reg_n_0_[7] ,\program_counter_reg_n_0_[6] ,\program_counter_reg_n_0_[5] }));
  FDRE \program_counter_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter[9]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "59392" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0820820820820820820820820820820820820820820820820820820820820830),
    .INITP_01(256'h2082082082082082082082082082082082082082082082082082082082082082),
    .INITP_02(256'h8208208208208208208208208208208208208208208208208208208208208208),
    .INITP_03(256'h020FFF33CFF8820202030C820820820820820820820820820820820820820820),
    .INITP_04(256'h0F083E0F083E0F083E0F083E0F083E0F083E0F083E0F083E0F083E0F00F3E082),
    .INITP_05(256'h3E082020FFF33CFFFFF33CFFFFF33CF0F3C03E0F83C3FFFFCCF3FE020F83C83E),
    .INITP_06(256'h3C83E0F083E0F083E0F083E0F083E0F083E0F083E0F083E0F083E0F083E0F00F),
    .INITP_07(256'h0F00F3E082020FFF33CFFFFF33CFFFFF33CF0F3C03E0F83C3FFFFCCF3FE020F8),
    .INITP_08(256'h020F83C83E0F083E0F083E0F083E0F083E0F083E0F083E0F083E0F083E0F083E),
    .INITP_09(256'hE020F83E083B3FFCCF83E0FFECFFF33CFFFFF33CF0F3C03E0F83C3FFFFCCF3FE),
    .INITP_0A(256'h0FF20F3E0CF3E023FF33CF83FE020ECFFF33E0F83FFB00F83E0F3E0CF83E0F83),
    .INITP_0B(256'h0F083E0F3C083E033CF83CF80820F83E02023FF33C3E0FF800F83E023FF33C3E),
    .INITP_0C(256'h33CF83FE0F83C20F83CF020F833CF83CF82003E0F808FFCCF0F83FF3CF80083E),
    .INITP_0D(256'h020F0F803CF8083C3E00F3E0EC83E0F8083C3E00F3E020F0F803CF83B00023FF),
    .INITP_0E(256'hE020F0F803CF8083C3E00F3E0EC83E0F8083C3E00F3E020F0F803CF83B20F83E),
    .INITP_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB20F83),
    .INIT_00(256'h006100080004006300080002000000080001000A00080000000A009F00000000),
    .INIT_01(256'h000A006100080009006C00080008007500080007006300080006006C00080005),
    .INIT_02(256'h0008000F00300008000E00310008000D00200008000C00650008000B00740008),
    .INIT_03(256'h006F00080014006C000800130066000800120020000800110030000800100030),
    .INIT_04(256'h001A006700080019006E00080018006900080017007400080016006100080015),
    .INIT_05(256'h0008001F006E0008001E00690008001D006F0008001C00700008001B00200008),
    .INIT_06(256'h0073000800240064000800230064000800220061000800210020000800200074),
    .INIT_07(256'h002B006C0008002A006100080029006300080027000000080026000A00080025),
    .INIT_08(256'h0008003000740008002F00610008002E006C0008002D00750008002C00630008),
    .INIT_09(256'h0030000800350030000800340030000800330031000800320020000800310065),
    .INIT_0A(256'h003B00610008003A006F00080039006C00080038006600080037002000080036),
    .INIT_0B(256'h0008004000200008003F00670008003E006E0008003D00690008003C00740008),
    .INIT_0C(256'h002000080045007400080044006E00080043006900080042006F000800410070),
    .INIT_0D(256'h004B00640008004A006900080049007600080048006900080047006400080046),
    .INIT_0E(256'h00080051000A0008004F00000008004E000A0008004D00730008004C00650008),
    .INIT_0F(256'h006300080056006C00080055006100080054006300080053000000080052000A),
    .INIT_10(256'h005C00650008005B00740008005A006100080059006C00080058007500080057),
    .INIT_11(256'h0008006100300008006000300008005F00300008005E00310008005D00200008),
    .INIT_12(256'h007400080066006100080065006F00080064006C000800630066000800620020),
    .INIT_13(256'h006C00700008006B00200008006A006700080069006E00080068006900080067),
    .INIT_14(256'h0008007100200008007000740008006F006E0008006E00690008006D006F0008),
    .INIT_15(256'h007000080076006900080075007400080074006C00080073007500080072006D),
    .INIT_16(256'h007C000A0008007B00730008007A006500080079006900080078006C00080077),
    .INIT_17(256'h00080082004C00080081004600080080004D0008007E00000008007D00000008),
    .INIT_18(256'h000000080087002000080086003A00080085005300080084005000080083004F),
    .INIT_19(256'h008D004F0008008C004C0008008B00460008008A004D00080089000000080088),
    .INIT_1A(256'h00080092000000080091002000080090003A0008008F00530008008E00500008),
    .INIT_1B(256'h004C00080097004600080096004D00080095000000080094000A00080093000A),
    .INIT_1C(256'h009D00200008009C003A0008009B00530008009A005000080099004F00080098),
    .INIT_1D(256'h000442480000000800033F800000009F000001D8000000000008009E00000008),
    .INIT_1E(256'h0008000400010007000100060008007E000000000089000800053CA3D70A0008),
    .INIT_1F(256'h00033F80000000080000000000000000FFFF0000FFFFFFFF04CF000000000001),
    .INIT_20(256'h3F8020C50292000A0000FFFF0064000100080000000000020008000200000008),
    .INIT_21(256'h00000003000100083F8020C500080003000A0000FFFF00000000000300010008),
    .INIT_22(256'h000A0000FFFF000000000003000100083F8020C500080003000A0000FFFF0000),
    .INIT_23(256'h3F8020C500080003000A0000FFFF000000000003000100083F8020C500080003),
    .INIT_24(256'h00000003000100083F8020C500080003000A0000FFFF00000000000300010008),
    .INIT_25(256'h000A0000FFFF000000000003000100083F8020C500080003000A0000FFFF0000),
    .INIT_26(256'h3F8020C500080003000A0000FFFF000000000003000100083F8020C500080003),
    .INIT_27(256'h00000003000100083F8020C500080003000A0000FFFF00000000000300010008),
    .INIT_28(256'h0002000A0000FFFF00000000000200010008000100080003000A0000FFFF0000),
    .INIT_29(256'hFFFF04CF00000000000100080080000100070001000600080001000002040008),
    .INIT_2A(256'h000000000000000100083CA3D70A000100070001000600000000FFFF0000FFFF),
    .INIT_2B(256'h00010008000A0000FFFF000000000000000A0000FFFF00000000000100010008),
    .INIT_2C(256'h00000000FFFF0000FFFFFFFF052A0000000000010008000A0000FFFF447A0000),
    .INIT_2D(256'h00000000FFFF0000FFFFFFFF04CF000000000001000800510001000700010006),
    .INIT_2E(256'h00000000FFFF0000FFFFFFFF04CF000000000001000800540001000700010006),
    .INIT_2F(256'h006400010008000000000002000800020000000800033F800000000800000000),
    .INIT_30(256'h00080003000A0000FFFF000000000003000100083F8020C50388000A0000FFFF),
    .INIT_31(256'h000100083F8020C500080003000A0000FFFF000000000003000100083F8020C5),
    .INIT_32(256'hFFFF000000000003000100083F8020C500080003000A0000FFFF000000000003),
    .INIT_33(256'h00080003000A0000FFFF000000000003000100083F8020C500080003000A0000),
    .INIT_34(256'h000100083F8020C500080003000A0000FFFF000000000003000100083F8020C5),
    .INIT_35(256'hFFFF000000000003000100083F8020C500080003000A0000FFFF000000000003),
    .INIT_36(256'h00080003000A0000FFFF000000000003000100083F8020C500080003000A0000),
    .INIT_37(256'h000200010008000100080003000A0000FFFF000000000003000100083F8020C5),
    .INIT_38(256'h0096000100070001000600080001000002FA00080002000A0000FFFF00000000),
    .INIT_39(256'hD70A000100070001000600000000FFFF0000FFFFFFFF04CF0000000000010008),
    .INIT_3A(256'h00000000000A0000FFFF00000000000100010008000000000000000100083CA3),
    .INIT_3B(256'h052A0000000000010008000A0000FFFF447A000000010008000A0000FFFF0000),
    .INIT_3C(256'h04CF00000000000100080000000100070001000600000000FFFF0000FFFFFFFF),
    .INIT_3D(256'h04CF00000000000100080029000100070001000600000000FFFF0000FFFFFFFF),
    .INIT_3E(256'h000800020000000800033F80000000080000000000000000FFFF0000FFFFFFFF),
    .INIT_3F(256'h00000003000100083F8020C5047E000A0000FFFF006400010008000000000002),
    .INIT_40(256'h000A0000FFFF000000000003000100083F8020C500080003000A0000FFFF0000),
    .INIT_41(256'h3F8020C500080003000A0000FFFF000000000003000100083F8020C500080003),
    .INIT_42(256'h00000003000100083F8020C500080003000A0000FFFF00000000000300010008),
    .INIT_43(256'h000A0000FFFF000000000003000100083F8020C500080003000A0000FFFF0000),
    .INIT_44(256'h3F8020C500080003000A0000FFFF000000000003000100083F8020C500080003),
    .INIT_45(256'h00000003000100083F8020C500080003000A0000FFFF00000000000300010008),
    .INIT_46(256'h000A0000FFFF000000000003000100083F8020C500080003000A0000FFFF0000),
    .INIT_47(256'h0001000003F000080002000A0000FFFF00000000000200010008000100080003),
    .INIT_48(256'h0000FFFF0000FFFFFFFF04CF0000000000010008008A00010007000100060008),
    .INIT_49(256'h0000000100010008000000000000000100083CA3D70A00010007000100060000),
    .INIT_4A(256'h0000FFFF447A000000010008000A0000FFFF000000000000000A0000FFFF0000),
    .INIT_4B(256'h000100070001000600000000FFFF0000FFFFFFFF052A0000000000010008000A),
    .INIT_4C(256'h000000000000000000000000FFFF0000FFFFFFFF04CF00000000000100080093),
    .INIT_4D(256'h000000000001000800000000007E0001000800000000FFFF0001000700010006),
    .INIT_4E(256'h0000FFFE000800000000000100000000000000000000FFFF0000FFFFFFFE04EA),
    .INIT_4F(256'h000800000000FFFF05250000000000020000FFFF000000000000000100080000),
    .INIT_50(256'h0000FFFF0000000000020000FFFF0000000000000001000800000000FFFE0001),
    .INIT_51(256'h000A0000FFFF0000000000000001000800010001000800000000000000000008),
    .INIT_52(256'hFFFF0001000700010006000000000000000004EE052705260000FFFF00080000),
    .INIT_53(256'hFFFF0000FFFFFFFE0545000000000001000800000000007E0001000800000000),
    .INIT_54(256'h000700010006000800024CBEBC20000800010000000300000000000000000000),
    .INIT_55(256'hFFFF0000FFFFFFFE0690000000000001000800000001000800000000FFFE0001),
    .INIT_56(256'h0000FFFE000000080000FFFF002D0001000800000000FFFF057A000000500000),
    .INIT_57(256'h000000020001000700010006057A0008FFFE000A0000FFFF0000000100080000),
    .INIT_58(256'h00280000FFFF0000FFFFFFFE06CF00000000000100083F800000000100080000),
    .INIT_59(256'h000000000000000A0000FFFF00000000FFFE0001000800000000000206070000),
    .INIT_5A(256'h0000000100084120000000010008000000000002000100070001000600080000),
    .INIT_5B(256'h0000000005CB00080001000105BE000000500000FFFF0000FFFFFFFE06900000),
    .INIT_5C(256'hFFFF05E200000000000100080001000A0000FFFF000000000001000100080000),
    .INIT_5D(256'h00080000FFFF000A0000FFFF0000000000000001000800300001000800000000),
    .INIT_5E(256'h000A0000FFFF0000000000000000000000000001000800000000000205E20000),
    .INIT_5F(256'h0000000200010008412000000008FFFE000A0000FFFF00000000FFFE00010008),
    .INIT_60(256'hFFFF002E0001000800000000FFFF057A0609060800080002000A0000FFFF0000),
    .INIT_61(256'h00010008322BCC77000100080000000000020001000700010006000000080000),
    .INIT_62(256'h00010008000000000002068B0000007F0000FFFF0000FFFFFFFE070E00000000),
    .INIT_63(256'h0001000800000000FFFF00080000000000000000000A0000FFFF00000000FFFE),
    .INIT_64(256'h000000000002000000080000FFFF000A0000FFFF000000000000000100080030),
    .INIT_65(256'h00000000FFFE00010008000A0000FFFF00000000000000000000000000010008),
    .INIT_66(256'h0002000A0000FFFF00000000000200010008412000000008FFFE000A0000FFFF),
    .INIT_67(256'h074D000000000001000800000001000800000000FFFE00010007000100060008),
    .INIT_68(256'h0000000000000613068D068C068A068D068A000000030000FFFF0000FFFFFFFE),
    .INIT_69(256'h0001000800000000FFFE06A8000A0000FFFF00000001000800000000FFFE0000),
    .INIT_6A(256'h0000FFFF00000001000800000000FFFF06A80008FFFE000A0000FFFF80000000),
    .INIT_6B(256'hFFFE06BF0008FFFF000A0000FFFF800000000001000800000000FFFF06BF000A),
    .INIT_6C(256'h000000000000000000080050000A0000FFFF00000000FFFF0001000800000000),
    .INIT_6D(256'h00000001000800000000FFFE06E7000A0000FFFF00000001000800000000FFFE),
    .INIT_6E(256'h000A0000FFFF00000001000800000000FFFF06E70008FFFE000A0000FFFF8000),
    .INIT_6F(256'h0000FFFF06FE0008FFFF000A0000FFFF800000000001000800000000FFFF06FE),
    .INIT_70(256'hFFFE000000000000000000080028000A0000FFFF00000000FFFE000100080000),
    .INIT_71(256'h800000000001000800000000FFFE0726000A0000FFFF00000001000800000000),
    .INIT_72(256'h073D000A0000FFFF00000001000800000000FFFF07260008FFFE000A0000FFFF),
    .INIT_73(256'h00000000FFFF073D0008FFFF000A0000FFFF800000000001000800000000FFFF),
    .INIT_74(256'h0000FFFE00000000000000000008007F000A0000FFFF00000000FFFE00010008),
    .INIT_75(256'hFFFF800000000001000800000000FFFE0765000A0000FFFF0000000100080000),
    .INIT_76(256'hFFFF077C000A0000FFFF00000001000800000000FFFF07650008FFFE000A0000),
    .INIT_77(256'h000800000000FFFF077C0008FFFF000A0000FFFF800000000001000800000000),
    .INIT_78(256'hFFFFFFFFFFFFFFFF00000000000000080003000A0000FFFF00000000FFFE0001),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_0
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_0_DOADO_UNCONNECTED[31:16],program_counter_reg_rep_0_n_20,program_counter_reg_rep_0_n_21,program_counter_reg_rep_0_n_22,program_counter_reg_rep_0_n_23,program_counter_reg_rep_0_n_24,program_counter_reg_rep_0_n_25,program_counter_reg_rep_0_n_26,program_counter_reg_rep_0_n_27,program_counter_reg_rep_0_n_28,program_counter_reg_rep_0_n_29,program_counter_reg_rep_0_n_30,program_counter_reg_rep_0_n_31,program_counter_reg_rep_0_n_32,program_counter_reg_rep_0_n_33,program_counter_reg_rep_0_n_34,program_counter_reg_rep_0_n_35}),
        .DOBDO(NLW_program_counter_reg_rep_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP({NLW_program_counter_reg_rep_0_DOPADOP_UNCONNECTED[3:2],address_a[1:0]}),
        .DOPBDOP(NLW_program_counter_reg_rep_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(instruction0),
        .REGCEB(NLW_program_counter_reg_rep_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAABAAABAAABAAAA)) 
    program_counter_reg_rep_0_i_1
       (.I0(INTERNAL_RST_reg),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(program_counter_reg_rep_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h00F300F3000000F1)) 
    program_counter_reg_rep_0_i_10
       (.I0(\program_counter[15]_i_4_n_0 ),
        .I1(\program_counter[2]_i_3_n_0 ),
        .I2(\program_counter[2]_i_2_n_0 ),
        .I3(INTERNAL_RST_reg),
        .I4(program_counter_reg_rep_1_0),
        .I5(\program_counter_reg[4]_i_4_n_6 ),
        .O(program_counter_reg_rep_0_i_10_n_0));
  LUT6 #(
    .INIT(64'h00000000FD00FDFD)) 
    program_counter_reg_rep_0_i_11
       (.I0(program_counter_reg_rep_0_i_17_n_0),
        .I1(\program_counter[1]_i_3_n_0 ),
        .I2(\program_counter[1]_i_2_n_0 ),
        .I3(\program_counter_reg[4]_i_4_n_7 ),
        .I4(program_counter_reg_rep_1_0),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000000000F3F1F3)) 
    program_counter_reg_rep_0_i_12
       (.I0(\program_counter[15]_i_4_n_0 ),
        .I1(\program_counter[0]_i_3_n_0 ),
        .I2(\program_counter[0]_i_2_n_0 ),
        .I3(\program_counter_reg_n_0_[0] ),
        .I4(program_counter_reg_rep_1_0),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555554F)) 
    program_counter_reg_rep_0_i_13
       (.I0(\program_counter_reg[12]_i_3_n_6 ),
        .I1(program_counter_reg_rep_0_i_18_n_0),
        .I2(program_counter_reg_rep_0_i_19_n_0),
        .I3(\program_counter[15]_i_9_n_0 ),
        .I4(\state[4]_i_8_n_0 ),
        .I5(\program_counter[15]_i_5_n_0 ),
        .O(program_counter_reg_rep_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555554F)) 
    program_counter_reg_rep_0_i_14
       (.I0(\program_counter_reg[12]_i_3_n_7 ),
        .I1(program_counter_reg_rep_0_i_18_n_0),
        .I2(program_counter_reg_rep_0_i_20_n_0),
        .I3(\program_counter[15]_i_9_n_0 ),
        .I4(\state[4]_i_8_n_0 ),
        .I5(\program_counter[15]_i_5_n_0 ),
        .O(program_counter_reg_rep_0_i_14_n_0));
  LUT4 #(
    .INIT(16'hAABF)) 
    program_counter_reg_rep_0_i_15
       (.I0(INTERNAL_RST_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\program_counter_reg[8]_i_4_n_4 ),
        .O(program_counter_reg_rep_0_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555554F)) 
    program_counter_reg_rep_0_i_16
       (.I0(\program_counter_reg[4]_i_4_n_5 ),
        .I1(program_counter_reg_rep_0_i_18_n_0),
        .I2(program_counter_reg_rep_0_i_21_n_0),
        .I3(\program_counter[15]_i_9_n_0 ),
        .I4(\state[4]_i_8_n_0 ),
        .I5(\program_counter[15]_i_5_n_0 ),
        .O(program_counter_reg_rep_0_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555554F)) 
    program_counter_reg_rep_0_i_17
       (.I0(\program_counter_reg[4]_i_4_n_7 ),
        .I1(program_counter_reg_rep_0_i_18_n_0),
        .I2(program_counter_reg_rep_0_i_22_n_0),
        .I3(\program_counter[15]_i_9_n_0 ),
        .I4(\state[4]_i_8_n_0 ),
        .I5(\program_counter[15]_i_5_n_0 ),
        .O(program_counter_reg_rep_0_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEFE)) 
    program_counter_reg_rep_0_i_18
       (.I0(\state[4]_i_9_n_0 ),
        .I1(\state[4]_i_10_n_0 ),
        .I2(register_a[26]),
        .I3(operand_a1),
        .I4(result[26]),
        .I5(\adder_a[31]_i_2_n_0 ),
        .O(program_counter_reg_rep_0_i_18_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    program_counter_reg_rep_0_i_19
       (.I0(literal_2[10]),
        .I1(\state[4]_i_9_n_0 ),
        .I2(\program_counter[10]_i_5_n_0 ),
        .O(program_counter_reg_rep_0_i_19_n_0));
  LUT6 #(
    .INIT(64'h00000000FF00FBFB)) 
    program_counter_reg_rep_0_i_2
       (.I0(\program_counter[10]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_13_n_0),
        .I2(\program_counter[10]_i_2_n_0 ),
        .I3(\program_counter_reg[12]_i_3_n_6 ),
        .I4(program_counter_reg_rep_1_0),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    program_counter_reg_rep_0_i_20
       (.I0(literal_2[9]),
        .I1(\state[4]_i_9_n_0 ),
        .I2(\program_counter[10]_i_5_n_0 ),
        .O(program_counter_reg_rep_0_i_20_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    program_counter_reg_rep_0_i_21
       (.I0(address_b_2[3]),
        .I1(\state[4]_i_9_n_0 ),
        .I2(\program_counter[10]_i_5_n_0 ),
        .O(program_counter_reg_rep_0_i_21_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    program_counter_reg_rep_0_i_22
       (.I0(address_b_2[1]),
        .I1(\state[4]_i_9_n_0 ),
        .I2(\program_counter[10]_i_5_n_0 ),
        .O(program_counter_reg_rep_0_i_22_n_0));
  LUT6 #(
    .INIT(64'h00000000FF00FBFB)) 
    program_counter_reg_rep_0_i_3
       (.I0(\program_counter[9]_i_4_n_0 ),
        .I1(program_counter_reg_rep_0_i_14_n_0),
        .I2(\program_counter[9]_i_2_n_0 ),
        .I3(\program_counter_reg[12]_i_3_n_7 ),
        .I4(program_counter_reg_rep_1_0),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFF51)) 
    program_counter_reg_rep_0_i_4
       (.I0(\program_counter[8]_i_5_n_0 ),
        .I1(\program_counter[15]_i_4_n_0 ),
        .I2(\program_counter_reg[8]_i_4_n_4 ),
        .I3(\program_counter[8]_i_3_n_0 ),
        .I4(\program_counter[8]_i_2_n_0 ),
        .I5(program_counter_reg_rep_0_i_15_n_0),
        .O(program_counter_reg_rep_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h00F300F3000000F1)) 
    program_counter_reg_rep_0_i_5
       (.I0(\program_counter[15]_i_4_n_0 ),
        .I1(\program_counter[7]_i_3_n_0 ),
        .I2(\program_counter[7]_i_2_n_0 ),
        .I3(INTERNAL_RST_reg),
        .I4(program_counter_reg_rep_1_0),
        .I5(\program_counter_reg[8]_i_4_n_5 ),
        .O(program_counter_reg_rep_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h00F300F3000000F1)) 
    program_counter_reg_rep_0_i_6
       (.I0(\program_counter[15]_i_4_n_0 ),
        .I1(\program_counter[6]_i_3_n_0 ),
        .I2(\program_counter[6]_i_2_n_0 ),
        .I3(INTERNAL_RST_reg),
        .I4(program_counter_reg_rep_1_0),
        .I5(\program_counter_reg[8]_i_4_n_6 ),
        .O(program_counter_reg_rep_0_i_6_n_0));
  LUT6 #(
    .INIT(64'h00F300F3000000F1)) 
    program_counter_reg_rep_0_i_7
       (.I0(\program_counter[15]_i_4_n_0 ),
        .I1(\program_counter[5]_i_3_n_0 ),
        .I2(\program_counter[5]_i_2_n_0 ),
        .I3(INTERNAL_RST_reg),
        .I4(program_counter_reg_rep_1_0),
        .I5(\program_counter_reg[8]_i_4_n_7 ),
        .O(program_counter_reg_rep_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h00F300F3000000F1)) 
    program_counter_reg_rep_0_i_8
       (.I0(\program_counter[15]_i_4_n_0 ),
        .I1(\program_counter[4]_i_3_n_0 ),
        .I2(\program_counter[4]_i_2_n_0 ),
        .I3(INTERNAL_RST_reg),
        .I4(program_counter_reg_rep_1_0),
        .I5(\program_counter_reg[4]_i_4_n_4 ),
        .O(program_counter_reg_rep_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000000FD00FDFD)) 
    program_counter_reg_rep_0_i_9
       (.I0(program_counter_reg_rep_0_i_16_n_0),
        .I1(\program_counter[3]_i_3_n_0 ),
        .I2(\program_counter[3]_i_2_n_0 ),
        .I3(\program_counter_reg[4]_i_4_n_5 ),
        .I4(program_counter_reg_rep_1_0),
        .I5(INTERNAL_RST_reg),
        .O(program_counter_reg_rep_0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "59392" *) 
  (* RTL_RAM_NAME = "program_counter" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000),
    .INIT_00(256'h0020008000080020008000080020008000080020008000080020004C0010000C),
    .INIT_01(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_02(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_03(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_04(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_05(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_06(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_07(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_08(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_09(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_0A(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_0B(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_0C(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_0D(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_0E(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_0F(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_10(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_11(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_12(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_13(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_14(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_15(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_16(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_17(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_18(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_19(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_1A(256'h0080000800200080000800200080000800200080000800200080000800200080),
    .INIT_1B(256'h0020008000080020008000080020008000080020008000080020008000080020),
    .INIT_1C(256'h0008002000800008002000800008002000800008002000800008002000800008),
    .INIT_1D(256'h0049016200200080004901620020004C010000D80050005D0080000800200080),
    .INIT_1E(256'h00800020004C0080004C00800080000801A0004A002000800049016200200080),
    .INIT_1F(256'h0049016200200080004901E0004C0198004C019C004C004C00D80050005D004C),
    .INIT_20(256'h016200200242022201A8004C0020004C008001A0004A00610080004900200080),
    .INIT_21(256'h004A0061004C0080016200200080004902A201A8004C01A0004A0061004C0080),
    .INIT_22(256'h02A201A8004C01A0004A0061004C0080016200200080004902A201A8004C01A0),
    .INIT_23(256'h016200200080004902A201A8004C01A0004A0061004C00800162002000800049),
    .INIT_24(256'h004A0061004C0080016200200080004902A201A8004C01A0004A0061004C0080),
    .INIT_25(256'h02A201A8004C01A0004A0061004C0080016200200080004902A201A8004C01A0),
    .INIT_26(256'h016200200080004902A201A8004C01A0004A0061004C00800162002000800049),
    .INIT_27(256'h004A0061004C0080016200200080004902A201A8004C01A0004A0061004C0080),
    .INIT_28(256'h004902E201A8004C01A0004A0061004C008000200080004902A201A8004C01A0),
    .INIT_29(256'h004C00D80050005D004C00800020004C0080004C00800080004901E003000080),
    .INIT_2A(256'h01A0004A0061004C008001620020004C0080004C0080004C0198004C019C004C),
    .INIT_2B(256'h004C0080042201A8004C03A203C003A2036201A8004C01A0004A0061004C0080),
    .INIT_2C(256'h004C0198004C019C004C004C00D80050005D004C0080046201A8004C01620020),
    .INIT_2D(256'h004C0198004C019C004C004C00D80050005D004C00800020004C0080004C0080),
    .INIT_2E(256'h004C0198004C019C004C004C00D80050005D004C00800020004C0080004C0080),
    .INIT_2F(256'h0020004C008001A0004A006100800049002000800049016200200080004901E0),
    .INIT_30(256'h00800049042201A8004C01A0004A0061004C0080016200200242022201A8004C),
    .INIT_31(256'h004C00800162002000800049042201A8004C01A0004A0061004C008001620020),
    .INIT_32(256'h004C01A0004A0061004C00800162002000800049042201A8004C01A0004A0061),
    .INIT_33(256'h00800049042201A8004C01A0004A0061004C00800162002000800049042201A8),
    .INIT_34(256'h004C00800162002000800049042201A8004C01A0004A0061004C008001620020),
    .INIT_35(256'h004C01A0004A0061004C00800162002000800049042201A8004C01A0004A0061),
    .INIT_36(256'h00800049042201A8004C01A0004A0061004C00800162002000800049042201A8),
    .INIT_37(256'h0061004C0080002000800049042201A8004C01A0004A0061004C008001620020),
    .INIT_38(256'h0020004C0080004C00800080004901E003000080004902E201A8004C01A0004A),
    .INIT_39(256'h0020004C0080004C0080004C0198004C019C004C004C00D80050005D004C0080),
    .INIT_3A(256'h03C003A2036201A8004C01A0004A0061004C008001A0004A0061004C00800162),
    .INIT_3B(256'h00D80050005D004C0080046201A8004C01620020004C0080042201A8004C03A2),
    .INIT_3C(256'h00D80050005D004C00800020004C0080004C0080004C0198004C019C004C004C),
    .INIT_3D(256'h00D80050005D004C00800020004C0080004C0080004C0198004C019C004C004C),
    .INIT_3E(256'h00800049002000800049016200200080004901E0004C0198004C019C004C004C),
    .INIT_3F(256'h004A0061004C0080016200200242022201A8004C0020004C008001A0004A0061),
    .INIT_40(256'h046201A8004C01A0004A0061004C00800162002000800049046201A8004C01A0),
    .INIT_41(256'h0162002000800049046201A8004C01A0004A0061004C00800162002000800049),
    .INIT_42(256'h004A0061004C00800162002000800049046201A8004C01A0004A0061004C0080),
    .INIT_43(256'h046201A8004C01A0004A0061004C00800162002000800049046201A8004C01A0),
    .INIT_44(256'h0162002000800049046201A8004C01A0004A0061004C00800162002000800049),
    .INIT_45(256'h004A0061004C00800162002000800049046201A8004C01A0004A0061004C0080),
    .INIT_46(256'h046201A8004C01A0004A0061004C00800162002000800049046201A8004C01A0),
    .INIT_47(256'h004901E003000080004902E201A8004C01A0004A0061004C0080002000800049),
    .INIT_48(256'h0198004C019C004C004C00D80050005D004C00800020004C0080004C00800080),
    .INIT_49(256'h004A0061004C008001A0004A0061004C008001620020004C0080004C0080004C),
    .INIT_4A(256'h01A8004C01620020004C0080042201A8004C03A203C003A2036201A8004C01A0),
    .INIT_4B(256'h004C0080004C0080004C0198004C019C004C004C00D80050005D004C00800462),
    .INIT_4C(256'h004C04810051004D004C0198004C019C004C004C00D80050005D004C00800020),
    .INIT_4D(256'h0050005D004C008001A0004A0020004C008001A0004A0061004C0080004C0080),
    .INIT_4E(256'h004A0061008000490020004C04810051004D004C0198004C019C004C004C00D8),
    .INIT_4F(256'h008001A0004A0061024201A0004A02E20188004C01A0004A0061004C008001A0),
    .INIT_50(256'h0180004C01A0004A02E20188004C01A0004A0061004C008001A0004A0061004C),
    .INIT_51(256'h02E201A8004C01A0004A0061004C00800020004C008001A0004A0061004C04C0),
    .INIT_52(256'h0061004C0080004C0080004C04810051004D03000300030001A0004C00800049),
    .INIT_53(256'h004C019C004C004C00D80050005D004C008001A0004A0020004C008001A0004A),
    .INIT_54(256'h0080004C00800080004901620020008000490020004C04810051004D004C0198),
    .INIT_55(256'h004C019C004C004C00D80050005D004C00800020004C008001A0004A0061004C),
    .INIT_56(256'h004A0061004C04C00180004C0020004C008001A0004A0061024201A000080198),
    .INIT_57(256'h004A0061004C0080004C0080030000800049052201A8004C0020004C008001A0),
    .INIT_58(256'h00080198004C019C004C004C00D80050005D004C008001620020004C008001A0),
    .INIT_59(256'h03A2054003A2046201A8004C01A0004A0061004C008001A0004A0061024201A0),
    .INIT_5A(256'h005D004C008001620020004C008001A0004A0061004C0080004C008000800049),
    .INIT_5B(256'h004A00610300008000490020024201A000080198004C019C004C004C00D80050),
    .INIT_5C(256'h0061024201A0004A00610080004905A201A8004C01A0004A0061004C008001A0),
    .INIT_5D(256'h04C00180004C02E201A8004C01A0004A0061004C00800020004C008001A0004A),
    .INIT_5E(256'h042201A8004C03A203C003A201A0004A0061004C008001A0004A00610300004C),
    .INIT_5F(256'h004A0061004C00800162002000800049052201A8004C01A0004A0061004C0080),
    .INIT_60(256'h004C0020004C008001A0004A006103000300030000800049046201A8004C01A0),
    .INIT_61(256'h004C008001620020004C008001A0004A0061004C0080004C0080004C04C00180),
    .INIT_62(256'h004C008001A0004A0061024201A000080198004C019C004C004C00D80050005D),
    .INIT_63(256'h004C008001A0004A00610080004903A2054003A2046201A8004C01A0004A0061),
    .INIT_64(256'h01A0004A0061004C04C00180004C02E201A8004C01A0004A0061004C00800020),
    .INIT_65(256'h01A0004A0061004C0080042201A8004C03A203C003A201A0004A0061004C0080),
    .INIT_66(256'h0049046201A8004C01A0004A0061004C00800162002000800049052201A8004C),
    .INIT_67(256'h00D80050005D004C00800020004C008001A0004A0061004C0080004C00800080),
    .INIT_68(256'h04810051004D03000300030003000300024201A000080198004C019C004C004C),
    .INIT_69(256'h004C008001A0004A00610242022201A8004C0020004C008001A0004A0061004C),
    .INIT_6A(256'h01A8004C0020004C008001A0004A0061030000800049036201A8004C01620020),
    .INIT_6B(256'h0061030000800049036201A8004C01620020004C008001A0004A006102420222),
    .INIT_6C(256'h004C04810051004D00800008022201A8004C01A0004A0061004C008001A0004A),
    .INIT_6D(256'h0020004C008001A0004A00610242022201A8004C0020004C008001A0004A0061),
    .INIT_6E(256'h022201A8004C0020004C008001A0004A0061030000800049036201A8004C0162),
    .INIT_6F(256'h004A0061030000800049036201A8004C01620020004C008001A0004A00610242),
    .INIT_70(256'h0061004C04810051004D0080000805E201A8004C01A0004A0061004C008001A0),
    .INIT_71(256'h01620020004C008001A0004A00610242022201A8004C0020004C008001A0004A),
    .INIT_72(256'h0242022201A8004C0020004C008001A0004A0061030000800049036201A8004C),
    .INIT_73(256'h01A0004A0061030000800049036201A8004C01620020004C008001A0004A0061),
    .INIT_74(256'h004A0061004C04810051004D00800008022201A8004C01A0004A0061004C0080),
    .INIT_75(256'h004C01620020004C008001A0004A00610242022201A8004C0020004C008001A0),
    .INIT_76(256'h00610242022201A8004C0020004C008001A0004A0061030000800049036201A8),
    .INIT_77(256'h008001A0004A0061030000800049036201A8004C01620020004C008001A0004A),
    .INIT_78(256'hFFFFFFFFFFFFFFFF04810051004D00800008062201A8004C01A0004A0061004C),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    program_counter_reg_rep_1
       (.ADDRARDADDR({1'b1,program_counter_reg_rep_0_i_2_n_0,program_counter_reg_rep_0_i_3_n_0,program_counter_reg_rep_0_i_4_n_0,program_counter_reg_rep_0_i_5_n_0,program_counter_reg_rep_0_i_6_n_0,program_counter_reg_rep_0_i_7_n_0,program_counter_reg_rep_0_i_8_n_0,program_counter_reg_rep_0_i_9_n_0,program_counter_reg_rep_0_i_10_n_0,program_counter_reg_rep_0_i_11_n_0,program_counter_reg_rep_0_i_12_n_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_program_counter_reg_rep_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_program_counter_reg_rep_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_program_counter_reg_rep_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_program_counter_reg_rep_1_DOADO_UNCONNECTED[31:11],opcode,address_z,address_a[3:2]}),
        .DOBDO(NLW_program_counter_reg_rep_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_program_counter_reg_rep_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_program_counter_reg_rep_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_program_counter_reg_rep_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(program_counter_reg_rep_0_i_1_n_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_program_counter_reg_rep_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_program_counter_reg_rep_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_program_counter_reg_rep_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(instruction0),
        .REGCEB(NLW_program_counter_reg_rep_1_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_program_counter_reg_rep_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_UNIQ_BASE_ registers_reg_r1_0_15_0_5
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[1:0]),
        .DOB(register_b[3:2]),
        .DOC(register_b[5:4]),
        .DOD(NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD5 registers_reg_r1_0_15_12_17
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[13:12]),
        .DOB(register_b[15:14]),
        .DOC(register_b[17:16]),
        .DOD(NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD6 registers_reg_r1_0_15_18_23
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[19:18]),
        .DOB(register_b[21:20]),
        .DOC(register_b[23:22]),
        .DOD(NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD7 registers_reg_r1_0_15_24_29
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[25:24]),
        .DOB(register_b[27:26]),
        .DOC(register_b[29:28]),
        .DOD(NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD8 registers_reg_r1_0_15_30_31
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_b[31:30]),
        .DOB(NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD4 registers_reg_r1_0_15_6_11
       (.ADDRA({1'b0,address_b_2}),
        .ADDRB({1'b0,address_b_2}),
        .ADDRC({1'b0,address_b_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[7:6]),
        .DOB(register_b[9:8]),
        .DOC(register_b[11:10]),
        .DOD(NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD9 registers_reg_r2_0_15_0_5
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[1:0]),
        .DOB(register_a[3:2]),
        .DOC(register_a[5:4]),
        .DOD(NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD11 registers_reg_r2_0_15_12_17
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[13:12]),
        .DOB(register_a[15:14]),
        .DOC(register_a[17:16]),
        .DOD(NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD12 registers_reg_r2_0_15_18_23
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[19:18]),
        .DOB(register_a[21:20]),
        .DOC(register_a[23:22]),
        .DOD(NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD13 registers_reg_r2_0_15_24_29
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[25:24]),
        .DOB(register_a[27:26]),
        .DOC(register_a[29:28]),
        .DOD(NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD14 registers_reg_r2_0_15_30_31
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_a[31:30]),
        .DOB(NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD10 registers_reg_r2_0_15_6_11
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[7:6]),
        .DOB(register_a[9:8]),
        .DOC(register_a[11:10]),
        .DOD(NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[0]_i_10 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[0] ),
        .I2(opcode_2[4]),
        .I3(store_data[0]),
        .I4(\adder_a[0]_i_1_n_0 ),
        .I5(\result[0]_i_26_n_0 ),
        .O(\result[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[0]_i_11 
       (.I0(p_3_in[0]),
        .I1(opcode_2[1]),
        .I2(p_4_in[0]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \result[0]_i_14 
       (.I0(\adder_a[31]_i_2_n_0 ),
        .I1(store_data[31]),
        .I2(register_a[30]),
        .I3(operand_a1),
        .I4(result[30]),
        .I5(store_data[30]),
        .O(\result[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \result[0]_i_15 
       (.I0(\adder_a[29]_i_1_n_0 ),
        .I1(store_data[29]),
        .I2(register_a[28]),
        .I3(operand_a1),
        .I4(result[28]),
        .I5(store_data[28]),
        .O(\result[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \result[0]_i_16 
       (.I0(store_data[27]),
        .I1(\adder_a[27]_i_1_n_0 ),
        .I2(register_a[26]),
        .I3(operand_a1),
        .I4(result[26]),
        .I5(store_data[26]),
        .O(\result[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \result[0]_i_17 
       (.I0(store_data[25]),
        .I1(\adder_a[25]_i_1_n_0 ),
        .I2(register_a[24]),
        .I3(operand_a1),
        .I4(result[24]),
        .I5(store_data[24]),
        .O(\result[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_18 
       (.I0(\result[0]_i_41_n_0 ),
        .I1(result[30]),
        .I2(operand_b1),
        .I3(register_b[30]),
        .I4(operand_a1),
        .I5(register_a[30]),
        .O(\result[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_19 
       (.I0(\result[0]_i_42_n_0 ),
        .I1(result[28]),
        .I2(operand_b1),
        .I3(register_b[28]),
        .I4(operand_a1),
        .I5(register_a[28]),
        .O(\result[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[0]_i_2 
       (.I0(Q[3]),
        .I1(load_data[0]),
        .I2(Q[2]),
        .O(\result[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5454540151510451)) 
    \result[0]_i_20 
       (.I0(\result[0]_i_43_n_0 ),
        .I1(register_a[26]),
        .I2(operand_a1),
        .I3(register_b[26]),
        .I4(operand_b1),
        .I5(result[26]),
        .O(\result[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_21 
       (.I0(register_a[24]),
        .I1(operand_a1),
        .I2(register_b[24]),
        .I3(operand_b1),
        .I4(result[24]),
        .I5(\result[0]_i_44_n_0 ),
        .O(\result[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_23 
       (.I0(\result[0]_i_41_n_0 ),
        .I1(result[30]),
        .I2(operand_b1),
        .I3(register_b[30]),
        .I4(operand_a1),
        .I5(register_a[30]),
        .O(\result[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A802A2A208A2)) 
    \result[0]_i_24 
       (.I0(\result[0]_i_50_n_0 ),
        .I1(register_a[27]),
        .I2(operand_a1),
        .I3(register_b[27]),
        .I4(operand_b1),
        .I5(result[27]),
        .O(\result[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A802A2A208A2)) 
    \result[0]_i_25 
       (.I0(\result[0]_i_51_n_0 ),
        .I1(register_a[26]),
        .I2(operand_a1),
        .I3(register_b[26]),
        .I4(operand_b1),
        .I5(result[26]),
        .O(\result[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \result[0]_i_26 
       (.I0(opcode_2[0]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(address_b_2[0]),
        .I4(Q[2]),
        .O(\result[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_28 
       (.I0(\result[0]_i_41_n_0 ),
        .I1(result[30]),
        .I2(operand_b1),
        .I3(register_b[30]),
        .I4(operand_a1),
        .I5(register_a[30]),
        .O(\result[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_29 
       (.I0(\result[0]_i_42_n_0 ),
        .I1(result[28]),
        .I2(operand_b1),
        .I3(register_b[28]),
        .I4(operand_a1),
        .I5(register_a[28]),
        .O(\result[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4444474444444444)) 
    \result[0]_i_3 
       (.I0(\result[0]_i_6_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[3]),
        .I4(opcode_2[4]),
        .I5(result02_in),
        .O(\result[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5454540151510451)) 
    \result[0]_i_30 
       (.I0(\result[0]_i_43_n_0 ),
        .I1(register_a[26]),
        .I2(operand_a1),
        .I3(register_b[26]),
        .I4(operand_b1),
        .I5(result[26]),
        .O(\result[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_31 
       (.I0(register_a[24]),
        .I1(operand_a1),
        .I2(register_b[24]),
        .I3(operand_b1),
        .I4(result[24]),
        .I5(\result[0]_i_44_n_0 ),
        .O(\result[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \result[0]_i_33 
       (.I0(store_data[23]),
        .I1(\adder_a[23]_i_1_n_0 ),
        .I2(register_a[22]),
        .I3(operand_a1),
        .I4(result[22]),
        .I5(store_data[22]),
        .O(\result[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \result[0]_i_34 
       (.I0(store_data[21]),
        .I1(\adder_a[21]_i_1_n_0 ),
        .I2(register_a[20]),
        .I3(operand_a1),
        .I4(result[20]),
        .I5(store_data[20]),
        .O(\result[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \result[0]_i_35 
       (.I0(store_data[19]),
        .I1(\adder_a[19]_i_1_n_0 ),
        .I2(register_a[18]),
        .I3(operand_a1),
        .I4(result[18]),
        .I5(store_data[18]),
        .O(\result[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \result[0]_i_36 
       (.I0(store_data[17]),
        .I1(\adder_a[17]_i_1_n_0 ),
        .I2(register_a[16]),
        .I3(operand_a1),
        .I4(result[16]),
        .I5(store_data[16]),
        .O(\result[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EDB8ED47)) 
    \result[0]_i_37 
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .I3(operand_a1),
        .I4(register_a[22]),
        .I5(\result[0]_i_66_n_0 ),
        .O(\result[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_38 
       (.I0(register_a[21]),
        .I1(operand_a1),
        .I2(register_b[21]),
        .I3(operand_b1),
        .I4(result[21]),
        .I5(\result[0]_i_67_n_0 ),
        .O(\result[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h5454540151510451)) 
    \result[0]_i_39 
       (.I0(\result[0]_i_68_n_0 ),
        .I1(register_a[18]),
        .I2(operand_a1),
        .I3(register_b[18]),
        .I4(operand_b1),
        .I5(result[18]),
        .O(\result[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    \result[0]_i_4 
       (.I0(opcode_2[2]),
        .I1(opcode_2[4]),
        .I2(\result_reg[0]_i_8_n_1 ),
        .I3(\result[0]_i_9_n_0 ),
        .I4(\result[0]_i_10_n_0 ),
        .I5(\result[0]_i_11_n_0 ),
        .O(\result[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5454540151510451)) 
    \result[0]_i_40 
       (.I0(\result[0]_i_69_n_0 ),
        .I1(register_a[16]),
        .I2(operand_a1),
        .I3(register_b[16]),
        .I4(operand_b1),
        .I5(result[16]),
        .O(\result[0]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_41 
       (.I0(register_a[31]),
        .I1(operand_a1),
        .I2(register_b[31]),
        .I3(operand_b1),
        .I4(result[31]),
        .O(\result[0]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_42 
       (.I0(register_a[29]),
        .I1(operand_a1),
        .I2(register_b[29]),
        .I3(operand_b1),
        .I4(result[29]),
        .O(\result[0]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[0]_i_43 
       (.I0(result[27]),
        .I1(operand_b1),
        .I2(register_b[27]),
        .I3(operand_a1),
        .I4(register_a[27]),
        .O(\result[0]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[0]_i_44 
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .I3(operand_a1),
        .I4(register_a[25]),
        .O(\result[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EDB8ED47)) 
    \result[0]_i_46 
       (.I0(result[21]),
        .I1(operand_b1),
        .I2(register_b[21]),
        .I3(operand_a1),
        .I4(register_a[21]),
        .I5(\result[0]_i_74_n_0 ),
        .O(\result[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009A95)) 
    \result[0]_i_47 
       (.I0(store_data[18]),
        .I1(result[18]),
        .I2(operand_a1),
        .I3(register_a[18]),
        .I4(\result[0]_i_68_n_0 ),
        .I5(\result[0]_i_67_n_0 ),
        .O(\result[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009A95)) 
    \result[0]_i_48 
       (.I0(store_data[16]),
        .I1(result[16]),
        .I2(operand_a1),
        .I3(register_a[16]),
        .I4(\result[0]_i_75_n_0 ),
        .I5(\result[0]_i_69_n_0 ),
        .O(\result[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000B847)) 
    \result[0]_i_49 
       (.I0(result[12]),
        .I1(operand_b1),
        .I2(register_b[12]),
        .I3(\adder_a[12]_i_1_n_0 ),
        .I4(\result[0]_i_76_n_0 ),
        .I5(\result[0]_i_77_n_0 ),
        .O(\result[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_50 
       (.I0(\result[0]_i_42_n_0 ),
        .I1(result[28]),
        .I2(operand_b1),
        .I3(register_b[28]),
        .I4(operand_a1),
        .I5(register_a[28]),
        .O(\result[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_51 
       (.I0(register_a[24]),
        .I1(operand_a1),
        .I2(register_b[24]),
        .I3(operand_b1),
        .I4(result[24]),
        .I5(\result[0]_i_44_n_0 ),
        .O(\result[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EDB8ED47)) 
    \result[0]_i_53 
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .I3(operand_a1),
        .I4(register_a[22]),
        .I5(\result[0]_i_66_n_0 ),
        .O(\result[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_54 
       (.I0(register_a[21]),
        .I1(operand_a1),
        .I2(register_b[21]),
        .I3(operand_b1),
        .I4(result[21]),
        .I5(\result[0]_i_67_n_0 ),
        .O(\result[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h5454540151510451)) 
    \result[0]_i_55 
       (.I0(\result[0]_i_68_n_0 ),
        .I1(register_a[18]),
        .I2(operand_a1),
        .I3(register_b[18]),
        .I4(operand_b1),
        .I5(result[18]),
        .O(\result[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h5454540151510451)) 
    \result[0]_i_56 
       (.I0(\result[0]_i_69_n_0 ),
        .I1(register_a[16]),
        .I2(operand_a1),
        .I3(register_b[16]),
        .I4(operand_b1),
        .I5(result[16]),
        .O(\result[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \result[0]_i_58 
       (.I0(store_data[15]),
        .I1(\adder_a[15]_i_1_n_0 ),
        .I2(register_a[14]),
        .I3(operand_a1),
        .I4(result[14]),
        .I5(store_data[14]),
        .O(\result[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h45404540DFD54540)) 
    \result[0]_i_59 
       (.I0(store_data[13]),
        .I1(result[13]),
        .I2(operand_a1),
        .I3(register_a[13]),
        .I4(\adder_a[12]_i_1_n_0 ),
        .I5(store_data[12]),
        .O(\result[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h303FFFFFFFFF5555)) 
    \result[0]_i_6 
       (.I0(result04_in[0]),
        .I1(result00_in),
        .I2(opcode_2[4]),
        .I3(\timer_clock_reg_n_0_[0] ),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_60 
       (.I0(store_data[11]),
        .I1(\adder_a[11]_i_1_n_0 ),
        .I2(\adder_a[10]_i_1_n_0 ),
        .I3(register_b[10]),
        .I4(operand_b1),
        .I5(result[10]),
        .O(\result[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_61 
       (.I0(store_data[9]),
        .I1(\adder_a[9]_i_1_n_0 ),
        .I2(\adder_a[8]_i_1_n_0 ),
        .I3(register_b[8]),
        .I4(operand_b1),
        .I5(result[8]),
        .O(\result[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h5454540151510451)) 
    \result[0]_i_62 
       (.I0(\result[0]_i_75_n_0 ),
        .I1(register_a[14]),
        .I2(operand_a1),
        .I3(register_b[14]),
        .I4(operand_b1),
        .I5(result[14]),
        .O(\result[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h5454540151510451)) 
    \result[0]_i_63 
       (.I0(\result[0]_i_76_n_0 ),
        .I1(register_a[12]),
        .I2(operand_a1),
        .I3(register_b[12]),
        .I4(operand_b1),
        .I5(result[12]),
        .O(\result[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_64 
       (.I0(store_data[10]),
        .I1(\adder_a[10]_i_1_n_0 ),
        .I2(result[11]),
        .I3(operand_b1),
        .I4(register_b[11]),
        .I5(\adder_a[11]_i_1_n_0 ),
        .O(\result[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_65 
       (.I0(\adder_a[9]_i_1_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .I4(\adder_a[8]_i_1_n_0 ),
        .I5(store_data[8]),
        .O(\result[0]_i_65_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[0]_i_66 
       (.I0(result[23]),
        .I1(operand_b1),
        .I2(register_b[23]),
        .I3(operand_a1),
        .I4(register_a[23]),
        .O(\result[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[0]_i_67 
       (.I0(result[20]),
        .I1(operand_b1),
        .I2(register_b[20]),
        .I3(operand_a1),
        .I4(register_a[20]),
        .O(\result[0]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[0]_i_68 
       (.I0(result[19]),
        .I1(operand_b1),
        .I2(register_b[19]),
        .I3(operand_a1),
        .I4(register_a[19]),
        .O(\result[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[0]_i_69 
       (.I0(result[17]),
        .I1(operand_b1),
        .I2(register_b[17]),
        .I3(operand_a1),
        .I4(register_a[17]),
        .O(\result[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_70 
       (.I0(store_data[9]),
        .I1(\adder_a[9]_i_1_n_0 ),
        .I2(store_data[10]),
        .I3(\adder_a[10]_i_1_n_0 ),
        .I4(store_data[11]),
        .I5(\adder_a[11]_i_1_n_0 ),
        .O(\result[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_71 
       (.I0(store_data[6]),
        .I1(\adder_a[6]_i_1_n_0 ),
        .I2(store_data[7]),
        .I3(\adder_a[7]_i_1_n_0 ),
        .I4(store_data[8]),
        .I5(\adder_a[8]_i_1_n_0 ),
        .O(\result[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_72 
       (.I0(store_data[4]),
        .I1(\adder_a[4]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\adder_a[3]_i_1_n_0 ),
        .I4(store_data[5]),
        .I5(\adder_a[5]_i_1_n_0 ),
        .O(\result[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_73 
       (.I0(store_data[0]),
        .I1(\adder_a[0]_i_1_n_0 ),
        .I2(store_data[1]),
        .I3(\adder_a[1]_i_1_n_0 ),
        .I4(store_data[2]),
        .I5(\adder_a[2]_i_1_n_0 ),
        .O(\result[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hABABABFEAEAEFBAE)) 
    \result[0]_i_74 
       (.I0(\result[0]_i_66_n_0 ),
        .I1(register_a[22]),
        .I2(operand_a1),
        .I3(register_b[22]),
        .I4(operand_b1),
        .I5(result[22]),
        .O(\result[0]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[0]_i_75 
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .I3(operand_a1),
        .I4(register_a[15]),
        .O(\result[0]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[0]_i_76 
       (.I0(result[13]),
        .I1(operand_b1),
        .I2(register_b[13]),
        .I3(operand_a1),
        .I4(register_a[13]),
        .O(\result[0]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[0]_i_77 
       (.I0(result[14]),
        .I1(operand_b1),
        .I2(register_b[14]),
        .I3(operand_a1),
        .I4(register_a[14]),
        .O(\result[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h5454540151510451)) 
    \result[0]_i_79 
       (.I0(\result[0]_i_75_n_0 ),
        .I1(register_a[14]),
        .I2(operand_a1),
        .I3(register_b[14]),
        .I4(operand_b1),
        .I5(result[14]),
        .O(\result[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h5454540151510451)) 
    \result[0]_i_80 
       (.I0(\result[0]_i_76_n_0 ),
        .I1(register_a[12]),
        .I2(operand_a1),
        .I3(register_b[12]),
        .I4(operand_b1),
        .I5(result[12]),
        .O(\result[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \result[0]_i_81 
       (.I0(store_data[10]),
        .I1(\adder_a[10]_i_1_n_0 ),
        .I2(result[11]),
        .I3(operand_b1),
        .I4(register_b[11]),
        .I5(\adder_a[11]_i_1_n_0 ),
        .O(\result[0]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_82 
       (.I0(\adder_a[9]_i_1_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .I4(\adder_a[8]_i_1_n_0 ),
        .I5(store_data[8]),
        .O(\result[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_83 
       (.I0(store_data[7]),
        .I1(\adder_a[7]_i_1_n_0 ),
        .I2(\adder_a[6]_i_1_n_0 ),
        .I3(register_b[6]),
        .I4(operand_b1),
        .I5(result[6]),
        .O(\result[0]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_84 
       (.I0(store_data[5]),
        .I1(\adder_a[5]_i_1_n_0 ),
        .I2(\adder_a[4]_i_1_n_0 ),
        .I3(register_b[4]),
        .I4(operand_b1),
        .I5(result[4]),
        .O(\result[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_85 
       (.I0(store_data[3]),
        .I1(\adder_a[3]_i_1_n_0 ),
        .I2(\adder_a[2]_i_1_n_0 ),
        .I3(register_b[2]),
        .I4(operand_b1),
        .I5(result[2]),
        .O(\result[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    \result[0]_i_86 
       (.I0(store_data[1]),
        .I1(\adder_a[1]_i_1_n_0 ),
        .I2(\adder_a[0]_i_1_n_0 ),
        .I3(register_b[0]),
        .I4(operand_b1),
        .I5(result[0]),
        .O(\result[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_87 
       (.I0(\adder_a[7]_i_1_n_0 ),
        .I1(register_b[7]),
        .I2(operand_b1),
        .I3(result[7]),
        .I4(\adder_a[6]_i_1_n_0 ),
        .I5(store_data[6]),
        .O(\result[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_88 
       (.I0(\adder_a[5]_i_1_n_0 ),
        .I1(register_b[5]),
        .I2(operand_b1),
        .I3(result[5]),
        .I4(\adder_a[4]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[0]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_89 
       (.I0(\adder_a[3]_i_1_n_0 ),
        .I1(register_b[3]),
        .I2(operand_b1),
        .I3(result[3]),
        .I4(\adder_a[2]_i_1_n_0 ),
        .I5(store_data[2]),
        .O(\result[0]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h11000404)) 
    \result[0]_i_9 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(program_counter_2[0]),
        .I3(\adder_a[0]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_90 
       (.I0(\adder_a[1]_i_1_n_0 ),
        .I1(register_b[1]),
        .I2(operand_b1),
        .I3(result[1]),
        .I4(\adder_a[0]_i_1_n_0 ),
        .I5(store_data[0]),
        .O(\result[0]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_91 
       (.I0(\adder_a[7]_i_1_n_0 ),
        .I1(register_b[7]),
        .I2(operand_b1),
        .I3(result[7]),
        .I4(\adder_a[6]_i_1_n_0 ),
        .I5(store_data[6]),
        .O(\result[0]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_92 
       (.I0(\adder_a[5]_i_1_n_0 ),
        .I1(register_b[5]),
        .I2(operand_b1),
        .I3(result[5]),
        .I4(\adder_a[4]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[0]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_93 
       (.I0(\adder_a[3]_i_1_n_0 ),
        .I1(register_b[3]),
        .I2(operand_b1),
        .I3(result[3]),
        .I4(\adder_a[2]_i_1_n_0 ),
        .I5(store_data[2]),
        .O(\result[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \result[0]_i_94 
       (.I0(\adder_a[1]_i_1_n_0 ),
        .I1(register_b[1]),
        .I2(operand_b1),
        .I3(result[1]),
        .I4(\adder_a[0]_i_1_n_0 ),
        .I5(store_data[0]),
        .O(\result[0]_i_94_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[10]_i_10 
       (.I0(register_a[11]),
        .I1(operand_a1),
        .I2(register_b[11]),
        .I3(operand_b1),
        .I4(result[11]),
        .O(\result[10]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[10]_i_11 
       (.I0(register_a[10]),
        .I1(operand_a1),
        .I2(register_b[10]),
        .I3(operand_b1),
        .I4(result[10]),
        .O(\result[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[10]_i_12 
       (.I0(\adder_a[9]_i_1_n_0 ),
        .I1(register_b[9]),
        .I2(operand_b1),
        .I3(result[9]),
        .O(\result[10]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[10]_i_13 
       (.I0(register_a[8]),
        .I1(operand_a1),
        .I2(register_b[8]),
        .I3(operand_b1),
        .I4(result[8]),
        .O(\result[10]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[10]_i_14 
       (.I0(result[11]),
        .I1(operand_b1),
        .I2(register_b[11]),
        .I3(operand_a1),
        .I4(register_a[11]),
        .O(\result[10]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[10]_i_15 
       (.I0(result[10]),
        .I1(operand_b1),
        .I2(register_b[10]),
        .I3(operand_a1),
        .I4(register_a[10]),
        .O(\result[10]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[10]_i_16 
       (.I0(result[9]),
        .I1(operand_b1),
        .I2(register_b[9]),
        .I3(\adder_a[9]_i_1_n_0 ),
        .O(\result[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[10]_i_17 
       (.I0(result[8]),
        .I1(operand_b1),
        .I2(register_b[8]),
        .I3(operand_a1),
        .I4(register_a[8]),
        .O(\result[10]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \result[10]_i_18 
       (.I0(\result[14]_i_8_n_0 ),
        .I1(literal_2[10]),
        .I2(Q[2]),
        .I3(\timer_clock_reg_n_0_[10] ),
        .I4(\result[31]_i_16_n_0 ),
        .O(\result[10]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[10]_i_2 
       (.I0(Q[3]),
        .I1(load_data[10]),
        .I2(Q[2]),
        .O(\result[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[10]_i_3 
       (.I0(p_3_in[10]),
        .I1(opcode_2[1]),
        .I2(p_4_in[10]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \result[10]_i_4 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(result04_in[10]),
        .I4(\result[10]_i_8_n_0 ),
        .I5(\result[10]_i_9_n_0 ),
        .O(\result[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[10]_i_8 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[10] ),
        .I2(opcode_2[4]),
        .I3(store_data[10]),
        .I4(\adder_a[10]_i_1_n_0 ),
        .I5(\result[10]_i_18_n_0 ),
        .O(\result[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h11004040)) 
    \result[10]_i_9 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(result03_in[10]),
        .I3(\adder_a[10]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[11]_i_10 
       (.I0(register_a[10]),
        .I1(operand_a1),
        .I2(result[10]),
        .I3(literal_2[10]),
        .O(\result[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[11]_i_11 
       (.I0(\adder_a[9]_i_1_n_0 ),
        .I1(literal_2[9]),
        .O(\result[11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[11]_i_12 
       (.I0(register_a[8]),
        .I1(operand_a1),
        .I2(result[8]),
        .I3(literal_2[8]),
        .O(\result[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \result[11]_i_13 
       (.I0(opcode_2[0]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(literal_2[11]),
        .I4(\result[31]_i_16_n_0 ),
        .I5(\timer_clock_reg_n_0_[11] ),
        .O(\result[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBBBBB8)) 
    \result[11]_i_3 
       (.I0(load_data[11]),
        .I1(Q[2]),
        .I2(\result[11]_i_4_n_0 ),
        .I3(\result[11]_i_5_n_0 ),
        .I4(result04_in[11]),
        .I5(\divider_a[31]_i_2_n_0 ),
        .O(\result[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[11]_i_4 
       (.I0(p_3_in[11]),
        .I1(opcode_2[1]),
        .I2(p_4_in[11]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h54545404FFFFFFFF)) 
    \result[11]_i_5 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[11] ),
        .I2(opcode_2[4]),
        .I3(store_data[11]),
        .I4(\adder_a[11]_i_1_n_0 ),
        .I5(\result[11]_i_7_n_0 ),
        .O(\result[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EBEFFBFF)) 
    \result[11]_i_7 
       (.I0(opcode_2[3]),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(\adder_a[11]_i_1_n_0 ),
        .I4(result03_in[11]),
        .I5(\result[11]_i_13_n_0 ),
        .O(\result[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[11]_i_8 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .O(\result[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[11]_i_9 
       (.I0(register_a[11]),
        .I1(operand_a1),
        .I2(result[11]),
        .I3(literal_2[11]),
        .O(\result[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[12]_i_2 
       (.I0(Q[3]),
        .I1(load_data[12]),
        .I2(Q[2]),
        .O(\result[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[12]_i_3 
       (.I0(p_3_in[12]),
        .I1(opcode_2[1]),
        .I2(p_4_in[12]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \result[12]_i_4 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(result04_in[12]),
        .I4(\result[12]_i_6_n_0 ),
        .I5(\result[12]_i_7_n_0 ),
        .O(\result[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[12]_i_6 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[12] ),
        .I2(opcode_2[4]),
        .I3(store_data[12]),
        .I4(\adder_a[12]_i_1_n_0 ),
        .I5(\result[12]_i_8_n_0 ),
        .O(\result[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h11004040)) 
    \result[12]_i_7 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(result03_in[12]),
        .I3(\adder_a[12]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \result[12]_i_8 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\timer_clock_reg_n_0_[12] ),
        .I2(Q[2]),
        .I3(literal_2[12]),
        .I4(\result[14]_i_8_n_0 ),
        .O(\result[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \result[13]_i_10 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\timer_clock_reg_n_0_[13] ),
        .I2(Q[2]),
        .I3(literal_2[13]),
        .I4(\result[14]_i_8_n_0 ),
        .O(\result[13]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h15)) 
    \result[13]_i_11 
       (.I0(opcode_2[3]),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .O(\result[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000757F757F757F)) 
    \result[13]_i_12 
       (.I0(opcode_2[2]),
        .I1(result[13]),
        .I2(operand_a1),
        .I3(register_a[13]),
        .I4(result03_in[13]),
        .I5(opcode_2[1]),
        .O(\result[13]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[13]_i_13 
       (.I0(register_a[15]),
        .I1(operand_a1),
        .I2(register_b[15]),
        .I3(operand_b1),
        .I4(result[15]),
        .O(\result[13]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[13]_i_14 
       (.I0(register_a[14]),
        .I1(operand_a1),
        .I2(register_b[14]),
        .I3(operand_b1),
        .I4(result[14]),
        .O(\result[13]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[13]_i_15 
       (.I0(register_a[13]),
        .I1(operand_a1),
        .I2(register_b[13]),
        .I3(operand_b1),
        .I4(result[13]),
        .O(\result[13]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[13]_i_16 
       (.I0(register_a[12]),
        .I1(operand_a1),
        .I2(register_b[12]),
        .I3(operand_b1),
        .I4(result[12]),
        .O(\result[13]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[13]_i_17 
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .I3(operand_a1),
        .I4(register_a[15]),
        .O(\result[13]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[13]_i_18 
       (.I0(result[14]),
        .I1(operand_b1),
        .I2(register_b[14]),
        .I3(operand_a1),
        .I4(register_a[14]),
        .O(\result[13]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[13]_i_19 
       (.I0(result[13]),
        .I1(operand_b1),
        .I2(register_b[13]),
        .I3(operand_a1),
        .I4(register_a[13]),
        .O(\result[13]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[13]_i_2 
       (.I0(Q[3]),
        .I1(load_data[13]),
        .I2(Q[2]),
        .O(\result[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[13]_i_20 
       (.I0(result[12]),
        .I1(operand_b1),
        .I2(register_b[12]),
        .I3(operand_a1),
        .I4(register_a[12]),
        .O(\result[13]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[13]_i_21 
       (.I0(register_a[15]),
        .I1(operand_a1),
        .I2(result[15]),
        .I3(literal_2[15]),
        .O(\result[13]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[13]_i_22 
       (.I0(register_a[14]),
        .I1(operand_a1),
        .I2(result[14]),
        .I3(literal_2[14]),
        .O(\result[13]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[13]_i_23 
       (.I0(register_a[13]),
        .I1(operand_a1),
        .I2(result[13]),
        .I3(literal_2[13]),
        .O(\result[13]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[13]_i_24 
       (.I0(register_a[12]),
        .I1(operand_a1),
        .I2(result[12]),
        .I3(literal_2[12]),
        .O(\result[13]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[13]_i_3 
       (.I0(p_3_in[13]),
        .I1(opcode_2[1]),
        .I2(p_4_in[13]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \result[13]_i_4 
       (.I0(\divider_a[31]_i_2_n_0 ),
        .I1(result04_in[13]),
        .I2(\result[13]_i_9_n_0 ),
        .I3(\result[13]_i_10_n_0 ),
        .I4(\result[13]_i_11_n_0 ),
        .I5(\result[13]_i_12_n_0 ),
        .O(\result[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000EFE000000000)) 
    \result[13]_i_9 
       (.I0(\adder_a[13]_i_1_n_0 ),
        .I1(store_data[13]),
        .I2(opcode_2[4]),
        .I3(\a_lo_reg_n_0_[13] ),
        .I4(opcode_2[0]),
        .I5(opcode_2[1]),
        .O(\result[13]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hDDDF)) 
    \result[14]_i_10 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[14] ),
        .I3(opcode_2[4]),
        .O(\result[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \result[14]_i_3 
       (.I0(load_data[14]),
        .I1(Q[2]),
        .I2(\result[14]_i_4_n_0 ),
        .I3(\result[14]_i_5_n_0 ),
        .I4(\result[14]_i_6_n_0 ),
        .I5(\result[14]_i_7_n_0 ),
        .O(\result[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[14]_i_4 
       (.I0(p_3_in[14]),
        .I1(opcode_2[1]),
        .I2(p_4_in[14]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h11004040)) 
    \result[14]_i_5 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(result03_in[14]),
        .I3(\adder_a[14]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \result[14]_i_6 
       (.I0(\result[14]_i_8_n_0 ),
        .I1(literal_2[14]),
        .I2(\timer_clock_reg_n_0_[14] ),
        .I3(\result[31]_i_16_n_0 ),
        .I4(\result[14]_i_9_n_0 ),
        .I5(\result[14]_i_10_n_0 ),
        .O(\result[14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \result[14]_i_7 
       (.I0(result04_in[14]),
        .I1(opcode_2[2]),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .O(\result[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \result[14]_i_8 
       (.I0(opcode_2[0]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .O(\result[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAB8FFFFFFFF)) 
    \result[14]_i_9 
       (.I0(result[14]),
        .I1(operand_b1),
        .I2(register_b[14]),
        .I3(operand_a1),
        .I4(register_a[14]),
        .I5(opcode_2[4]),
        .O(\result[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
    \result[15]_i_3 
       (.I0(load_data[15]),
        .I1(Q[2]),
        .I2(\result[15]_i_4_n_0 ),
        .I3(\result[15]_i_5_n_0 ),
        .I4(\result[15]_i_6_n_0 ),
        .I5(\result[15]_i_7_n_0 ),
        .O(\result[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[15]_i_4 
       (.I0(p_3_in[15]),
        .I1(opcode_2[1]),
        .I2(p_4_in[15]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5400FFFF54005400)) 
    \result[15]_i_5 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[15] ),
        .I2(opcode_2[4]),
        .I3(\result[15]_i_8_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(\timer_clock_reg_n_0_[15] ),
        .O(\result[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF440CCC)) 
    \result[15]_i_6 
       (.I0(\adder_a[15]_i_1_n_0 ),
        .I1(\result[16]_i_8_n_0 ),
        .I2(result03_in[15]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(opcode_2[3]),
        .O(\result[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \result[15]_i_7 
       (.I0(result04_in[15]),
        .I1(opcode_2[2]),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .O(\result[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAB8FFFFFFFF)) 
    \result[15]_i_8 
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .I3(operand_a1),
        .I4(register_a[15]),
        .I5(opcode_2[4]),
        .O(\result[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAB8FFFFFFFF)) 
    \result[16]_i_10 
       (.I0(result[16]),
        .I1(operand_b1),
        .I2(register_b[16]),
        .I3(operand_a1),
        .I4(register_a[16]),
        .I5(opcode_2[4]),
        .O(\result[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \result[16]_i_3 
       (.I0(load_data[16]),
        .I1(Q[2]),
        .I2(\result[16]_i_4_n_0 ),
        .I3(\result[16]_i_5_n_0 ),
        .I4(\result[16]_i_6_n_0 ),
        .I5(\result[16]_i_7_n_0 ),
        .O(\result[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[16]_i_4 
       (.I0(p_3_in[16]),
        .I1(opcode_2[1]),
        .I2(p_4_in[16]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0505000540554055)) 
    \result[16]_i_5 
       (.I0(opcode_2[3]),
        .I1(address_b_2[0]),
        .I2(opcode_2[2]),
        .I3(\result[16]_i_8_n_0 ),
        .I4(result03_in[16]),
        .I5(opcode_2[1]),
        .O(\result[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4444444444)) 
    \result[16]_i_6 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\timer_clock_reg_n_0_[16] ),
        .I2(memory_reg_0_i_2_n_0),
        .I3(\a_lo_reg_n_0_[16] ),
        .I4(opcode_2[4]),
        .I5(\result[16]_i_10_n_0 ),
        .O(\result[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \result[16]_i_7 
       (.I0(result04_in[16]),
        .I1(opcode_2[2]),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .O(\result[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \result[16]_i_8 
       (.I0(opcode_2[2]),
        .I1(literal_2[15]),
        .I2(opcode_2[0]),
        .O(\result[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[17]_i_3 
       (.I0(load_data[17]),
        .I1(Q[2]),
        .I2(\result[17]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[17]_i_5_n_0 ),
        .I5(\result[17]_i_6_n_0 ),
        .O(\result[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[17]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[17]),
        .O(\result[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[17]_i_5 
       (.I0(p_4_in[17]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[17] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[17]_i_1_n_0 ),
        .I5(store_data[17]),
        .O(\result[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[17]_i_6 
       (.I0(address_b_2[1]),
        .I1(opcode_2[2]),
        .I2(result04_in[17]),
        .I3(opcode_2[1]),
        .I4(\result[17]_i_7_n_0 ),
        .O(\result[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[17]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[17] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[18]_i_3 
       (.I0(load_data[18]),
        .I1(Q[2]),
        .I2(\result[18]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[18]_i_5_n_0 ),
        .I5(\result[18]_i_6_n_0 ),
        .O(\result[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[18]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[18]),
        .O(\result[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[18]_i_5 
       (.I0(p_4_in[18]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[18] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[18]_i_1_n_0 ),
        .I5(store_data[18]),
        .O(\result[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[18]_i_6 
       (.I0(address_b_2[2]),
        .I1(opcode_2[2]),
        .I2(result04_in[18]),
        .I3(opcode_2[1]),
        .I4(\result[18]_i_7_n_0 ),
        .O(\result[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[18]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[18] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[19]_i_10 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[19] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[19]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[19]_i_11 
       (.I0(register_a[19]),
        .I1(operand_a1),
        .I2(register_b[19]),
        .I3(operand_b1),
        .I4(result[19]),
        .O(\result[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[19]_i_12 
       (.I0(register_a[18]),
        .I1(operand_a1),
        .I2(register_b[18]),
        .I3(operand_b1),
        .I4(result[18]),
        .O(\result[19]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[19]_i_13 
       (.I0(register_a[17]),
        .I1(operand_a1),
        .I2(register_b[17]),
        .I3(operand_b1),
        .I4(result[17]),
        .O(\result[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[19]_i_14 
       (.I0(register_a[16]),
        .I1(operand_a1),
        .I2(register_b[16]),
        .I3(operand_b1),
        .I4(result[16]),
        .O(\result[19]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[19]_i_15 
       (.I0(result[19]),
        .I1(operand_b1),
        .I2(register_b[19]),
        .I3(operand_a1),
        .I4(register_a[19]),
        .O(\result[19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[19]_i_16 
       (.I0(result[18]),
        .I1(operand_b1),
        .I2(register_b[18]),
        .I3(operand_a1),
        .I4(register_a[18]),
        .O(\result[19]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[19]_i_17 
       (.I0(result[17]),
        .I1(operand_b1),
        .I2(register_b[17]),
        .I3(operand_a1),
        .I4(register_a[17]),
        .O(\result[19]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[19]_i_18 
       (.I0(result[16]),
        .I1(operand_b1),
        .I2(register_b[16]),
        .I3(operand_a1),
        .I4(register_a[16]),
        .O(\result[19]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[19]_i_19 
       (.I0(result[19]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[19]),
        .O(\result[19]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[19]_i_20 
       (.I0(result[18]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[18]),
        .O(\result[19]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[19]_i_21 
       (.I0(result[17]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[17]),
        .O(\result[19]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[19]_i_22 
       (.I0(result[16]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[16]),
        .O(\result[19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[19]_i_3 
       (.I0(load_data[19]),
        .I1(Q[2]),
        .I2(\result[19]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[19]_i_5_n_0 ),
        .I5(\result[19]_i_6_n_0 ),
        .O(\result[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[19]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[19]),
        .O(\result[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[19]_i_5 
       (.I0(p_4_in[19]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[19] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[19]_i_1_n_0 ),
        .I5(store_data[19]),
        .O(\result[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[19]_i_6 
       (.I0(address_b_2[3]),
        .I1(opcode_2[2]),
        .I2(result04_in[19]),
        .I3(opcode_2[1]),
        .I4(\result[19]_i_10_n_0 ),
        .O(\result[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
    \result[1]_i_3 
       (.I0(load_data[1]),
        .I1(Q[2]),
        .I2(\result[1]_i_4_n_0 ),
        .I3(\result[1]_i_5_n_0 ),
        .I4(\result[1]_i_6_n_0 ),
        .I5(\result[1]_i_7_n_0 ),
        .O(\result[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[1]_i_4 
       (.I0(p_3_in[1]),
        .I1(opcode_2[1]),
        .I2(p_4_in[1]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[1]_i_5 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[1] ),
        .I2(opcode_2[4]),
        .I3(store_data[1]),
        .I4(\adder_a[1]_i_1_n_0 ),
        .I5(\result[1]_i_8_n_0 ),
        .O(\result[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABBBBABBBABBB)) 
    \result[1]_i_6 
       (.I0(opcode_2[3]),
        .I1(\result[1]_i_9_n_0 ),
        .I2(result03_in[1]),
        .I3(opcode_2[1]),
        .I4(\adder_a[1]_i_1_n_0 ),
        .I5(opcode_2[2]),
        .O(\result[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \result[1]_i_7 
       (.I0(result04_in[1]),
        .I1(opcode_2[2]),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .O(\result[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \result[1]_i_8 
       (.I0(\timer_clock_reg_n_0_[1] ),
        .I1(opcode_2[1]),
        .I2(opcode_2[2]),
        .I3(opcode_2[0]),
        .I4(opcode_2[4]),
        .O(\result[1]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \result[1]_i_9 
       (.I0(opcode_2[2]),
        .I1(address_b_2[1]),
        .I2(opcode_2[0]),
        .O(\result[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[20]_i_3 
       (.I0(load_data[20]),
        .I1(Q[2]),
        .I2(\result[20]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[20]_i_5_n_0 ),
        .I5(\result[20]_i_6_n_0 ),
        .O(\result[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[20]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[20]),
        .O(\result[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[20]_i_5 
       (.I0(p_4_in[20]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[20] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[20]_i_1_n_0 ),
        .I5(store_data[20]),
        .O(\result[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[20]_i_6 
       (.I0(literal_2[4]),
        .I1(opcode_2[2]),
        .I2(result04_in[20]),
        .I3(opcode_2[1]),
        .I4(\result[20]_i_7_n_0 ),
        .O(\result[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[20]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[20] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[21]_i_3 
       (.I0(load_data[21]),
        .I1(Q[2]),
        .I2(\result[21]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[21]_i_5_n_0 ),
        .I5(\result[21]_i_6_n_0 ),
        .O(\result[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[21]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[21]),
        .O(\result[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[21]_i_5 
       (.I0(p_4_in[21]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[21] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[21]_i_1_n_0 ),
        .I5(store_data[21]),
        .O(\result[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[21]_i_6 
       (.I0(literal_2[5]),
        .I1(opcode_2[2]),
        .I2(result04_in[21]),
        .I3(opcode_2[1]),
        .I4(\result[21]_i_7_n_0 ),
        .O(\result[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[21]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[21] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[22]_i_3 
       (.I0(load_data[22]),
        .I1(Q[2]),
        .I2(\result[22]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[22]_i_5_n_0 ),
        .I5(\result[22]_i_6_n_0 ),
        .O(\result[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[22]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[22]),
        .O(\result[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[22]_i_5 
       (.I0(p_4_in[22]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[22] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[22]_i_1_n_0 ),
        .I5(store_data[22]),
        .O(\result[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[22]_i_6 
       (.I0(literal_2[6]),
        .I1(opcode_2[2]),
        .I2(result04_in[22]),
        .I3(opcode_2[1]),
        .I4(\result[22]_i_7_n_0 ),
        .O(\result[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[22]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[22] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[23]_i_10 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[23] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[23]_i_11 
       (.I0(register_a[23]),
        .I1(operand_a1),
        .I2(register_b[23]),
        .I3(operand_b1),
        .I4(result[23]),
        .O(\result[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[23]_i_12 
       (.I0(register_a[22]),
        .I1(operand_a1),
        .I2(register_b[22]),
        .I3(operand_b1),
        .I4(result[22]),
        .O(\result[23]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[23]_i_13 
       (.I0(register_a[21]),
        .I1(operand_a1),
        .I2(register_b[21]),
        .I3(operand_b1),
        .I4(result[21]),
        .O(\result[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[23]_i_14 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(register_b[20]),
        .I3(operand_b1),
        .I4(result[20]),
        .O(\result[23]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[23]_i_15 
       (.I0(result[23]),
        .I1(operand_b1),
        .I2(register_b[23]),
        .I3(operand_a1),
        .I4(register_a[23]),
        .O(\result[23]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[23]_i_16 
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .I3(operand_a1),
        .I4(register_a[22]),
        .O(\result[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[23]_i_17 
       (.I0(result[21]),
        .I1(operand_b1),
        .I2(register_b[21]),
        .I3(operand_a1),
        .I4(register_a[21]),
        .O(\result[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[23]_i_18 
       (.I0(result[20]),
        .I1(operand_b1),
        .I2(register_b[20]),
        .I3(operand_a1),
        .I4(register_a[20]),
        .O(\result[23]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[23]_i_19 
       (.I0(result[23]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[23]),
        .O(\result[23]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[23]_i_20 
       (.I0(result[22]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[22]),
        .O(\result[23]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[23]_i_21 
       (.I0(result[21]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[21]),
        .O(\result[23]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[23]_i_22 
       (.I0(result[20]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[20]),
        .O(\result[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[23]_i_3 
       (.I0(load_data[23]),
        .I1(Q[2]),
        .I2(\result[23]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[23]_i_5_n_0 ),
        .I5(\result[23]_i_6_n_0 ),
        .O(\result[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[23]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[23]),
        .O(\result[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[23]_i_5 
       (.I0(p_4_in[23]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[23] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[23]_i_1_n_0 ),
        .I5(store_data[23]),
        .O(\result[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[23]_i_6 
       (.I0(literal_2[7]),
        .I1(opcode_2[2]),
        .I2(result04_in[23]),
        .I3(opcode_2[1]),
        .I4(\result[23]_i_10_n_0 ),
        .O(\result[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[24]_i_3 
       (.I0(load_data[24]),
        .I1(Q[2]),
        .I2(\result[24]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[24]_i_5_n_0 ),
        .I5(\result[24]_i_6_n_0 ),
        .O(\result[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[24]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[24]),
        .O(\result[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[24]_i_5 
       (.I0(p_4_in[24]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[24] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[24]_i_1_n_0 ),
        .I5(store_data[24]),
        .O(\result[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[24]_i_6 
       (.I0(literal_2[8]),
        .I1(opcode_2[2]),
        .I2(result04_in[24]),
        .I3(opcode_2[1]),
        .I4(\result[24]_i_7_n_0 ),
        .O(\result[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[24]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[24] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[25]_i_3 
       (.I0(load_data[25]),
        .I1(Q[2]),
        .I2(\result[25]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[25]_i_5_n_0 ),
        .I5(\result[25]_i_6_n_0 ),
        .O(\result[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[25]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[25]),
        .O(\result[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[25]_i_5 
       (.I0(p_4_in[25]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[25] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[25]_i_1_n_0 ),
        .I5(store_data[25]),
        .O(\result[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[25]_i_6 
       (.I0(literal_2[9]),
        .I1(opcode_2[2]),
        .I2(result04_in[25]),
        .I3(opcode_2[1]),
        .I4(\result[25]_i_7_n_0 ),
        .O(\result[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[25]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[25] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[26]_i_3 
       (.I0(load_data[26]),
        .I1(Q[2]),
        .I2(\result[26]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[26]_i_5_n_0 ),
        .I5(\result[26]_i_6_n_0 ),
        .O(\result[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[26]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[26]),
        .O(\result[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[26]_i_5 
       (.I0(p_4_in[26]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[26] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[26]_i_1_n_0 ),
        .I5(store_data[26]),
        .O(\result[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[26]_i_6 
       (.I0(literal_2[10]),
        .I1(opcode_2[2]),
        .I2(result04_in[26]),
        .I3(opcode_2[1]),
        .I4(\result[26]_i_7_n_0 ),
        .O(\result[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[26]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[26] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[27]_i_3 
       (.I0(load_data[27]),
        .I1(Q[2]),
        .I2(\result[27]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[27]_i_5_n_0 ),
        .I5(\result[27]_i_6_n_0 ),
        .O(\result[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[27]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[27]),
        .O(\result[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[27]_i_5 
       (.I0(p_4_in[27]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[27] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[27]_i_1_n_0 ),
        .I5(store_data[27]),
        .O(\result[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[27]_i_6 
       (.I0(literal_2[11]),
        .I1(opcode_2[2]),
        .I2(result04_in[27]),
        .I3(opcode_2[1]),
        .I4(\result[27]_i_7_n_0 ),
        .O(\result[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[27]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[27] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[28]_i_3 
       (.I0(load_data[28]),
        .I1(Q[2]),
        .I2(\result[28]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[28]_i_5_n_0 ),
        .I5(\result[28]_i_6_n_0 ),
        .O(\result[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[28]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[28]),
        .O(\result[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[28]_i_5 
       (.I0(p_4_in[28]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[28] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[28]_i_1_n_0 ),
        .I5(store_data[28]),
        .O(\result[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[28]_i_6 
       (.I0(literal_2[12]),
        .I1(opcode_2[2]),
        .I2(result04_in[28]),
        .I3(opcode_2[1]),
        .I4(\result[28]_i_7_n_0 ),
        .O(\result[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[28]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[28] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[29]_i_3 
       (.I0(load_data[29]),
        .I1(Q[2]),
        .I2(\result[29]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[29]_i_5_n_0 ),
        .I5(\result[29]_i_6_n_0 ),
        .O(\result[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3F023302)) 
    \result[29]_i_4 
       (.I0(literal_2[15]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(p_3_in[29]),
        .O(\result[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[29]_i_5 
       (.I0(p_4_in[29]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[29] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[29]_i_1_n_0 ),
        .I5(store_data[29]),
        .O(\result[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[29]_i_6 
       (.I0(literal_2[13]),
        .I1(opcode_2[2]),
        .I2(result04_in[29]),
        .I3(opcode_2[1]),
        .I4(\result[29]_i_7_n_0 ),
        .O(\result[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[29]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[29] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8BBBB)) 
    \result[2]_i_3 
       (.I0(load_data[2]),
        .I1(Q[2]),
        .I2(\result[2]_i_4_n_0 ),
        .I3(\result[2]_i_5_n_0 ),
        .I4(\result[2]_i_6_n_0 ),
        .I5(\result[2]_i_7_n_0 ),
        .O(\result[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[2]_i_4 
       (.I0(p_3_in[2]),
        .I1(opcode_2[1]),
        .I2(p_4_in[2]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5400FFFF54005400)) 
    \result[2]_i_5 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[2] ),
        .I2(opcode_2[4]),
        .I3(\result[2]_i_8_n_0 ),
        .I4(\result[31]_i_16_n_0 ),
        .I5(\timer_clock_reg_n_0_[2] ),
        .O(\result[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \result[2]_i_6 
       (.I0(opcode_2[3]),
        .I1(opcode_2[2]),
        .I2(address_b_2[2]),
        .I3(opcode_2[0]),
        .I4(\result[2]_i_9_n_0 ),
        .O(\result[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \result[2]_i_7 
       (.I0(result04_in[2]),
        .I1(opcode_2[2]),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .O(\result[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAB8FFFFFFFF)) 
    \result[2]_i_8 
       (.I0(result[2]),
        .I1(operand_b1),
        .I2(register_b[2]),
        .I3(operand_a1),
        .I4(register_a[2]),
        .I5(opcode_2[4]),
        .O(\result[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCCFFFCF77777777)) 
    \result[2]_i_9 
       (.I0(result03_in[2]),
        .I1(opcode_2[1]),
        .I2(register_a[2]),
        .I3(operand_a1),
        .I4(result[2]),
        .I5(opcode_2[2]),
        .O(\result[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB8B8B8)) 
    \result[30]_i_3 
       (.I0(load_data[30]),
        .I1(Q[2]),
        .I2(\result[30]_i_4_n_0 ),
        .I3(opcode_2[1]),
        .I4(\result[30]_i_5_n_0 ),
        .I5(\result[30]_i_6_n_0 ),
        .O(\result[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h22FF0030)) 
    \result[30]_i_4 
       (.I0(p_3_in[30]),
        .I1(opcode_2[1]),
        .I2(literal_2[15]),
        .I3(opcode_2[3]),
        .I4(opcode_2[0]),
        .O(\result[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \result[30]_i_5 
       (.I0(p_4_in[30]),
        .I1(opcode_2[0]),
        .I2(\a_lo_reg_n_0_[30] ),
        .I3(opcode_2[3]),
        .I4(\adder_a[30]_i_1_n_0 ),
        .I5(store_data[30]),
        .O(\result[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \result[30]_i_6 
       (.I0(literal_2[14]),
        .I1(opcode_2[2]),
        .I2(result04_in[30]),
        .I3(opcode_2[1]),
        .I4(\result[30]_i_7_n_0 ),
        .O(\result[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0080FFFFFFFF)) 
    \result[30]_i_7 
       (.I0(opcode_2[1]),
        .I1(\timer_clock_reg_n_0_[30] ),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAABAAABA)) 
    \result[31]_i_15 
       (.I0(Q[2]),
        .I1(opcode_2[1]),
        .I2(literal_2[15]),
        .I3(opcode_2[3]),
        .I4(opcode_2[2]),
        .I5(opcode_2[0]),
        .O(\result[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \result[31]_i_16 
       (.I0(opcode_2[4]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .O(\result[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000EFE000000000)) 
    \result[31]_i_17 
       (.I0(\adder_a[31]_i_2_n_0 ),
        .I1(store_data[31]),
        .I2(opcode_2[4]),
        .I3(\a_lo_reg_n_0_[31] ),
        .I4(opcode_2[0]),
        .I5(opcode_2[1]),
        .O(\result[31]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_19 
       (.I0(result[31]),
        .I1(operand_b1),
        .I2(register_b[31]),
        .I3(operand_a1),
        .I4(register_a[31]),
        .O(\result[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_20 
       (.I0(result[30]),
        .I1(operand_b1),
        .I2(register_b[30]),
        .I3(operand_a1),
        .I4(register_a[30]),
        .O(\result[31]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_21 
       (.I0(result[29]),
        .I1(operand_b1),
        .I2(register_b[29]),
        .I3(operand_a1),
        .I4(register_a[29]),
        .O(\result[31]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_22 
       (.I0(result[28]),
        .I1(operand_b1),
        .I2(register_b[28]),
        .I3(operand_a1),
        .I4(register_a[28]),
        .O(\result[31]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_24 
       (.I0(register_a[31]),
        .I1(operand_a1),
        .I2(register_b[31]),
        .I3(operand_b1),
        .I4(result[31]),
        .O(\result[31]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_25 
       (.I0(register_a[30]),
        .I1(operand_a1),
        .I2(register_b[30]),
        .I3(operand_b1),
        .I4(result[30]),
        .O(\result[31]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_26 
       (.I0(register_a[29]),
        .I1(operand_a1),
        .I2(register_b[29]),
        .I3(operand_b1),
        .I4(result[29]),
        .O(\result[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_27 
       (.I0(register_a[28]),
        .I1(operand_a1),
        .I2(register_b[28]),
        .I3(operand_b1),
        .I4(result[28]),
        .O(\result[31]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[31]_i_29 
       (.I0(result[31]),
        .I1(operand_a1),
        .I2(register_a[31]),
        .O(\result[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_30 
       (.I0(result[30]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[30]),
        .O(\result[31]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_31 
       (.I0(result[29]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[29]),
        .O(\result[31]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_32 
       (.I0(result[28]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[28]),
        .O(\result[31]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[31]_i_33 
       (.I0(register_a[27]),
        .I1(operand_a1),
        .I2(register_b[27]),
        .I3(operand_b1),
        .I4(result[27]),
        .O(\result[31]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[31]_i_34 
       (.I0(register_a[26]),
        .I1(operand_a1),
        .I2(register_b[26]),
        .I3(operand_b1),
        .I4(result[26]),
        .O(\result[31]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[31]_i_35 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(register_b[25]),
        .I3(operand_b1),
        .I4(result[25]),
        .O(\result[31]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[31]_i_36 
       (.I0(register_a[24]),
        .I1(operand_a1),
        .I2(register_b[24]),
        .I3(operand_b1),
        .I4(result[24]),
        .O(\result[31]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[31]_i_37 
       (.I0(result[27]),
        .I1(operand_b1),
        .I2(register_b[27]),
        .I3(operand_a1),
        .I4(register_a[27]),
        .O(\result[31]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[31]_i_38 
       (.I0(result[26]),
        .I1(operand_b1),
        .I2(register_b[26]),
        .I3(operand_a1),
        .I4(register_a[26]),
        .O(\result[31]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[31]_i_39 
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .I3(operand_a1),
        .I4(register_a[25]),
        .O(\result[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08186F91)) 
    \result[31]_i_4 
       (.I0(opcode_2[1]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[0]),
        .I4(opcode_2[4]),
        .I5(Q[3]),
        .O(\result[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[31]_i_40 
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .I3(operand_a1),
        .I4(register_a[24]),
        .O(\result[31]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_41 
       (.I0(result[27]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[27]),
        .O(\result[31]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_42 
       (.I0(result[26]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[26]),
        .O(\result[31]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_43 
       (.I0(result[25]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[25]),
        .O(\result[31]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_44 
       (.I0(result[24]),
        .I1(write_enable_reg_n_0),
        .I2(\adder_a[30]_i_2_n_0 ),
        .I3(\adder_a[30]_i_3_n_0 ),
        .I4(register_a[24]),
        .O(\result[31]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \result[31]_i_6 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\result[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[31]_i_7 
       (.I0(Q[3]),
        .I1(load_data[31]),
        .I2(Q[2]),
        .O(\result[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[31]_i_8 
       (.I0(p_3_in[31]),
        .I1(opcode_2[1]),
        .I2(p_4_in[31]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \result[31]_i_9 
       (.I0(\divider_a[31]_i_2_n_0 ),
        .I1(result04_in[31]),
        .I2(\result[31]_i_15_n_0 ),
        .I3(\result[31]_i_16_n_0 ),
        .I4(\timer_clock_reg_n_0_[31] ),
        .I5(\result[31]_i_17_n_0 ),
        .O(\result[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_10 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_11 
       (.I0(\adder_a[3]_i_1_n_0 ),
        .I1(address_b_2[3]),
        .O(\result[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[3]_i_12 
       (.I0(register_a[2]),
        .I1(operand_a1),
        .I2(result[2]),
        .I3(address_b_2[2]),
        .O(\result[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_13 
       (.I0(\adder_a[1]_i_1_n_0 ),
        .I1(address_b_2[1]),
        .O(\result[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_14 
       (.I0(\adder_a[0]_i_1_n_0 ),
        .I1(address_b_2[0]),
        .O(\result[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \result[3]_i_15 
       (.I0(\result[14]_i_8_n_0 ),
        .I1(address_b_2[3]),
        .I2(Q[2]),
        .I3(\timer_clock_reg_n_0_[3] ),
        .I4(\result[31]_i_16_n_0 ),
        .O(\result[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF4)) 
    \result[3]_i_3 
       (.I0(\divider_a[31]_i_2_n_0 ),
        .I1(result04_in[3]),
        .I2(\result[3]_i_5_n_0 ),
        .I3(\result[3]_i_6_n_0 ),
        .I4(\result[3]_i_7_n_0 ),
        .I5(Q[3]),
        .O(\result[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[3]_i_5 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[3] ),
        .I2(opcode_2[4]),
        .I3(store_data[3]),
        .I4(\adder_a[3]_i_1_n_0 ),
        .I5(\result[3]_i_15_n_0 ),
        .O(\result[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h11004040)) 
    \result[3]_i_6 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(result03_in[3]),
        .I3(\adder_a[3]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[3]_i_7 
       (.I0(p_3_in[3]),
        .I1(opcode_2[1]),
        .I2(p_4_in[3]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_8 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .O(\result[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_9 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .O(\result[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[4]_i_2 
       (.I0(Q[3]),
        .I1(load_data[4]),
        .I2(Q[2]),
        .O(\result[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[4]_i_3 
       (.I0(p_3_in[4]),
        .I1(opcode_2[1]),
        .I2(p_4_in[4]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \result[4]_i_4 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(result04_in[4]),
        .I4(\result[4]_i_6_n_0 ),
        .I5(\result[4]_i_7_n_0 ),
        .O(\result[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[4]_i_6 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[4] ),
        .I2(opcode_2[4]),
        .I3(store_data[4]),
        .I4(\adder_a[4]_i_1_n_0 ),
        .I5(\result[4]_i_8_n_0 ),
        .O(\result[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h11004040)) 
    \result[4]_i_7 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(result03_in[4]),
        .I3(\adder_a[4]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \result[4]_i_8 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\timer_clock_reg_n_0_[4] ),
        .I2(Q[2]),
        .I3(literal_2[4]),
        .I4(\result[14]_i_8_n_0 ),
        .O(\result[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[5]_i_2 
       (.I0(Q[3]),
        .I1(load_data[5]),
        .I2(Q[2]),
        .O(\result[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[5]_i_3 
       (.I0(p_3_in[5]),
        .I1(opcode_2[1]),
        .I2(p_4_in[5]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \result[5]_i_4 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(result04_in[5]),
        .I4(\result[5]_i_6_n_0 ),
        .I5(\result[5]_i_7_n_0 ),
        .O(\result[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[5]_i_6 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[5] ),
        .I2(opcode_2[4]),
        .I3(store_data[5]),
        .I4(\adder_a[5]_i_1_n_0 ),
        .I5(\result[5]_i_8_n_0 ),
        .O(\result[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h11004040)) 
    \result[5]_i_7 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(result03_in[5]),
        .I3(\adder_a[5]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \result[5]_i_8 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\timer_clock_reg_n_0_[5] ),
        .I2(Q[2]),
        .I3(literal_2[5]),
        .I4(\result[14]_i_8_n_0 ),
        .O(\result[5]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[6]_i_2 
       (.I0(Q[3]),
        .I1(load_data[6]),
        .I2(Q[2]),
        .O(\result[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[6]_i_3 
       (.I0(p_3_in[6]),
        .I1(opcode_2[1]),
        .I2(p_4_in[6]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \result[6]_i_4 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(result04_in[6]),
        .I4(\result[6]_i_6_n_0 ),
        .I5(\result[6]_i_7_n_0 ),
        .O(\result[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[6]_i_6 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[6] ),
        .I2(opcode_2[4]),
        .I3(store_data[6]),
        .I4(\adder_a[6]_i_1_n_0 ),
        .I5(\result[6]_i_8_n_0 ),
        .O(\result[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h11004040)) 
    \result[6]_i_7 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(result03_in[6]),
        .I3(\adder_a[6]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \result[6]_i_8 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\timer_clock_reg_n_0_[6] ),
        .I2(Q[2]),
        .I3(literal_2[6]),
        .I4(\result[14]_i_8_n_0 ),
        .O(\result[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h11004040)) 
    \result[7]_i_10 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(result03_in[7]),
        .I3(\adder_a[7]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[7]_i_12 
       (.I0(\adder_a[7]_i_1_n_0 ),
        .I1(register_b[7]),
        .I2(operand_b1),
        .I3(result[7]),
        .O(\result[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[7]_i_13 
       (.I0(\adder_a[6]_i_1_n_0 ),
        .I1(register_b[6]),
        .I2(operand_b1),
        .I3(result[6]),
        .O(\result[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[7]_i_14 
       (.I0(\adder_a[5]_i_1_n_0 ),
        .I1(register_b[5]),
        .I2(operand_b1),
        .I3(result[5]),
        .O(\result[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[7]_i_15 
       (.I0(register_a[4]),
        .I1(operand_a1),
        .I2(register_b[4]),
        .I3(operand_b1),
        .I4(result[4]),
        .O(\result[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[7]_i_17 
       (.I0(result[7]),
        .I1(operand_b1),
        .I2(register_b[7]),
        .I3(\adder_a[7]_i_1_n_0 ),
        .O(\result[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[7]_i_18 
       (.I0(result[6]),
        .I1(operand_b1),
        .I2(register_b[6]),
        .I3(\adder_a[6]_i_1_n_0 ),
        .O(\result[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[7]_i_19 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .I3(\adder_a[5]_i_1_n_0 ),
        .O(\result[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[7]_i_2 
       (.I0(Q[3]),
        .I1(load_data[7]),
        .I2(Q[2]),
        .O(\result[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[7]_i_20 
       (.I0(result[4]),
        .I1(operand_b1),
        .I2(register_b[4]),
        .I3(operand_a1),
        .I4(register_a[4]),
        .O(\result[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_21 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .O(\result[7]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_22 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .O(\result[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[7]_i_23 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .O(\result[7]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_24 
       (.I0(\adder_a[7]_i_1_n_0 ),
        .I1(literal_2[7]),
        .O(\result[7]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_25 
       (.I0(\adder_a[6]_i_1_n_0 ),
        .I1(literal_2[6]),
        .O(\result[7]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[7]_i_26 
       (.I0(\adder_a[5]_i_1_n_0 ),
        .I1(literal_2[5]),
        .O(\result[7]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_27 
       (.I0(register_a[4]),
        .I1(operand_a1),
        .I2(result[4]),
        .I3(literal_2[4]),
        .O(\result[7]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \result[7]_i_28 
       (.I0(\result[14]_i_8_n_0 ),
        .I1(literal_2[7]),
        .I2(Q[2]),
        .I3(\timer_clock_reg_n_0_[7] ),
        .I4(\result[31]_i_16_n_0 ),
        .O(\result[7]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[7]_i_29 
       (.I0(\adder_a[3]_i_1_n_0 ),
        .I1(register_b[3]),
        .I2(operand_b1),
        .I3(result[3]),
        .O(\result[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[7]_i_3 
       (.I0(p_3_in[7]),
        .I1(opcode_2[1]),
        .I2(p_4_in[7]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE1DD2D)) 
    \result[7]_i_30 
       (.I0(register_a[2]),
        .I1(operand_a1),
        .I2(register_b[2]),
        .I3(operand_b1),
        .I4(result[2]),
        .O(\result[7]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[7]_i_31 
       (.I0(\adder_a[1]_i_1_n_0 ),
        .I1(register_b[1]),
        .I2(operand_b1),
        .I3(result[1]),
        .O(\result[7]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \result[7]_i_32 
       (.I0(\adder_a[0]_i_1_n_0 ),
        .I1(register_b[0]),
        .I2(operand_b1),
        .I3(result[0]),
        .O(\result[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[7]_i_33 
       (.I0(result[3]),
        .I1(operand_b1),
        .I2(register_b[3]),
        .I3(\adder_a[3]_i_1_n_0 ),
        .O(\result[7]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h124712B8)) 
    \result[7]_i_34 
       (.I0(result[2]),
        .I1(operand_b1),
        .I2(register_b[2]),
        .I3(operand_a1),
        .I4(register_a[2]),
        .O(\result[7]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[7]_i_35 
       (.I0(result[1]),
        .I1(operand_b1),
        .I2(register_b[1]),
        .I3(\adder_a[1]_i_1_n_0 ),
        .O(\result[7]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \result[7]_i_36 
       (.I0(result[0]),
        .I1(operand_b1),
        .I2(register_b[0]),
        .I3(\adder_a[0]_i_1_n_0 ),
        .O(\result[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \result[7]_i_4 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(result04_in[7]),
        .I4(\result[7]_i_9_n_0 ),
        .I5(\result[7]_i_10_n_0 ),
        .O(\result[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[7]_i_9 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[7] ),
        .I2(opcode_2[4]),
        .I3(store_data[7]),
        .I4(\adder_a[7]_i_1_n_0 ),
        .I5(\result[7]_i_28_n_0 ),
        .O(\result[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[8]_i_2 
       (.I0(Q[3]),
        .I1(load_data[8]),
        .I2(Q[2]),
        .O(\result[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[8]_i_3 
       (.I0(p_3_in[8]),
        .I1(opcode_2[1]),
        .I2(p_4_in[8]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \result[8]_i_4 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(result04_in[8]),
        .I4(\result[8]_i_6_n_0 ),
        .I5(\result[8]_i_7_n_0 ),
        .O(\result[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[8]_i_6 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[8] ),
        .I2(opcode_2[4]),
        .I3(store_data[8]),
        .I4(\adder_a[8]_i_1_n_0 ),
        .I5(\result[8]_i_8_n_0 ),
        .O(\result[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h11004040)) 
    \result[8]_i_7 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(result03_in[8]),
        .I3(\adder_a[8]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \result[8]_i_8 
       (.I0(\result[14]_i_8_n_0 ),
        .I1(literal_2[8]),
        .I2(Q[2]),
        .I3(\timer_clock_reg_n_0_[8] ),
        .I4(\result[31]_i_16_n_0 ),
        .O(\result[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \result[9]_i_2 
       (.I0(Q[3]),
        .I1(load_data[9]),
        .I2(Q[2]),
        .O(\result[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \result[9]_i_3 
       (.I0(p_3_in[9]),
        .I1(opcode_2[1]),
        .I2(p_4_in[9]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    \result[9]_i_4 
       (.I0(opcode_2[1]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(result04_in[9]),
        .I4(\result[9]_i_6_n_0 ),
        .I5(\result[9]_i_7_n_0 ),
        .O(\result[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54545404)) 
    \result[9]_i_6 
       (.I0(memory_reg_0_i_2_n_0),
        .I1(\a_lo_reg_n_0_[9] ),
        .I2(opcode_2[4]),
        .I3(store_data[9]),
        .I4(\adder_a[9]_i_1_n_0 ),
        .I5(\result[9]_i_8_n_0 ),
        .O(\result[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h11004040)) 
    \result[9]_i_7 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(result03_in[9]),
        .I3(\adder_a[9]_i_1_n_0 ),
        .I4(opcode_2[2]),
        .O(\result[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \result[9]_i_8 
       (.I0(\result[31]_i_16_n_0 ),
        .I1(\timer_clock_reg_n_0_[9] ),
        .I2(Q[2]),
        .I3(literal_2[9]),
        .I4(\result[14]_i_8_n_0 ),
        .O(\result[9]_i_8_n_0 ));
  FDRE \result_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_33),
        .Q(result[0]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[0]_i_12 
       (.CI(\result_reg[0]_i_27_n_0 ),
        .CO({result00_in,\NLW_result_reg[0]_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_14_n_0 ,\result[0]_i_15_n_0 ,\result[0]_i_16_n_0 ,\result[0]_i_17_n_0 }),
        .O(\NLW_result_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_28_n_0 ,\result[0]_i_29_n_0 ,\result[0]_i_30_n_0 ,\result[0]_i_31_n_0 }));
  CARRY4 \result_reg[0]_i_13 
       (.CI(\result_reg[0]_i_32_n_0 ),
        .CO({\result_reg[0]_i_13_n_0 ,\NLW_result_reg[0]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_33_n_0 ,\result[0]_i_34_n_0 ,\result[0]_i_35_n_0 ,\result[0]_i_36_n_0 }),
        .O(\NLW_result_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_37_n_0 ,\result[0]_i_38_n_0 ,\result[0]_i_39_n_0 ,\result[0]_i_40_n_0 }));
  CARRY4 \result_reg[0]_i_22 
       (.CI(\result_reg[0]_i_45_n_0 ),
        .CO({\result_reg[0]_i_22_n_0 ,\NLW_result_reg[0]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_46_n_0 ,\result[0]_i_47_n_0 ,\result[0]_i_48_n_0 ,\result[0]_i_49_n_0 }));
  CARRY4 \result_reg[0]_i_27 
       (.CI(\result_reg[0]_i_52_n_0 ),
        .CO({\result_reg[0]_i_27_n_0 ,\NLW_result_reg[0]_i_27_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_33_n_0 ,\result[0]_i_34_n_0 ,\result[0]_i_35_n_0 ,\result[0]_i_36_n_0 }),
        .O(\NLW_result_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_53_n_0 ,\result[0]_i_54_n_0 ,\result[0]_i_55_n_0 ,\result[0]_i_56_n_0 }));
  CARRY4 \result_reg[0]_i_32 
       (.CI(\result_reg[0]_i_57_n_0 ),
        .CO({\result_reg[0]_i_32_n_0 ,\NLW_result_reg[0]_i_32_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_58_n_0 ,\result[0]_i_59_n_0 ,\result[0]_i_60_n_0 ,\result[0]_i_61_n_0 }),
        .O(\NLW_result_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_62_n_0 ,\result[0]_i_63_n_0 ,\result[0]_i_64_n_0 ,\result[0]_i_65_n_0 }));
  CARRY4 \result_reg[0]_i_45 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_45_n_0 ,\NLW_result_reg[0]_i_45_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_45_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_70_n_0 ,\result[0]_i_71_n_0 ,\result[0]_i_72_n_0 ,\result[0]_i_73_n_0 }));
  CARRY4 \result_reg[0]_i_52 
       (.CI(\result_reg[0]_i_78_n_0 ),
        .CO({\result_reg[0]_i_52_n_0 ,\NLW_result_reg[0]_i_52_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_58_n_0 ,\result[0]_i_59_n_0 ,\result[0]_i_60_n_0 ,\result[0]_i_61_n_0 }),
        .O(\NLW_result_reg[0]_i_52_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_79_n_0 ,\result[0]_i_80_n_0 ,\result[0]_i_81_n_0 ,\result[0]_i_82_n_0 }));
  CARRY4 \result_reg[0]_i_57 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_57_n_0 ,\NLW_result_reg[0]_i_57_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_83_n_0 ,\result[0]_i_84_n_0 ,\result[0]_i_85_n_0 ,\result[0]_i_86_n_0 }),
        .O(\NLW_result_reg[0]_i_57_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_87_n_0 ,\result[0]_i_88_n_0 ,\result[0]_i_89_n_0 ,\result[0]_i_90_n_0 }));
  CARRY4 \result_reg[0]_i_7 
       (.CI(\result_reg[0]_i_13_n_0 ),
        .CO({result02_in,\NLW_result_reg[0]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_14_n_0 ,\result[0]_i_15_n_0 ,\result[0]_i_16_n_0 ,\result[0]_i_17_n_0 }),
        .O(\NLW_result_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_18_n_0 ,\result[0]_i_19_n_0 ,\result[0]_i_20_n_0 ,\result[0]_i_21_n_0 }));
  CARRY4 \result_reg[0]_i_78 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_78_n_0 ,\NLW_result_reg[0]_i_78_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\result[0]_i_83_n_0 ,\result[0]_i_84_n_0 ,\result[0]_i_85_n_0 ,\result[0]_i_86_n_0 }),
        .O(\NLW_result_reg[0]_i_78_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_91_n_0 ,\result[0]_i_92_n_0 ,\result[0]_i_93_n_0 ,\result[0]_i_94_n_0 }));
  CARRY4 \result_reg[0]_i_8 
       (.CI(\result_reg[0]_i_22_n_0 ),
        .CO({\NLW_result_reg[0]_i_8_CO_UNCONNECTED [3],\result_reg[0]_i_8_n_1 ,\NLW_result_reg[0]_i_8_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,\result[0]_i_23_n_0 ,\result[0]_i_24_n_0 ,\result[0]_i_25_n_0 }));
  FDRE \result_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_23),
        .Q(result[10]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[10]_i_6 
       (.CI(\result_reg[7]_i_6_n_0 ),
        .CO({\result_reg[10]_i_6_n_0 ,\NLW_result_reg[10]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\adder_a[9]_i_1_n_0 ,\adder_a[8]_i_1_n_0 }),
        .O(p_3_in[11:8]),
        .S({\result[10]_i_10_n_0 ,\result[10]_i_11_n_0 ,\result[10]_i_12_n_0 ,\result[10]_i_13_n_0 }));
  CARRY4 \result_reg[10]_i_7 
       (.CI(\result_reg[7]_i_7_n_0 ),
        .CO({\result_reg[10]_i_7_n_0 ,\NLW_result_reg[10]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\adder_a[9]_i_1_n_0 ,\adder_a[8]_i_1_n_0 }),
        .O(p_4_in[11:8]),
        .S({\result[10]_i_14_n_0 ,\result[10]_i_15_n_0 ,\result[10]_i_16_n_0 ,\result[10]_i_17_n_0 }));
  FDRE \result_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_22),
        .Q(result[11]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[11]_i_6 
       (.CI(\result_reg[7]_i_8_n_0 ),
        .CO({\result_reg[11]_i_6_n_0 ,\NLW_result_reg[11]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[11]_i_1_n_0 ,\adder_a[10]_i_1_n_0 ,\result[11]_i_8_n_0 ,\adder_a[8]_i_1_n_0 }),
        .O(result04_in[11:8]),
        .S({\result[11]_i_9_n_0 ,\result[11]_i_10_n_0 ,\result[11]_i_11_n_0 ,\result[11]_i_12_n_0 }));
  FDRE \result_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_21),
        .Q(result[12]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[12]_i_9 
       (.CI(\result_reg[8]_i_9_n_0 ),
        .CO({\result_reg[12]_i_9_n_0 ,\NLW_result_reg[12]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result03_in[12:9]),
        .S(program_counter_2[12:9]));
  FDRE \result_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_20),
        .Q(result[13]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[13]_i_6 
       (.CI(\result_reg[10]_i_6_n_0 ),
        .CO({\result_reg[13]_i_6_n_0 ,\NLW_result_reg[13]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[15]_i_1_n_0 ,\adder_a[14]_i_1_n_0 ,\adder_a[13]_i_1_n_0 ,\adder_a[12]_i_1_n_0 }),
        .O(p_3_in[15:12]),
        .S({\result[13]_i_13_n_0 ,\result[13]_i_14_n_0 ,\result[13]_i_15_n_0 ,\result[13]_i_16_n_0 }));
  CARRY4 \result_reg[13]_i_7 
       (.CI(\result_reg[10]_i_7_n_0 ),
        .CO({\result_reg[13]_i_7_n_0 ,\NLW_result_reg[13]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[15]_i_1_n_0 ,\adder_a[14]_i_1_n_0 ,\adder_a[13]_i_1_n_0 ,\adder_a[12]_i_1_n_0 }),
        .O(p_4_in[15:12]),
        .S({\result[13]_i_17_n_0 ,\result[13]_i_18_n_0 ,\result[13]_i_19_n_0 ,\result[13]_i_20_n_0 }));
  CARRY4 \result_reg[13]_i_8 
       (.CI(\result_reg[11]_i_6_n_0 ),
        .CO({\result_reg[13]_i_8_n_0 ,\NLW_result_reg[13]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[15]_i_1_n_0 ,\adder_a[14]_i_1_n_0 ,\adder_a[13]_i_1_n_0 ,\adder_a[12]_i_1_n_0 }),
        .O(result04_in[15:12]),
        .S({\result[13]_i_21_n_0 ,\result[13]_i_22_n_0 ,\result[13]_i_23_n_0 ,\result[13]_i_24_n_0 }));
  FDRE \result_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_19),
        .Q(result[14]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_18),
        .Q(result[15]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_17),
        .Q(result[16]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[16]_i_9 
       (.CI(\result_reg[12]_i_9_n_0 ),
        .CO({result03_in[16],\NLW_result_reg[16]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_reg[16]_i_9_O_UNCONNECTED [3],result03_in[15:13]}),
        .S({1'b1,program_counter_2[15:13]}));
  FDRE \result_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_16),
        .Q(result[17]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_15),
        .Q(result[18]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_14),
        .Q(result[19]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[19]_i_7 
       (.CI(\result_reg[13]_i_6_n_0 ),
        .CO({\result_reg[19]_i_7_n_0 ,\NLW_result_reg[19]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[19]_i_1_n_0 ,\adder_a[18]_i_1_n_0 ,\adder_a[17]_i_1_n_0 ,\adder_a[16]_i_1_n_0 }),
        .O(p_3_in[19:16]),
        .S({\result[19]_i_11_n_0 ,\result[19]_i_12_n_0 ,\result[19]_i_13_n_0 ,\result[19]_i_14_n_0 }));
  CARRY4 \result_reg[19]_i_8 
       (.CI(\result_reg[13]_i_7_n_0 ),
        .CO({\result_reg[19]_i_8_n_0 ,\NLW_result_reg[19]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[19]_i_1_n_0 ,\adder_a[18]_i_1_n_0 ,\adder_a[17]_i_1_n_0 ,\adder_a[16]_i_1_n_0 }),
        .O(p_4_in[19:16]),
        .S({\result[19]_i_15_n_0 ,\result[19]_i_16_n_0 ,\result[19]_i_17_n_0 ,\result[19]_i_18_n_0 }));
  CARRY4 \result_reg[19]_i_9 
       (.CI(\result_reg[13]_i_8_n_0 ),
        .CO({\result_reg[19]_i_9_n_0 ,\NLW_result_reg[19]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result04_in[19:16]),
        .S({\result[19]_i_19_n_0 ,\result[19]_i_20_n_0 ,\result[19]_i_21_n_0 ,\result[19]_i_22_n_0 }));
  FDRE \result_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_32),
        .Q(result[1]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_13),
        .Q(result[20]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_12),
        .Q(result[21]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_11),
        .Q(result[22]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_10),
        .Q(result[23]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[23]_i_7 
       (.CI(\result_reg[19]_i_7_n_0 ),
        .CO({\result_reg[23]_i_7_n_0 ,\NLW_result_reg[23]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[23]_i_1_n_0 ,\adder_a[22]_i_1_n_0 ,\adder_a[21]_i_1_n_0 ,\adder_a[20]_i_1_n_0 }),
        .O(p_3_in[23:20]),
        .S({\result[23]_i_11_n_0 ,\result[23]_i_12_n_0 ,\result[23]_i_13_n_0 ,\result[23]_i_14_n_0 }));
  CARRY4 \result_reg[23]_i_8 
       (.CI(\result_reg[19]_i_8_n_0 ),
        .CO({\result_reg[23]_i_8_n_0 ,\NLW_result_reg[23]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[23]_i_1_n_0 ,\adder_a[22]_i_1_n_0 ,\adder_a[21]_i_1_n_0 ,\adder_a[20]_i_1_n_0 }),
        .O(p_4_in[23:20]),
        .S({\result[23]_i_15_n_0 ,\result[23]_i_16_n_0 ,\result[23]_i_17_n_0 ,\result[23]_i_18_n_0 }));
  CARRY4 \result_reg[23]_i_9 
       (.CI(\result_reg[19]_i_9_n_0 ),
        .CO({\result_reg[23]_i_9_n_0 ,\NLW_result_reg[23]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result04_in[23:20]),
        .S({\result[23]_i_19_n_0 ,\result[23]_i_20_n_0 ,\result[23]_i_21_n_0 ,\result[23]_i_22_n_0 }));
  FDRE \result_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_9),
        .Q(result[24]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_8),
        .Q(result[25]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_7),
        .Q(result[26]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_6),
        .Q(result[27]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_5),
        .Q(result[28]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_4),
        .Q(result[29]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_31),
        .Q(result[2]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_3),
        .Q(result[30]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_2),
        .Q(result[31]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[31]_i_12 
       (.CI(\result_reg[31]_i_18_n_0 ),
        .CO(\NLW_result_reg[31]_i_12_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_a[30]_i_1_n_0 ,\adder_a[29]_i_1_n_0 ,\adder_a[28]_i_1_n_0 }),
        .O(p_3_in[31:28]),
        .S({\result[31]_i_19_n_0 ,\result[31]_i_20_n_0 ,\result[31]_i_21_n_0 ,\result[31]_i_22_n_0 }));
  CARRY4 \result_reg[31]_i_13 
       (.CI(\result_reg[31]_i_23_n_0 ),
        .CO(\NLW_result_reg[31]_i_13_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\adder_a[30]_i_1_n_0 ,\adder_a[29]_i_1_n_0 ,\adder_a[28]_i_1_n_0 }),
        .O(p_4_in[31:28]),
        .S({\result[31]_i_24_n_0 ,\result[31]_i_25_n_0 ,\result[31]_i_26_n_0 ,\result[31]_i_27_n_0 }));
  CARRY4 \result_reg[31]_i_14 
       (.CI(\result_reg[31]_i_28_n_0 ),
        .CO(\NLW_result_reg[31]_i_14_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result04_in[31:28]),
        .S({\result[31]_i_29_n_0 ,\result[31]_i_30_n_0 ,\result[31]_i_31_n_0 ,\result[31]_i_32_n_0 }));
  CARRY4 \result_reg[31]_i_18 
       (.CI(\result_reg[23]_i_7_n_0 ),
        .CO({\result_reg[31]_i_18_n_0 ,\NLW_result_reg[31]_i_18_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[27]_i_1_n_0 ,\adder_a[26]_i_1_n_0 ,\adder_a[25]_i_1_n_0 ,\adder_a[24]_i_1_n_0 }),
        .O(p_3_in[27:24]),
        .S({\result[31]_i_33_n_0 ,\result[31]_i_34_n_0 ,\result[31]_i_35_n_0 ,\result[31]_i_36_n_0 }));
  CARRY4 \result_reg[31]_i_23 
       (.CI(\result_reg[23]_i_8_n_0 ),
        .CO({\result_reg[31]_i_23_n_0 ,\NLW_result_reg[31]_i_23_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[27]_i_1_n_0 ,\adder_a[26]_i_1_n_0 ,\adder_a[25]_i_1_n_0 ,\adder_a[24]_i_1_n_0 }),
        .O(p_4_in[27:24]),
        .S({\result[31]_i_37_n_0 ,\result[31]_i_38_n_0 ,\result[31]_i_39_n_0 ,\result[31]_i_40_n_0 }));
  CARRY4 \result_reg[31]_i_28 
       (.CI(\result_reg[23]_i_9_n_0 ),
        .CO({\result_reg[31]_i_28_n_0 ,\NLW_result_reg[31]_i_28_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result04_in[27:24]),
        .S({\result[31]_i_41_n_0 ,\result[31]_i_42_n_0 ,\result[31]_i_43_n_0 ,\result[31]_i_44_n_0 }));
  FDRE \result_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_30),
        .Q(result[3]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_4_n_0 ,\NLW_result_reg[3]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[3]_i_8_n_0 ,\adder_a[2]_i_1_n_0 ,\result[3]_i_9_n_0 ,\result[3]_i_10_n_0 }),
        .O(result04_in[3:0]),
        .S({\result[3]_i_11_n_0 ,\result[3]_i_12_n_0 ,\result[3]_i_13_n_0 ,\result[3]_i_14_n_0 }));
  FDRE \result_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_29),
        .Q(result[4]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[4]_i_9 
       (.CI(1'b0),
        .CO({\result_reg[4]_i_9_n_0 ,\NLW_result_reg[4]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(program_counter_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result03_in[4:1]),
        .S(program_counter_2[4:1]));
  FDRE \result_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_28),
        .Q(result[5]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_27),
        .Q(result[6]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_26),
        .Q(result[7]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\result_reg[7]_i_11_n_0 ,\NLW_result_reg[7]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\adder_a[3]_i_1_n_0 ,\adder_a[2]_i_1_n_0 ,\adder_a[1]_i_1_n_0 ,\adder_a[0]_i_1_n_0 }),
        .O(p_3_in[3:0]),
        .S({\result[7]_i_29_n_0 ,\result[7]_i_30_n_0 ,\result[7]_i_31_n_0 ,\result[7]_i_32_n_0 }));
  CARRY4 \result_reg[7]_i_16 
       (.CI(1'b0),
        .CO({\result_reg[7]_i_16_n_0 ,\NLW_result_reg[7]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[3]_i_1_n_0 ,\adder_a[2]_i_1_n_0 ,\adder_a[1]_i_1_n_0 ,\adder_a[0]_i_1_n_0 }),
        .O(p_4_in[3:0]),
        .S({\result[7]_i_33_n_0 ,\result[7]_i_34_n_0 ,\result[7]_i_35_n_0 ,\result[7]_i_36_n_0 }));
  CARRY4 \result_reg[7]_i_6 
       (.CI(\result_reg[7]_i_11_n_0 ),
        .CO({\result_reg[7]_i_6_n_0 ,\NLW_result_reg[7]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[7]_i_1_n_0 ,\adder_a[6]_i_1_n_0 ,\adder_a[5]_i_1_n_0 ,\adder_a[4]_i_1_n_0 }),
        .O(p_3_in[7:4]),
        .S({\result[7]_i_12_n_0 ,\result[7]_i_13_n_0 ,\result[7]_i_14_n_0 ,\result[7]_i_15_n_0 }));
  CARRY4 \result_reg[7]_i_7 
       (.CI(\result_reg[7]_i_16_n_0 ),
        .CO({\result_reg[7]_i_7_n_0 ,\NLW_result_reg[7]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\adder_a[7]_i_1_n_0 ,\adder_a[6]_i_1_n_0 ,\adder_a[5]_i_1_n_0 ,\adder_a[4]_i_1_n_0 }),
        .O(p_4_in[7:4]),
        .S({\result[7]_i_17_n_0 ,\result[7]_i_18_n_0 ,\result[7]_i_19_n_0 ,\result[7]_i_20_n_0 }));
  CARRY4 \result_reg[7]_i_8 
       (.CI(\result_reg[3]_i_4_n_0 ),
        .CO({\result_reg[7]_i_8_n_0 ,\NLW_result_reg[7]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[7]_i_21_n_0 ,\result[7]_i_22_n_0 ,\result[7]_i_23_n_0 ,\adder_a[4]_i_1_n_0 }),
        .O(result04_in[7:4]),
        .S({\result[7]_i_24_n_0 ,\result[7]_i_25_n_0 ,\result[7]_i_26_n_0 ,\result[7]_i_27_n_0 }));
  FDRE \result_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_25),
        .Q(result[8]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[8]_i_9 
       (.CI(\result_reg[4]_i_9_n_0 ),
        .CO({\result_reg[8]_i_9_n_0 ,\NLW_result_reg[8]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(result03_in[8:5]),
        .S(program_counter_2[8:5]));
  FDRE \result_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(write_enable),
        .D(multiplier_inst_n_24),
        .Q(result[9]),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h0004)) 
    \s_output_rs232_tx[7]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(\s_output_rs232_tx[7]_i_2_n_0 ),
        .O(\s_output_rs232_tx[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \s_output_rs232_tx[7]_i_2 
       (.I0(\s_output_rs232_tx[7]_i_3_n_0 ),
        .I1(write_output[25]),
        .I2(write_output[24]),
        .O(\s_output_rs232_tx[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_output_rs232_tx[7]_i_3 
       (.I0(\s_output_rs232_tx[7]_i_4_n_0 ),
        .I1(\s_output_rs232_tx[7]_i_5_n_0 ),
        .I2(\s_output_rs232_tx[7]_i_6_n_0 ),
        .I3(\s_output_rs232_tx[7]_i_7_n_0 ),
        .I4(\s_output_rs232_tx[7]_i_8_n_0 ),
        .I5(\s_output_rs232_tx[7]_i_9_n_0 ),
        .O(\s_output_rs232_tx[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_output_rs232_tx[7]_i_4 
       (.I0(write_output[27]),
        .I1(write_output[20]),
        .I2(write_output[16]),
        .I3(write_output[30]),
        .I4(write_output[19]),
        .I5(write_output[3]),
        .O(\s_output_rs232_tx[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \s_output_rs232_tx[7]_i_5 
       (.I0(write_output[26]),
        .I1(write_output[29]),
        .I2(write_output[1]),
        .O(\s_output_rs232_tx[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_output_rs232_tx[7]_i_6 
       (.I0(write_output[2]),
        .I1(write_output[17]),
        .I2(write_output[10]),
        .I3(write_output[23]),
        .I4(write_output[7]),
        .I5(write_output[5]),
        .O(\s_output_rs232_tx[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \s_output_rs232_tx[7]_i_7 
       (.I0(write_output[25]),
        .I1(write_output[6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(write_output[14]),
        .I5(write_output[15]),
        .O(\s_output_rs232_tx[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_output_rs232_tx[7]_i_8 
       (.I0(write_output[22]),
        .I1(write_output[13]),
        .I2(write_output[8]),
        .I3(write_output[0]),
        .I4(write_output[4]),
        .I5(write_output[11]),
        .O(\s_output_rs232_tx[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_output_rs232_tx[7]_i_9 
       (.I0(write_output[12]),
        .I1(write_output[31]),
        .I2(write_output[28]),
        .I3(write_output[9]),
        .I4(write_output[18]),
        .I5(write_output[21]),
        .O(\s_output_rs232_tx[7]_i_9_n_0 ));
  FDRE \s_output_rs232_tx_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx[7]_i_1_n_0 ),
        .D(write_value[0]),
        .Q(output_rs232_tx[0]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx[7]_i_1_n_0 ),
        .D(write_value[1]),
        .Q(output_rs232_tx[1]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx[7]_i_1_n_0 ),
        .D(write_value[2]),
        .Q(output_rs232_tx[2]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx[7]_i_1_n_0 ),
        .D(write_value[3]),
        .Q(output_rs232_tx[3]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx[7]_i_1_n_0 ),
        .D(write_value[4]),
        .Q(output_rs232_tx[4]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx[7]_i_1_n_0 ),
        .D(write_value[5]),
        .Q(output_rs232_tx[5]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx[7]_i_1_n_0 ),
        .D(write_value[6]),
        .Q(output_rs232_tx[6]),
        .R(1'b0));
  FDRE \s_output_rs232_tx_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_rs232_tx[7]_i_1_n_0 ),
        .D(write_value[7]),
        .Q(output_rs232_tx[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFBFFFF00040004)) 
    \s_output_rs232_tx_stb[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(\s_output_rs232_tx[7]_i_2_n_0 ),
        .I4(IN1_ACK),
        .I5(IN1_STB),
        .O(\s_output_rs232_tx_stb[0]_i_1_n_0 ));
  FDRE \s_output_rs232_tx_stb_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_output_rs232_tx_stb[0]_i_1_n_0 ),
        .Q(IN1_STB),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h01FF01FFFFFF00FF)) 
    \state[0]_i_1 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100111)) 
    \state[0]_i_2 
       (.I0(opcode_2[3]),
        .I1(Q[2]),
        .I2(opcode_2[2]),
        .I3(opcode_2[4]),
        .I4(opcode_2[1]),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4FF4FFFF4FF44FFF)) 
    \state[1]_i_1__0 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state[1]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFF7)) 
    \state[1]_i_2 
       (.I0(opcode_2[3]),
        .I1(opcode_2[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(opcode_2[2]),
        .I5(opcode_2[4]),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF9FFFFFFFF)) 
    \state[1]_i_3 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(opcode_2[3]),
        .I3(opcode_2[2]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FE0000CC00CC00)) 
    \state[2]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\state[2]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\state[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h21E100C0)) 
    \state[2]_i_2 
       (.I0(opcode_2[0]),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(opcode_2[3]),
        .I4(opcode_2[4]),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002C2F2000)) 
    \state[3]_i_1__0 
       (.I0(\state[3]_i_2__0_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\state[3]_i_3_n_0 ),
        .O(\state[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hEBEBAAEB)) 
    \state[3]_i_2__0 
       (.I0(Q[3]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[4]),
        .O(\state[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \state[3]_i_3 
       (.I0(Q[4]),
        .I1(opcode_2[2]),
        .I2(opcode_2[0]),
        .I3(Q[3]),
        .O(\state[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \state[4]_i_10 
       (.I0(register_a[2]),
        .I1(result[2]),
        .I2(register_a[19]),
        .I3(operand_a1),
        .I4(result[19]),
        .O(\state[4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \state[4]_i_11 
       (.I0(register_a[26]),
        .I1(result[26]),
        .I2(register_a[31]),
        .I3(operand_a1),
        .I4(result[31]),
        .O(\state[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \state[4]_i_12 
       (.I0(opcode_2[2]),
        .I1(opcode_2[3]),
        .I2(\adder_a[27]_i_1_n_0 ),
        .I3(\program_counter[15]_i_5_n_0 ),
        .I4(\adder_a[12]_i_1_n_0 ),
        .I5(\adder_a[15]_i_1_n_0 ),
        .O(\state[4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[4]_i_13 
       (.I0(\adder_a[3]_i_1_n_0 ),
        .I1(\adder_a[0]_i_1_n_0 ),
        .I2(\state[4]_i_20_n_0 ),
        .I3(\adder_a[4]_i_1_n_0 ),
        .I4(\adder_a[10]_i_1_n_0 ),
        .O(\state[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1111111100001000)) 
    \state[4]_i_17 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(IN1_ACK),
        .I3(IN1_STB),
        .I4(\s_output_rs232_tx[7]_i_2_n_0 ),
        .I5(float_to_int_out_ack_reg_0),
        .O(\state[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[4]_i_18 
       (.I0(\adder_a[24]_i_1_n_0 ),
        .I1(\adder_a[23]_i_1_n_0 ),
        .I2(\adder_a[29]_i_1_n_0 ),
        .I3(\adder_a[30]_i_1_n_0 ),
        .I4(\adder_a[25]_i_1_n_0 ),
        .I5(\adder_a[28]_i_1_n_0 ),
        .O(\state[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[4]_i_19 
       (.I0(\adder_a[16]_i_1_n_0 ),
        .I1(\adder_a[8]_i_1_n_0 ),
        .I2(\adder_a[20]_i_1_n_0 ),
        .I3(\adder_a[22]_i_1_n_0 ),
        .I4(\adder_a[17]_i_1_n_0 ),
        .I5(\adder_a[18]_i_1_n_0 ),
        .O(\state[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFECECCCC00000000)) 
    \state[4]_i_2 
       (.I0(\state[4]_i_7_n_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \state[4]_i_20 
       (.I0(\adder_a[13]_i_1_n_0 ),
        .I1(\adder_a[11]_i_1_n_0 ),
        .I2(result[21]),
        .I3(operand_a1),
        .I4(register_a[21]),
        .I5(\adder_a[14]_i_1_n_0 ),
        .O(\state[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[4]_i_3 
       (.I0(\state[4]_i_8_n_0 ),
        .I1(\state[4]_i_9_n_0 ),
        .I2(\state[4]_i_10_n_0 ),
        .I3(\state[4]_i_11_n_0 ),
        .I4(\state[4]_i_12_n_0 ),
        .I5(\state[4]_i_13_n_0 ),
        .O(\state[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h906A)) 
    \state[4]_i_4 
       (.I0(opcode_2[2]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .O(\state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h777777777FFF7777)) 
    \state[4]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(opcode_2[4]),
        .I5(opcode_2[3]),
        .O(\state[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[4]_i_7 
       (.I0(Q[3]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .O(\state[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[4]_i_8 
       (.I0(\adder_a[6]_i_1_n_0 ),
        .I1(\adder_a[7]_i_1_n_0 ),
        .I2(\adder_a[5]_i_1_n_0 ),
        .I3(\state[4]_i_18_n_0 ),
        .I4(\state[4]_i_19_n_0 ),
        .O(\state[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \state[4]_i_9 
       (.I0(register_a[1]),
        .I1(result[1]),
        .I2(register_a[9]),
        .I3(operand_a1),
        .I4(result[9]),
        .O(\state[4]_i_9_n_0 ));
  FDSE \state_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(int_to_float_inst_n_0),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q[0]),
        .S(INTERNAL_RST_reg));
  FDRE \state_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(int_to_float_inst_n_0),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(INTERNAL_RST_reg));
  FDRE \state_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(int_to_float_inst_n_0),
        .D(\state[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(INTERNAL_RST_reg));
  FDRE \state_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(int_to_float_inst_n_0),
        .D(\state[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(INTERNAL_RST_reg));
  FDRE \state_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(int_to_float_inst_n_0),
        .D(\state[4]_i_2_n_0 ),
        .Q(Q[4]),
        .R(INTERNAL_RST_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \timer_clock[0]_i_5 
       (.I0(\timer_clock_reg_n_0_[0] ),
        .O(\timer_clock[0]_i_5_n_0 ));
  FDRE \timer_clock_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[0]_i_1_n_7 ),
        .Q(\timer_clock_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_clock_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\timer_clock_reg[0]_i_1_n_0 ,\NLW_timer_clock_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\timer_clock_reg[0]_i_1_n_4 ,\timer_clock_reg[0]_i_1_n_5 ,\timer_clock_reg[0]_i_1_n_6 ,\timer_clock_reg[0]_i_1_n_7 }),
        .S({\timer_clock_reg_n_0_[3] ,\timer_clock_reg_n_0_[2] ,\timer_clock_reg_n_0_[1] ,\timer_clock[0]_i_5_n_0 }));
  FDRE \timer_clock_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[8]_i_1_n_5 ),
        .Q(\timer_clock_reg_n_0_[10] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[8]_i_1_n_4 ),
        .Q(\timer_clock_reg_n_0_[11] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[12]_i_1_n_7 ),
        .Q(\timer_clock_reg_n_0_[12] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_clock_reg[12]_i_1 
       (.CI(\timer_clock_reg[8]_i_1_n_0 ),
        .CO({\timer_clock_reg[12]_i_1_n_0 ,\NLW_timer_clock_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[12]_i_1_n_4 ,\timer_clock_reg[12]_i_1_n_5 ,\timer_clock_reg[12]_i_1_n_6 ,\timer_clock_reg[12]_i_1_n_7 }),
        .S({\timer_clock_reg_n_0_[15] ,\timer_clock_reg_n_0_[14] ,\timer_clock_reg_n_0_[13] ,\timer_clock_reg_n_0_[12] }));
  FDRE \timer_clock_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[12]_i_1_n_6 ),
        .Q(\timer_clock_reg_n_0_[13] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[12]_i_1_n_5 ),
        .Q(\timer_clock_reg_n_0_[14] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[12]_i_1_n_4 ),
        .Q(\timer_clock_reg_n_0_[15] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[16]_i_1_n_7 ),
        .Q(\timer_clock_reg_n_0_[16] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_clock_reg[16]_i_1 
       (.CI(\timer_clock_reg[12]_i_1_n_0 ),
        .CO({\timer_clock_reg[16]_i_1_n_0 ,\NLW_timer_clock_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[16]_i_1_n_4 ,\timer_clock_reg[16]_i_1_n_5 ,\timer_clock_reg[16]_i_1_n_6 ,\timer_clock_reg[16]_i_1_n_7 }),
        .S({\timer_clock_reg_n_0_[19] ,\timer_clock_reg_n_0_[18] ,\timer_clock_reg_n_0_[17] ,\timer_clock_reg_n_0_[16] }));
  FDRE \timer_clock_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[16]_i_1_n_6 ),
        .Q(\timer_clock_reg_n_0_[17] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[16]_i_1_n_5 ),
        .Q(\timer_clock_reg_n_0_[18] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[16]_i_1_n_4 ),
        .Q(\timer_clock_reg_n_0_[19] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[0]_i_1_n_6 ),
        .Q(\timer_clock_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[20]_i_1_n_7 ),
        .Q(\timer_clock_reg_n_0_[20] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_clock_reg[20]_i_1 
       (.CI(\timer_clock_reg[16]_i_1_n_0 ),
        .CO({\timer_clock_reg[20]_i_1_n_0 ,\NLW_timer_clock_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[20]_i_1_n_4 ,\timer_clock_reg[20]_i_1_n_5 ,\timer_clock_reg[20]_i_1_n_6 ,\timer_clock_reg[20]_i_1_n_7 }),
        .S({\timer_clock_reg_n_0_[23] ,\timer_clock_reg_n_0_[22] ,\timer_clock_reg_n_0_[21] ,\timer_clock_reg_n_0_[20] }));
  FDRE \timer_clock_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[20]_i_1_n_6 ),
        .Q(\timer_clock_reg_n_0_[21] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[20]_i_1_n_5 ),
        .Q(\timer_clock_reg_n_0_[22] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[20]_i_1_n_4 ),
        .Q(\timer_clock_reg_n_0_[23] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[24]_i_1_n_7 ),
        .Q(\timer_clock_reg_n_0_[24] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_clock_reg[24]_i_1 
       (.CI(\timer_clock_reg[20]_i_1_n_0 ),
        .CO({\timer_clock_reg[24]_i_1_n_0 ,\NLW_timer_clock_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[24]_i_1_n_4 ,\timer_clock_reg[24]_i_1_n_5 ,\timer_clock_reg[24]_i_1_n_6 ,\timer_clock_reg[24]_i_1_n_7 }),
        .S({\timer_clock_reg_n_0_[27] ,\timer_clock_reg_n_0_[26] ,\timer_clock_reg_n_0_[25] ,\timer_clock_reg_n_0_[24] }));
  FDRE \timer_clock_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[24]_i_1_n_6 ),
        .Q(\timer_clock_reg_n_0_[25] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[24]_i_1_n_5 ),
        .Q(\timer_clock_reg_n_0_[26] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[24]_i_1_n_4 ),
        .Q(\timer_clock_reg_n_0_[27] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[28]_i_1_n_7 ),
        .Q(\timer_clock_reg_n_0_[28] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_clock_reg[28]_i_1 
       (.CI(\timer_clock_reg[24]_i_1_n_0 ),
        .CO(\NLW_timer_clock_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[28]_i_1_n_4 ,\timer_clock_reg[28]_i_1_n_5 ,\timer_clock_reg[28]_i_1_n_6 ,\timer_clock_reg[28]_i_1_n_7 }),
        .S({\timer_clock_reg_n_0_[31] ,\timer_clock_reg_n_0_[30] ,\timer_clock_reg_n_0_[29] ,\timer_clock_reg_n_0_[28] }));
  FDRE \timer_clock_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[28]_i_1_n_6 ),
        .Q(\timer_clock_reg_n_0_[29] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[0]_i_1_n_5 ),
        .Q(\timer_clock_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[28]_i_1_n_5 ),
        .Q(\timer_clock_reg_n_0_[30] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[28]_i_1_n_4 ),
        .Q(\timer_clock_reg_n_0_[31] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[0]_i_1_n_4 ),
        .Q(\timer_clock_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[4]_i_1_n_7 ),
        .Q(\timer_clock_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_clock_reg[4]_i_1 
       (.CI(\timer_clock_reg[0]_i_1_n_0 ),
        .CO({\timer_clock_reg[4]_i_1_n_0 ,\NLW_timer_clock_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[4]_i_1_n_4 ,\timer_clock_reg[4]_i_1_n_5 ,\timer_clock_reg[4]_i_1_n_6 ,\timer_clock_reg[4]_i_1_n_7 }),
        .S({\timer_clock_reg_n_0_[7] ,\timer_clock_reg_n_0_[6] ,\timer_clock_reg_n_0_[5] ,\timer_clock_reg_n_0_[4] }));
  FDRE \timer_clock_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[4]_i_1_n_6 ),
        .Q(\timer_clock_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[4]_i_1_n_5 ),
        .Q(\timer_clock_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[4]_i_1_n_4 ),
        .Q(\timer_clock_reg_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  FDRE \timer_clock_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[8]_i_1_n_7 ),
        .Q(\timer_clock_reg_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_clock_reg[8]_i_1 
       (.CI(\timer_clock_reg[4]_i_1_n_0 ),
        .CO({\timer_clock_reg[8]_i_1_n_0 ,\NLW_timer_clock_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_clock_reg[8]_i_1_n_4 ,\timer_clock_reg[8]_i_1_n_5 ,\timer_clock_reg[8]_i_1_n_6 ,\timer_clock_reg[8]_i_1_n_7 }),
        .S({\timer_clock_reg_n_0_[11] ,\timer_clock_reg_n_0_[10] ,\timer_clock_reg_n_0_[9] ,\timer_clock_reg_n_0_[8] }));
  FDRE \timer_clock_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\timer_clock_reg[8]_i_1_n_6 ),
        .Q(\timer_clock_reg_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  FDRE write_enable_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(write_enable),
        .Q(write_enable_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \write_output[31]_i_1 
       (.I0(opcode_2[4]),
        .I1(opcode_2[0]),
        .I2(program_counter_reg_rep_1_0),
        .I3(\write_output[31]_i_3_n_0 ),
        .I4(opcode_2[1]),
        .I5(\write_output[31]_i_4_n_0 ),
        .O(\write_output[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \write_output[31]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(program_counter_reg_rep_1_0));
  LUT2 #(
    .INIT(4'hE)) 
    \write_output[31]_i_3 
       (.I0(opcode_2[3]),
        .I1(opcode_2[2]),
        .O(\write_output[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \write_output[31]_i_4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .O(\write_output[31]_i_4_n_0 ));
  FDRE \write_output_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[0]_i_1_n_0 ),
        .Q(write_output[0]),
        .R(1'b0));
  FDRE \write_output_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[10]_i_1_n_0 ),
        .Q(write_output[10]),
        .R(1'b0));
  FDRE \write_output_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[11]_i_1_n_0 ),
        .Q(write_output[11]),
        .R(1'b0));
  FDRE \write_output_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[12]_i_1_n_0 ),
        .Q(write_output[12]),
        .R(1'b0));
  FDRE \write_output_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[13]_i_1_n_0 ),
        .Q(write_output[13]),
        .R(1'b0));
  FDRE \write_output_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[14]_i_1_n_0 ),
        .Q(write_output[14]),
        .R(1'b0));
  FDRE \write_output_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[15]_i_1_n_0 ),
        .Q(write_output[15]),
        .R(1'b0));
  FDRE \write_output_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[16]_i_1_n_0 ),
        .Q(write_output[16]),
        .R(1'b0));
  FDRE \write_output_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[17]_i_1_n_0 ),
        .Q(write_output[17]),
        .R(1'b0));
  FDRE \write_output_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[18]_i_1_n_0 ),
        .Q(write_output[18]),
        .R(1'b0));
  FDRE \write_output_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[19]_i_1_n_0 ),
        .Q(write_output[19]),
        .R(1'b0));
  FDRE \write_output_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[1]_i_1_n_0 ),
        .Q(write_output[1]),
        .R(1'b0));
  FDRE \write_output_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[20]_i_1_n_0 ),
        .Q(write_output[20]),
        .R(1'b0));
  FDRE \write_output_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[21]_i_1_n_0 ),
        .Q(write_output[21]),
        .R(1'b0));
  FDRE \write_output_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[22]_i_1_n_0 ),
        .Q(write_output[22]),
        .R(1'b0));
  FDRE \write_output_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[23]_i_1_n_0 ),
        .Q(write_output[23]),
        .R(1'b0));
  FDRE \write_output_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[24]_i_1_n_0 ),
        .Q(write_output[24]),
        .R(1'b0));
  FDRE \write_output_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[25]_i_1_n_0 ),
        .Q(write_output[25]),
        .R(1'b0));
  FDRE \write_output_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[26]_i_1_n_0 ),
        .Q(write_output[26]),
        .R(1'b0));
  FDRE \write_output_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[27]_i_1_n_0 ),
        .Q(write_output[27]),
        .R(1'b0));
  FDRE \write_output_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[28]_i_1_n_0 ),
        .Q(write_output[28]),
        .R(1'b0));
  FDRE \write_output_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[29]_i_1_n_0 ),
        .Q(write_output[29]),
        .R(1'b0));
  FDRE \write_output_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[2]_i_1_n_0 ),
        .Q(write_output[2]),
        .R(1'b0));
  FDRE \write_output_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[30]_i_1_n_0 ),
        .Q(write_output[30]),
        .R(1'b0));
  FDRE \write_output_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[31]_i_2_n_0 ),
        .Q(write_output[31]),
        .R(1'b0));
  FDRE \write_output_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[3]_i_1_n_0 ),
        .Q(write_output[3]),
        .R(1'b0));
  FDRE \write_output_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[4]_i_1_n_0 ),
        .Q(write_output[4]),
        .R(1'b0));
  FDRE \write_output_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[5]_i_1_n_0 ),
        .Q(write_output[5]),
        .R(1'b0));
  FDRE \write_output_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[6]_i_1_n_0 ),
        .Q(write_output[6]),
        .R(1'b0));
  FDRE \write_output_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[7]_i_1_n_0 ),
        .Q(write_output[7]),
        .R(1'b0));
  FDRE \write_output_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[8]_i_1_n_0 ),
        .Q(write_output[8]),
        .R(1'b0));
  FDRE \write_output_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(\adder_a[9]_i_1_n_0 ),
        .Q(write_output[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[0]_i_1 
       (.I0(result[0]),
        .I1(operand_b1),
        .I2(register_b[0]),
        .O(store_data[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[1]_i_1 
       (.I0(result[1]),
        .I1(operand_b1),
        .I2(register_b[1]),
        .O(store_data[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[2]_i_1 
       (.I0(result[2]),
        .I1(operand_b1),
        .I2(register_b[2]),
        .O(store_data[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[3]_i_1 
       (.I0(result[3]),
        .I1(operand_b1),
        .I2(register_b[3]),
        .O(store_data[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[4]_i_1 
       (.I0(result[4]),
        .I1(operand_b1),
        .I2(register_b[4]),
        .O(store_data[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[5]_i_1 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .O(store_data[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[6]_i_1 
       (.I0(result[6]),
        .I1(operand_b1),
        .I2(register_b[6]),
        .O(store_data[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[7]_i_1 
       (.I0(result[7]),
        .I1(operand_b1),
        .I2(register_b[7]),
        .O(store_data[7]));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \write_value[7]_i_2 
       (.I0(write_enable_reg_n_0),
        .I1(\write_value[7]_i_3_n_0 ),
        .I2(address_z_3[0]),
        .I3(address_b_2[0]),
        .I4(address_z_3[3]),
        .I5(address_b_2[3]),
        .O(operand_b1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_value[7]_i_3 
       (.I0(address_z_3[1]),
        .I1(address_b_2[1]),
        .I2(address_z_3[2]),
        .I3(address_b_2[2]),
        .O(\write_value[7]_i_3_n_0 ));
  FDRE \write_value_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[0]),
        .Q(write_value[0]),
        .R(1'b0));
  FDRE \write_value_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[1]),
        .Q(write_value[1]),
        .R(1'b0));
  FDRE \write_value_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[2]),
        .Q(write_value[2]),
        .R(1'b0));
  FDRE \write_value_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[3]),
        .Q(write_value[3]),
        .R(1'b0));
  FDRE \write_value_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[4]),
        .Q(write_value[4]),
        .R(1'b0));
  FDRE \write_value_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[5]),
        .Q(write_value[5]),
        .R(1'b0));
  FDRE \write_value_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[6]),
        .Q(write_value[6]),
        .R(1'b0));
  FDRE \write_value_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\write_output[31]_i_1_n_0 ),
        .D(store_data[7]),
        .Q(write_value[7]),
        .R(1'b0));
endmodule

module multiplier
   (\a_reg[31]_0 ,
    s_output_z_stb_reg_0,
    D,
    \state_reg[4] ,
    \b_reg[0]_0 ,
    \result_reg[31] ,
    \result_reg[31]_0 ,
    multiplier_a_stb_reg,
    multiplier_z_ack_reg,
    Q,
    \state_reg[3]_0 ,
    \opcode_2_reg[0] ,
    \opcode_2_reg[2] ,
    \s_output_z_reg[0]_0 ,
    \s_output_z_reg[1]_0 ,
    memory_reg_0,
    \s_output_z_reg[2]_0 ,
    memory_reg_0_0,
    \s_output_z_reg[3]_0 ,
    load_data,
    \state_reg[3]_1 ,
    \state_reg[3]_2 ,
    \opcode_2_reg[1] ,
    \opcode_2_reg[1]_0 ,
    \s_output_z_reg[4]_0 ,
    \state_reg[3]_3 ,
    \opcode_2_reg[1]_1 ,
    \opcode_2_reg[1]_2 ,
    \s_output_z_reg[5]_0 ,
    \state_reg[3]_4 ,
    \opcode_2_reg[1]_3 ,
    \opcode_2_reg[1]_4 ,
    \s_output_z_reg[6]_0 ,
    \state_reg[3]_5 ,
    \opcode_2_reg[1]_5 ,
    \opcode_2_reg[1]_6 ,
    \s_output_z_reg[7]_0 ,
    \state_reg[3]_6 ,
    \opcode_2_reg[1]_7 ,
    \opcode_2_reg[1]_8 ,
    \s_output_z_reg[8]_0 ,
    \state_reg[3]_7 ,
    \opcode_2_reg[1]_9 ,
    \opcode_2_reg[1]_10 ,
    \s_output_z_reg[9]_0 ,
    \state_reg[3]_8 ,
    \opcode_2_reg[1]_11 ,
    \opcode_2_reg[1]_12 ,
    \s_output_z_reg[10]_0 ,
    \s_output_z_reg[11]_0 ,
    memory_reg_2,
    \state_reg[3]_9 ,
    \opcode_2_reg[1]_13 ,
    \opcode_2_reg[1]_14 ,
    \s_output_z_reg[12]_0 ,
    \state_reg[3]_10 ,
    \opcode_2_reg[1]_15 ,
    \opcode_2_reg[1]_16 ,
    \s_output_z_reg[13]_0 ,
    \s_output_z_reg[14]_0 ,
    memory_reg_3,
    \s_output_z_reg[15]_0 ,
    memory_reg_3_0,
    \s_output_z_reg[16]_0 ,
    memory_reg_4,
    \s_output_z_reg[17]_0 ,
    memory_reg_4_0,
    \s_output_z_reg[18]_0 ,
    memory_reg_4_1,
    \s_output_z_reg[19]_0 ,
    memory_reg_4_2,
    \s_output_z_reg[20]_0 ,
    memory_reg_5,
    \s_output_z_reg[21]_0 ,
    memory_reg_5_0,
    \s_output_z_reg[22]_0 ,
    memory_reg_5_1,
    \s_output_z_reg[23]_0 ,
    memory_reg_5_2,
    \s_output_z_reg[24]_0 ,
    memory_reg_6,
    \s_output_z_reg[25]_0 ,
    memory_reg_6_0,
    \s_output_z_reg[26]_0 ,
    memory_reg_6_1,
    \s_output_z_reg[27]_0 ,
    memory_reg_6_2,
    \s_output_z_reg[28]_0 ,
    memory_reg_7,
    \s_output_z_reg[29]_0 ,
    memory_reg_7_0,
    \s_output_z_reg[30]_0 ,
    memory_reg_7_1,
    \state_reg[3]_11 ,
    \opcode_2_reg[1]_17 ,
    \timer_clock_reg[31] ,
    \s_output_z_reg[31]_0 ,
    multiplier_b_stb_reg,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF,
    \multiplier_b_reg[31] ,
    \multiplier_a_reg[31] ,
    multiplier_b_stb_reg_0);
  output \a_reg[31]_0 ;
  output s_output_z_stb_reg_0;
  output [31:0]D;
  output \state_reg[4] ;
  output \b_reg[0]_0 ;
  output \result_reg[31] ;
  output \result_reg[31]_0 ;
  input multiplier_a_stb_reg;
  input multiplier_z_ack_reg;
  input [4:0]Q;
  input \state_reg[3]_0 ;
  input \opcode_2_reg[0] ;
  input \opcode_2_reg[2] ;
  input \s_output_z_reg[0]_0 ;
  input \s_output_z_reg[1]_0 ;
  input memory_reg_0;
  input \s_output_z_reg[2]_0 ;
  input memory_reg_0_0;
  input \s_output_z_reg[3]_0 ;
  input [0:0]load_data;
  input \state_reg[3]_1 ;
  input \state_reg[3]_2 ;
  input \opcode_2_reg[1] ;
  input \opcode_2_reg[1]_0 ;
  input \s_output_z_reg[4]_0 ;
  input \state_reg[3]_3 ;
  input \opcode_2_reg[1]_1 ;
  input \opcode_2_reg[1]_2 ;
  input \s_output_z_reg[5]_0 ;
  input \state_reg[3]_4 ;
  input \opcode_2_reg[1]_3 ;
  input \opcode_2_reg[1]_4 ;
  input \s_output_z_reg[6]_0 ;
  input \state_reg[3]_5 ;
  input \opcode_2_reg[1]_5 ;
  input \opcode_2_reg[1]_6 ;
  input \s_output_z_reg[7]_0 ;
  input \state_reg[3]_6 ;
  input \opcode_2_reg[1]_7 ;
  input \opcode_2_reg[1]_8 ;
  input \s_output_z_reg[8]_0 ;
  input \state_reg[3]_7 ;
  input \opcode_2_reg[1]_9 ;
  input \opcode_2_reg[1]_10 ;
  input \s_output_z_reg[9]_0 ;
  input \state_reg[3]_8 ;
  input \opcode_2_reg[1]_11 ;
  input \opcode_2_reg[1]_12 ;
  input \s_output_z_reg[10]_0 ;
  input \s_output_z_reg[11]_0 ;
  input memory_reg_2;
  input \state_reg[3]_9 ;
  input \opcode_2_reg[1]_13 ;
  input \opcode_2_reg[1]_14 ;
  input \s_output_z_reg[12]_0 ;
  input \state_reg[3]_10 ;
  input \opcode_2_reg[1]_15 ;
  input \opcode_2_reg[1]_16 ;
  input \s_output_z_reg[13]_0 ;
  input \s_output_z_reg[14]_0 ;
  input memory_reg_3;
  input \s_output_z_reg[15]_0 ;
  input memory_reg_3_0;
  input \s_output_z_reg[16]_0 ;
  input memory_reg_4;
  input \s_output_z_reg[17]_0 ;
  input memory_reg_4_0;
  input \s_output_z_reg[18]_0 ;
  input memory_reg_4_1;
  input \s_output_z_reg[19]_0 ;
  input memory_reg_4_2;
  input \s_output_z_reg[20]_0 ;
  input memory_reg_5;
  input \s_output_z_reg[21]_0 ;
  input memory_reg_5_0;
  input \s_output_z_reg[22]_0 ;
  input memory_reg_5_1;
  input \s_output_z_reg[23]_0 ;
  input memory_reg_5_2;
  input \s_output_z_reg[24]_0 ;
  input memory_reg_6;
  input \s_output_z_reg[25]_0 ;
  input memory_reg_6_0;
  input \s_output_z_reg[26]_0 ;
  input memory_reg_6_1;
  input \s_output_z_reg[27]_0 ;
  input memory_reg_6_2;
  input \s_output_z_reg[28]_0 ;
  input memory_reg_7;
  input \s_output_z_reg[29]_0 ;
  input memory_reg_7_0;
  input \s_output_z_reg[30]_0 ;
  input memory_reg_7_1;
  input \state_reg[3]_11 ;
  input \opcode_2_reg[1]_17 ;
  input \timer_clock_reg[31] ;
  input \s_output_z_reg[31]_0 ;
  input multiplier_b_stb_reg;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;
  input [31:0]\multiplier_b_reg[31] ;
  input [31:0]\multiplier_a_reg[31] ;
  input multiplier_b_stb_reg_0;

  wire [31:0]D;
  wire ETH_CLK_OBUF;
  wire INTERNAL_RST_reg;
  wire [4:0]Q;
  wire [31:23]a;
  wire \a[31]_i_1__3_n_0 ;
  wire \a_e[0]_i_1__1_n_0 ;
  wire \a_e[1]_i_1__2_n_0 ;
  wire \a_e[2]_i_1__1_n_0 ;
  wire \a_e[2]_i_2__1_n_0 ;
  wire \a_e[3]_i_1__1_n_0 ;
  wire \a_e[3]_i_2__1_n_0 ;
  wire \a_e[3]_i_3__0_n_0 ;
  wire \a_e[4]_i_1__1_n_0 ;
  wire \a_e[4]_i_2__1_n_0 ;
  wire \a_e[5]_i_1__1_n_0 ;
  wire \a_e[5]_i_2__0_n_0 ;
  wire \a_e[5]_i_3__1_n_0 ;
  wire \a_e[6]_i_1__2_n_0 ;
  wire \a_e[6]_i_2__2_n_0 ;
  wire \a_e[6]_i_3_n_0 ;
  wire \a_e[6]_i_4_n_0 ;
  wire \a_e[6]_i_5_n_0 ;
  wire \a_e[6]_i_6_n_0 ;
  wire \a_e[6]_i_7_n_0 ;
  wire \a_e[6]_i_8_n_0 ;
  wire \a_e[6]_i_9_n_0 ;
  wire \a_e[7]_i_1__2_n_0 ;
  wire \a_e[8]_i_1__2_n_0 ;
  wire \a_e[8]_i_2__0_n_0 ;
  wire \a_e[9]_i_1__1_n_0 ;
  wire \a_e[9]_i_2__1_n_0 ;
  wire \a_e[9]_i_3__1_n_0 ;
  wire \a_e_reg_n_0_[0] ;
  wire \a_e_reg_n_0_[1] ;
  wire \a_e_reg_n_0_[2] ;
  wire \a_e_reg_n_0_[3] ;
  wire \a_e_reg_n_0_[4] ;
  wire \a_e_reg_n_0_[5] ;
  wire \a_e_reg_n_0_[6] ;
  wire \a_e_reg_n_0_[7] ;
  wire \a_e_reg_n_0_[8] ;
  wire \a_e_reg_n_0_[9] ;
  wire \a_m[0]_i_1__1_n_0 ;
  wire \a_m[10]_i_1__1_n_0 ;
  wire \a_m[11]_i_1__1_n_0 ;
  wire \a_m[12]_i_1__1_n_0 ;
  wire \a_m[13]_i_1__1_n_0 ;
  wire \a_m[14]_i_1__1_n_0 ;
  wire \a_m[15]_i_1__1_n_0 ;
  wire \a_m[16]_i_1__1_n_0 ;
  wire \a_m[17]_i_1__1_n_0 ;
  wire \a_m[18]_i_1__1_n_0 ;
  wire \a_m[19]_i_1__1_n_0 ;
  wire \a_m[1]_i_1__1_n_0 ;
  wire \a_m[20]_i_1__1_n_0 ;
  wire \a_m[21]_i_1__1_n_0 ;
  wire \a_m[22]_i_1__1_n_0 ;
  wire \a_m[22]_i_2__0_n_0 ;
  wire \a_m[23]_i_1__1_n_0 ;
  wire \a_m[23]_i_2_n_0 ;
  wire \a_m[23]_i_3__0_n_0 ;
  wire \a_m[2]_i_1__1_n_0 ;
  wire \a_m[3]_i_1__1_n_0 ;
  wire \a_m[4]_i_1__1_n_0 ;
  wire \a_m[5]_i_1__1_n_0 ;
  wire \a_m[6]_i_1__1_n_0 ;
  wire \a_m[7]_i_1__1_n_0 ;
  wire \a_m[8]_i_1__1_n_0 ;
  wire \a_m[9]_i_1__1_n_0 ;
  wire \a_m_reg_n_0_[0] ;
  wire \a_m_reg_n_0_[10] ;
  wire \a_m_reg_n_0_[11] ;
  wire \a_m_reg_n_0_[12] ;
  wire \a_m_reg_n_0_[13] ;
  wire \a_m_reg_n_0_[14] ;
  wire \a_m_reg_n_0_[15] ;
  wire \a_m_reg_n_0_[16] ;
  wire \a_m_reg_n_0_[17] ;
  wire \a_m_reg_n_0_[18] ;
  wire \a_m_reg_n_0_[19] ;
  wire \a_m_reg_n_0_[1] ;
  wire \a_m_reg_n_0_[20] ;
  wire \a_m_reg_n_0_[21] ;
  wire \a_m_reg_n_0_[22] ;
  wire \a_m_reg_n_0_[23] ;
  wire \a_m_reg_n_0_[2] ;
  wire \a_m_reg_n_0_[3] ;
  wire \a_m_reg_n_0_[4] ;
  wire \a_m_reg_n_0_[5] ;
  wire \a_m_reg_n_0_[6] ;
  wire \a_m_reg_n_0_[7] ;
  wire \a_m_reg_n_0_[8] ;
  wire \a_m_reg_n_0_[9] ;
  wire \a_reg[31]_0 ;
  wire \a_reg_n_0_[0] ;
  wire \a_reg_n_0_[10] ;
  wire \a_reg_n_0_[11] ;
  wire \a_reg_n_0_[12] ;
  wire \a_reg_n_0_[13] ;
  wire \a_reg_n_0_[14] ;
  wire \a_reg_n_0_[15] ;
  wire \a_reg_n_0_[16] ;
  wire \a_reg_n_0_[17] ;
  wire \a_reg_n_0_[18] ;
  wire \a_reg_n_0_[19] ;
  wire \a_reg_n_0_[1] ;
  wire \a_reg_n_0_[20] ;
  wire \a_reg_n_0_[21] ;
  wire \a_reg_n_0_[22] ;
  wire \a_reg_n_0_[2] ;
  wire \a_reg_n_0_[3] ;
  wire \a_reg_n_0_[4] ;
  wire \a_reg_n_0_[5] ;
  wire \a_reg_n_0_[6] ;
  wire \a_reg_n_0_[7] ;
  wire \a_reg_n_0_[8] ;
  wire \a_reg_n_0_[9] ;
  wire a_s_i_1__1_n_0;
  wire a_s_reg_n_0;
  wire \b[31]_i_1__0_n_0 ;
  wire \b_e[0]_i_1__1_n_0 ;
  wire \b_e[1]_i_1__1_n_0 ;
  wire \b_e[2]_i_1__1_n_0 ;
  wire \b_e[2]_i_2__1_n_0 ;
  wire \b_e[3]_i_1__1_n_0 ;
  wire \b_e[3]_i_2__1_n_0 ;
  wire \b_e[3]_i_3__0_n_0 ;
  wire \b_e[4]_i_1__1_n_0 ;
  wire \b_e[4]_i_2__1_n_0 ;
  wire \b_e[4]_i_3__1_n_0 ;
  wire \b_e[5]_i_1__1_n_0 ;
  wire \b_e[5]_i_2__0_n_0 ;
  wire \b_e[5]_i_3__1_n_0 ;
  wire \b_e[6]_i_1__1_n_0 ;
  wire \b_e[6]_i_2__1_n_0 ;
  wire \b_e[7]_i_1__1_n_0 ;
  wire \b_e[7]_i_2__1_n_0 ;
  wire \b_e[7]_i_3__1_n_0 ;
  wire \b_e[8]_i_1__1_n_0 ;
  wire \b_e[8]_i_2_n_0 ;
  wire \b_e[9]_i_1__1_n_0 ;
  wire \b_e[9]_i_2__1_n_0 ;
  wire \b_e[9]_i_3__1_n_0 ;
  wire \b_e[9]_i_4__0_n_0 ;
  wire \b_e[9]_i_5__1_n_0 ;
  wire \b_e[9]_i_6__1_n_0 ;
  wire \b_e[9]_i_7__0_n_0 ;
  wire \b_e[9]_i_8__0_n_0 ;
  wire \b_e_reg_n_0_[0] ;
  wire \b_e_reg_n_0_[1] ;
  wire \b_e_reg_n_0_[2] ;
  wire \b_e_reg_n_0_[3] ;
  wire \b_e_reg_n_0_[4] ;
  wire \b_e_reg_n_0_[5] ;
  wire \b_e_reg_n_0_[6] ;
  wire \b_e_reg_n_0_[7] ;
  wire \b_e_reg_n_0_[8] ;
  wire \b_e_reg_n_0_[9] ;
  wire \b_m[0]_i_1__1_n_0 ;
  wire \b_m[10]_i_1__1_n_0 ;
  wire \b_m[11]_i_1__1_n_0 ;
  wire \b_m[12]_i_1__1_n_0 ;
  wire \b_m[13]_i_1__1_n_0 ;
  wire \b_m[14]_i_1__1_n_0 ;
  wire \b_m[15]_i_1__1_n_0 ;
  wire \b_m[16]_i_1__1_n_0 ;
  wire \b_m[17]_i_1__1_n_0 ;
  wire \b_m[18]_i_1__1_n_0 ;
  wire \b_m[19]_i_1__1_n_0 ;
  wire \b_m[1]_i_1__1_n_0 ;
  wire \b_m[20]_i_1__1_n_0 ;
  wire \b_m[21]_i_1__1_n_0 ;
  wire \b_m[22]_i_1__1_n_0 ;
  wire \b_m[22]_i_2__0_n_0 ;
  wire \b_m[23]_i_1__1_n_0 ;
  wire \b_m[23]_i_2__0_n_0 ;
  wire \b_m[23]_i_3__0_n_0 ;
  wire \b_m[2]_i_1__1_n_0 ;
  wire \b_m[3]_i_1__1_n_0 ;
  wire \b_m[4]_i_1__1_n_0 ;
  wire \b_m[5]_i_1__1_n_0 ;
  wire \b_m[6]_i_1__1_n_0 ;
  wire \b_m[7]_i_1__1_n_0 ;
  wire \b_m[8]_i_1__1_n_0 ;
  wire \b_m[9]_i_1__1_n_0 ;
  wire \b_m_reg_n_0_[0] ;
  wire \b_m_reg_n_0_[10] ;
  wire \b_m_reg_n_0_[11] ;
  wire \b_m_reg_n_0_[12] ;
  wire \b_m_reg_n_0_[13] ;
  wire \b_m_reg_n_0_[14] ;
  wire \b_m_reg_n_0_[15] ;
  wire \b_m_reg_n_0_[16] ;
  wire \b_m_reg_n_0_[17] ;
  wire \b_m_reg_n_0_[18] ;
  wire \b_m_reg_n_0_[19] ;
  wire \b_m_reg_n_0_[1] ;
  wire \b_m_reg_n_0_[20] ;
  wire \b_m_reg_n_0_[21] ;
  wire \b_m_reg_n_0_[22] ;
  wire \b_m_reg_n_0_[23] ;
  wire \b_m_reg_n_0_[2] ;
  wire \b_m_reg_n_0_[3] ;
  wire \b_m_reg_n_0_[4] ;
  wire \b_m_reg_n_0_[5] ;
  wire \b_m_reg_n_0_[6] ;
  wire \b_m_reg_n_0_[7] ;
  wire \b_m_reg_n_0_[8] ;
  wire \b_m_reg_n_0_[9] ;
  wire \b_reg[0]_0 ;
  wire \b_reg_n_0_[0] ;
  wire \b_reg_n_0_[10] ;
  wire \b_reg_n_0_[11] ;
  wire \b_reg_n_0_[12] ;
  wire \b_reg_n_0_[13] ;
  wire \b_reg_n_0_[14] ;
  wire \b_reg_n_0_[15] ;
  wire \b_reg_n_0_[16] ;
  wire \b_reg_n_0_[17] ;
  wire \b_reg_n_0_[18] ;
  wire \b_reg_n_0_[19] ;
  wire \b_reg_n_0_[1] ;
  wire \b_reg_n_0_[20] ;
  wire \b_reg_n_0_[21] ;
  wire \b_reg_n_0_[22] ;
  wire \b_reg_n_0_[23] ;
  wire \b_reg_n_0_[24] ;
  wire \b_reg_n_0_[25] ;
  wire \b_reg_n_0_[26] ;
  wire \b_reg_n_0_[27] ;
  wire \b_reg_n_0_[28] ;
  wire \b_reg_n_0_[29] ;
  wire \b_reg_n_0_[2] ;
  wire \b_reg_n_0_[30] ;
  wire \b_reg_n_0_[3] ;
  wire \b_reg_n_0_[4] ;
  wire \b_reg_n_0_[5] ;
  wire \b_reg_n_0_[6] ;
  wire \b_reg_n_0_[7] ;
  wire \b_reg_n_0_[8] ;
  wire \b_reg_n_0_[9] ;
  wire b_s;
  wire b_s_i_1__1_n_0;
  wire data0;
  wire guard;
  wire guard_i_1__1_n_0;
  wire [0:0]load_data;
  wire memory_reg_0;
  wire memory_reg_0_0;
  wire memory_reg_2;
  wire memory_reg_3;
  wire memory_reg_3_0;
  wire memory_reg_4;
  wire memory_reg_4_0;
  wire memory_reg_4_1;
  wire memory_reg_4_2;
  wire memory_reg_5;
  wire memory_reg_5_0;
  wire memory_reg_5_1;
  wire memory_reg_5_2;
  wire memory_reg_6;
  wire memory_reg_6_0;
  wire memory_reg_6_1;
  wire memory_reg_6_2;
  wire memory_reg_7;
  wire memory_reg_7_0;
  wire memory_reg_7_1;
  wire [31:0]\multiplier_a_reg[31] ;
  wire multiplier_a_stb_reg;
  wire [31:0]\multiplier_b_reg[31] ;
  wire multiplier_b_stb_reg;
  wire multiplier_b_stb_reg_0;
  wire [31:0]multiplier_z;
  wire multiplier_z_ack_reg;
  wire \opcode_2_reg[0] ;
  wire \opcode_2_reg[1] ;
  wire \opcode_2_reg[1]_0 ;
  wire \opcode_2_reg[1]_1 ;
  wire \opcode_2_reg[1]_10 ;
  wire \opcode_2_reg[1]_11 ;
  wire \opcode_2_reg[1]_12 ;
  wire \opcode_2_reg[1]_13 ;
  wire \opcode_2_reg[1]_14 ;
  wire \opcode_2_reg[1]_15 ;
  wire \opcode_2_reg[1]_16 ;
  wire \opcode_2_reg[1]_17 ;
  wire \opcode_2_reg[1]_2 ;
  wire \opcode_2_reg[1]_3 ;
  wire \opcode_2_reg[1]_4 ;
  wire \opcode_2_reg[1]_5 ;
  wire \opcode_2_reg[1]_6 ;
  wire \opcode_2_reg[1]_7 ;
  wire \opcode_2_reg[1]_8 ;
  wire \opcode_2_reg[1]_9 ;
  wire \opcode_2_reg[2] ;
  wire [3:1]p_0_in;
  wire p_0_in__0;
  wire [1:0]p_0_out;
  wire product1__0_n_100;
  wire product1__0_n_101;
  wire product1__0_n_102;
  wire product1__0_n_103;
  wire product1__0_n_104;
  wire product1__0_n_105;
  wire product1__0_n_75;
  wire product1__0_n_76;
  wire product1__0_n_77;
  wire product1__0_n_78;
  wire product1__0_n_79;
  wire product1__0_n_80;
  wire product1__0_n_81;
  wire product1__0_n_82;
  wire product1__0_n_83;
  wire product1__0_n_84;
  wire product1__0_n_85;
  wire product1__0_n_86;
  wire product1__0_n_87;
  wire product1__0_n_88;
  wire product1__0_n_89;
  wire product1__0_n_90;
  wire product1__0_n_91;
  wire product1__0_n_92;
  wire product1__0_n_93;
  wire product1__0_n_94;
  wire product1__0_n_95;
  wire product1__0_n_96;
  wire product1__0_n_97;
  wire product1__0_n_98;
  wire product1__0_n_99;
  wire product1_n_100;
  wire product1_n_101;
  wire product1_n_102;
  wire product1_n_103;
  wire product1_n_104;
  wire product1_n_105;
  wire product1_n_106;
  wire product1_n_107;
  wire product1_n_108;
  wire product1_n_109;
  wire product1_n_110;
  wire product1_n_111;
  wire product1_n_112;
  wire product1_n_113;
  wire product1_n_114;
  wire product1_n_115;
  wire product1_n_116;
  wire product1_n_117;
  wire product1_n_118;
  wire product1_n_119;
  wire product1_n_120;
  wire product1_n_121;
  wire product1_n_122;
  wire product1_n_123;
  wire product1_n_124;
  wire product1_n_125;
  wire product1_n_126;
  wire product1_n_127;
  wire product1_n_128;
  wire product1_n_129;
  wire product1_n_130;
  wire product1_n_131;
  wire product1_n_132;
  wire product1_n_133;
  wire product1_n_134;
  wire product1_n_135;
  wire product1_n_136;
  wire product1_n_137;
  wire product1_n_138;
  wire product1_n_139;
  wire product1_n_140;
  wire product1_n_141;
  wire product1_n_142;
  wire product1_n_143;
  wire product1_n_144;
  wire product1_n_145;
  wire product1_n_146;
  wire product1_n_147;
  wire product1_n_148;
  wire product1_n_149;
  wire product1_n_150;
  wire product1_n_151;
  wire product1_n_152;
  wire product1_n_153;
  wire product1_n_24;
  wire product1_n_25;
  wire product1_n_26;
  wire product1_n_27;
  wire product1_n_28;
  wire product1_n_29;
  wire product1_n_30;
  wire product1_n_31;
  wire product1_n_32;
  wire product1_n_33;
  wire product1_n_34;
  wire product1_n_35;
  wire product1_n_36;
  wire product1_n_37;
  wire product1_n_38;
  wire product1_n_39;
  wire product1_n_40;
  wire product1_n_41;
  wire product1_n_42;
  wire product1_n_43;
  wire product1_n_44;
  wire product1_n_45;
  wire product1_n_46;
  wire product1_n_47;
  wire product1_n_48;
  wire product1_n_49;
  wire product1_n_50;
  wire product1_n_51;
  wire product1_n_52;
  wire product1_n_53;
  wire product1_n_89;
  wire product1_n_90;
  wire product1_n_91;
  wire product1_n_92;
  wire product1_n_93;
  wire product1_n_94;
  wire product1_n_95;
  wire product1_n_96;
  wire product1_n_97;
  wire product1_n_98;
  wire product1_n_99;
  wire \product_reg_n_0_[10] ;
  wire \product_reg_n_0_[11] ;
  wire \product_reg_n_0_[12] ;
  wire \product_reg_n_0_[13] ;
  wire \product_reg_n_0_[14] ;
  wire \product_reg_n_0_[15] ;
  wire \product_reg_n_0_[16] ;
  wire \product_reg_n_0_[17] ;
  wire \product_reg_n_0_[18] ;
  wire \product_reg_n_0_[19] ;
  wire \product_reg_n_0_[20] ;
  wire \product_reg_n_0_[21] ;
  wire \product_reg_n_0_[22] ;
  wire \product_reg_n_0_[23] ;
  wire \product_reg_n_0_[24] ;
  wire \product_reg_n_0_[26] ;
  wire \product_reg_n_0_[27] ;
  wire \product_reg_n_0_[28] ;
  wire \product_reg_n_0_[29] ;
  wire \product_reg_n_0_[2] ;
  wire \product_reg_n_0_[30] ;
  wire \product_reg_n_0_[31] ;
  wire \product_reg_n_0_[32] ;
  wire \product_reg_n_0_[33] ;
  wire \product_reg_n_0_[34] ;
  wire \product_reg_n_0_[35] ;
  wire \product_reg_n_0_[36] ;
  wire \product_reg_n_0_[37] ;
  wire \product_reg_n_0_[38] ;
  wire \product_reg_n_0_[39] ;
  wire \product_reg_n_0_[3] ;
  wire \product_reg_n_0_[40] ;
  wire \product_reg_n_0_[41] ;
  wire \product_reg_n_0_[42] ;
  wire \product_reg_n_0_[43] ;
  wire \product_reg_n_0_[44] ;
  wire \product_reg_n_0_[45] ;
  wire \product_reg_n_0_[46] ;
  wire \product_reg_n_0_[47] ;
  wire \product_reg_n_0_[48] ;
  wire \product_reg_n_0_[49] ;
  wire \product_reg_n_0_[4] ;
  wire \product_reg_n_0_[5] ;
  wire \product_reg_n_0_[6] ;
  wire \product_reg_n_0_[7] ;
  wire \product_reg_n_0_[8] ;
  wire \product_reg_n_0_[9] ;
  wire \result_reg[31] ;
  wire \result_reg[31]_0 ;
  wire round_bit;
  wire round_bit_i_1__1_n_0;
  wire round_bit_i_3__0_n_0;
  wire round_bit_reg_n_0;
  wire s_input_a_ack_i_1__1_n_0;
  wire s_input_b_ack_i_1__1_n_0;
  wire \s_output_z_reg[0]_0 ;
  wire \s_output_z_reg[10]_0 ;
  wire \s_output_z_reg[11]_0 ;
  wire \s_output_z_reg[12]_0 ;
  wire \s_output_z_reg[13]_0 ;
  wire \s_output_z_reg[14]_0 ;
  wire \s_output_z_reg[15]_0 ;
  wire \s_output_z_reg[16]_0 ;
  wire \s_output_z_reg[17]_0 ;
  wire \s_output_z_reg[18]_0 ;
  wire \s_output_z_reg[19]_0 ;
  wire \s_output_z_reg[1]_0 ;
  wire \s_output_z_reg[20]_0 ;
  wire \s_output_z_reg[21]_0 ;
  wire \s_output_z_reg[22]_0 ;
  wire \s_output_z_reg[23]_0 ;
  wire \s_output_z_reg[24]_0 ;
  wire \s_output_z_reg[25]_0 ;
  wire \s_output_z_reg[26]_0 ;
  wire \s_output_z_reg[27]_0 ;
  wire \s_output_z_reg[28]_0 ;
  wire \s_output_z_reg[29]_0 ;
  wire \s_output_z_reg[2]_0 ;
  wire \s_output_z_reg[30]_0 ;
  wire \s_output_z_reg[31]_0 ;
  wire \s_output_z_reg[3]_0 ;
  wire \s_output_z_reg[4]_0 ;
  wire \s_output_z_reg[5]_0 ;
  wire \s_output_z_reg[6]_0 ;
  wire \s_output_z_reg[7]_0 ;
  wire \s_output_z_reg[8]_0 ;
  wire \s_output_z_reg[9]_0 ;
  wire s_output_z_stb;
  wire s_output_z_stb_i_1__1_n_0;
  wire s_output_z_stb_reg_0;
  wire state211_in;
  wire state213_in;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[3]_i_10_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[3]_i_3__0_n_0 ;
  wire \state[3]_i_4_n_0 ;
  wire \state[3]_i_5_n_0 ;
  wire \state[3]_i_6_n_0 ;
  wire \state[3]_i_7_n_0 ;
  wire \state[3]_i_8_n_0 ;
  wire \state[3]_i_9_n_0 ;
  wire \state_reg[3]_0 ;
  wire \state_reg[3]_1 ;
  wire \state_reg[3]_10 ;
  wire \state_reg[3]_11 ;
  wire \state_reg[3]_2 ;
  wire \state_reg[3]_3 ;
  wire \state_reg[3]_4 ;
  wire \state_reg[3]_5 ;
  wire \state_reg[3]_6 ;
  wire \state_reg[3]_7 ;
  wire \state_reg[3]_8 ;
  wire \state_reg[3]_9 ;
  wire \state_reg[4] ;
  wire [3:0]state_reg__0;
  wire sticky;
  wire sticky_i_1__1_n_0;
  wire sticky_i_2__1_n_0;
  wire sticky_i_4__0_n_0;
  wire sticky_i_5__0_n_0;
  wire sticky_i_6__0_n_0;
  wire sticky_i_7__0_n_0;
  wire sticky_reg_n_0;
  wire \timer_clock_reg[31] ;
  wire z29_in;
  wire \z[0]_i_1__2_n_0 ;
  wire \z[10]_i_1__2_n_0 ;
  wire \z[11]_i_1__2_n_0 ;
  wire \z[12]_i_1__2_n_0 ;
  wire \z[13]_i_1__2_n_0 ;
  wire \z[14]_i_1__2_n_0 ;
  wire \z[15]_i_1__2_n_0 ;
  wire \z[16]_i_1__2_n_0 ;
  wire \z[17]_i_1__2_n_0 ;
  wire \z[18]_i_1__2_n_0 ;
  wire \z[19]_i_1__2_n_0 ;
  wire \z[1]_i_1__2_n_0 ;
  wire \z[20]_i_1__2_n_0 ;
  wire \z[21]_i_1__2_n_0 ;
  wire \z[22]_i_1__1_n_0 ;
  wire \z[23]_i_1__2_n_0 ;
  wire \z[24]_i_1__2_n_0 ;
  wire \z[25]_i_1__3_n_0 ;
  wire \z[26]_i_1__3_n_0 ;
  wire \z[27]_i_1__3_n_0 ;
  wire \z[27]_i_2__1_n_0 ;
  wire \z[28]_i_1__3_n_0 ;
  wire \z[28]_i_2__0_n_0 ;
  wire \z[29]_i_1__3_n_0 ;
  wire \z[29]_i_4__0_n_0 ;
  wire \z[29]_i_5__0_n_0 ;
  wire \z[29]_i_6__0_n_0 ;
  wire \z[2]_i_1__2_n_0 ;
  wire \z[30]_i_1__3_n_0 ;
  wire \z[30]_i_2__3_n_0 ;
  wire \z[30]_i_3__0_n_0 ;
  wire \z[30]_i_4__1_n_0 ;
  wire \z[30]_i_5__0_n_0 ;
  wire \z[30]_i_6__0_n_0 ;
  wire \z[30]_i_7__1_n_0 ;
  wire \z[30]_i_8__2_n_0 ;
  wire \z[30]_i_9_n_0 ;
  wire \z[31]_i_10_n_0 ;
  wire \z[31]_i_11_n_0 ;
  wire \z[31]_i_12_n_0 ;
  wire \z[31]_i_13_n_0 ;
  wire \z[31]_i_15_n_0 ;
  wire \z[31]_i_16_n_0 ;
  wire \z[31]_i_17_n_0 ;
  wire \z[31]_i_18_n_0 ;
  wire \z[31]_i_1__3_n_0 ;
  wire \z[31]_i_20_n_0 ;
  wire \z[31]_i_21_n_0 ;
  wire \z[31]_i_22_n_0 ;
  wire \z[31]_i_23_n_0 ;
  wire \z[31]_i_24_n_0 ;
  wire \z[31]_i_26_n_0 ;
  wire \z[31]_i_27_n_0 ;
  wire \z[31]_i_28_n_0 ;
  wire \z[31]_i_2__1_n_0 ;
  wire \z[31]_i_3__0_n_0 ;
  wire \z[31]_i_4__1_n_0 ;
  wire \z[31]_i_5_n_0 ;
  wire \z[31]_i_6_n_0 ;
  wire \z[31]_i_7_n_0 ;
  wire \z[31]_i_9_n_0 ;
  wire \z[3]_i_1__2_n_0 ;
  wire \z[4]_i_1__2_n_0 ;
  wire \z[5]_i_1__2_n_0 ;
  wire \z[6]_i_1__2_n_0 ;
  wire \z[7]_i_1__2_n_0 ;
  wire \z[8]_i_1__2_n_0 ;
  wire \z[9]_i_1__2_n_0 ;
  wire [9:0]z_e0_in;
  wire \z_e[3]_i_10__0_n_0 ;
  wire \z_e[3]_i_2_n_0 ;
  wire \z_e[3]_i_3__0_n_0 ;
  wire \z_e[3]_i_4__0_n_0 ;
  wire \z_e[3]_i_5_n_0 ;
  wire \z_e[3]_i_6_n_0 ;
  wire \z_e[3]_i_7_n_0 ;
  wire \z_e[3]_i_8_n_0 ;
  wire \z_e[3]_i_9_n_0 ;
  wire \z_e[7]_i_2_n_0 ;
  wire \z_e[7]_i_3_n_0 ;
  wire \z_e[7]_i_4_n_0 ;
  wire \z_e[7]_i_5_n_0 ;
  wire \z_e[7]_i_6_n_0 ;
  wire \z_e[7]_i_7_n_0 ;
  wire \z_e[7]_i_8_n_0 ;
  wire \z_e[7]_i_9_n_0 ;
  wire \z_e[9]_i_10__1_n_0 ;
  wire \z_e[9]_i_11__1_n_0 ;
  wire \z_e[9]_i_12__1_n_0 ;
  wire \z_e[9]_i_1__0_n_0 ;
  wire \z_e[9]_i_3__1_n_0 ;
  wire \z_e[9]_i_4__1_n_0 ;
  wire \z_e[9]_i_5_n_0 ;
  wire \z_e[9]_i_6_n_0 ;
  wire \z_e[9]_i_7_n_0 ;
  wire \z_e[9]_i_8_n_0 ;
  wire \z_e[9]_i_9__1_n_0 ;
  wire \z_e_reg[3]_i_1_n_0 ;
  wire \z_e_reg[7]_i_1_n_0 ;
  wire \z_e_reg_n_0_[0] ;
  wire \z_e_reg_n_0_[1] ;
  wire \z_e_reg_n_0_[2] ;
  wire \z_e_reg_n_0_[3] ;
  wire \z_e_reg_n_0_[4] ;
  wire \z_e_reg_n_0_[5] ;
  wire \z_e_reg_n_0_[6] ;
  wire \z_e_reg_n_0_[7] ;
  wire \z_e_reg_n_0_[8] ;
  wire \z_e_reg_n_0_[9] ;
  wire \z_m[0]_i_1__1_n_0 ;
  wire \z_m[0]_i_2__0_n_0 ;
  wire \z_m[10]_i_1__1_n_0 ;
  wire \z_m[10]_i_2__0_n_0 ;
  wire \z_m[11]_i_1__1_n_0 ;
  wire \z_m[11]_i_2__0_n_0 ;
  wire \z_m[12]_i_1__1_n_0 ;
  wire \z_m[12]_i_3__0_n_0 ;
  wire \z_m[13]_i_1__1_n_0 ;
  wire \z_m[13]_i_2__0_n_0 ;
  wire \z_m[14]_i_1__1_n_0 ;
  wire \z_m[14]_i_2__0_n_0 ;
  wire \z_m[15]_i_1__1_n_0 ;
  wire \z_m[15]_i_2__0_n_0 ;
  wire \z_m[16]_i_1__1_n_0 ;
  wire \z_m[16]_i_3__0_n_0 ;
  wire \z_m[17]_i_1__1_n_0 ;
  wire \z_m[17]_i_2__0_n_0 ;
  wire \z_m[18]_i_1__1_n_0 ;
  wire \z_m[18]_i_2__0_n_0 ;
  wire \z_m[19]_i_1__1_n_0 ;
  wire \z_m[19]_i_2__0_n_0 ;
  wire \z_m[1]_i_1__1_n_0 ;
  wire \z_m[1]_i_2__0_n_0 ;
  wire \z_m[20]_i_1__1_n_0 ;
  wire \z_m[20]_i_3__0_n_0 ;
  wire \z_m[21]_i_1__1_n_0 ;
  wire \z_m[21]_i_2__0_n_0 ;
  wire \z_m[22]_i_1__1_n_0 ;
  wire \z_m[22]_i_2__1_n_0 ;
  wire \z_m[23]_i_1__1_n_0 ;
  wire \z_m[23]_i_2__1_n_0 ;
  wire \z_m[23]_i_3__0_n_0 ;
  wire \z_m[2]_i_1__1_n_0 ;
  wire \z_m[2]_i_2__0_n_0 ;
  wire \z_m[3]_i_1__1_n_0 ;
  wire \z_m[3]_i_2__0_n_0 ;
  wire \z_m[4]_i_1__1_n_0 ;
  wire \z_m[4]_i_3__0_n_0 ;
  wire \z_m[5]_i_1__1_n_0 ;
  wire \z_m[5]_i_2__0_n_0 ;
  wire \z_m[6]_i_1__1_n_0 ;
  wire \z_m[6]_i_2__0_n_0 ;
  wire \z_m[7]_i_1__1_n_0 ;
  wire \z_m[7]_i_2__0_n_0 ;
  wire \z_m[8]_i_1__1_n_0 ;
  wire \z_m[8]_i_3__0_n_0 ;
  wire \z_m[9]_i_1__1_n_0 ;
  wire \z_m[9]_i_2__0_n_0 ;
  wire \z_m_reg[12]_i_2__1_n_0 ;
  wire \z_m_reg[12]_i_2__1_n_4 ;
  wire \z_m_reg[12]_i_2__1_n_5 ;
  wire \z_m_reg[12]_i_2__1_n_6 ;
  wire \z_m_reg[12]_i_2__1_n_7 ;
  wire \z_m_reg[16]_i_2__1_n_0 ;
  wire \z_m_reg[16]_i_2__1_n_4 ;
  wire \z_m_reg[16]_i_2__1_n_5 ;
  wire \z_m_reg[16]_i_2__1_n_6 ;
  wire \z_m_reg[16]_i_2__1_n_7 ;
  wire \z_m_reg[20]_i_2__1_n_0 ;
  wire \z_m_reg[20]_i_2__1_n_4 ;
  wire \z_m_reg[20]_i_2__1_n_5 ;
  wire \z_m_reg[20]_i_2__1_n_6 ;
  wire \z_m_reg[20]_i_2__1_n_7 ;
  wire \z_m_reg[23]_i_4_n_5 ;
  wire \z_m_reg[23]_i_4_n_6 ;
  wire \z_m_reg[23]_i_4_n_7 ;
  wire \z_m_reg[4]_i_2__1_n_0 ;
  wire \z_m_reg[4]_i_2__1_n_4 ;
  wire \z_m_reg[4]_i_2__1_n_5 ;
  wire \z_m_reg[4]_i_2__1_n_6 ;
  wire \z_m_reg[4]_i_2__1_n_7 ;
  wire \z_m_reg[8]_i_2__1_n_0 ;
  wire \z_m_reg[8]_i_2__1_n_4 ;
  wire \z_m_reg[8]_i_2__1_n_5 ;
  wire \z_m_reg[8]_i_2__1_n_6 ;
  wire \z_m_reg[8]_i_2__1_n_7 ;
  wire \z_m_reg_n_0_[10] ;
  wire \z_m_reg_n_0_[11] ;
  wire \z_m_reg_n_0_[12] ;
  wire \z_m_reg_n_0_[13] ;
  wire \z_m_reg_n_0_[14] ;
  wire \z_m_reg_n_0_[15] ;
  wire \z_m_reg_n_0_[16] ;
  wire \z_m_reg_n_0_[17] ;
  wire \z_m_reg_n_0_[18] ;
  wire \z_m_reg_n_0_[19] ;
  wire \z_m_reg_n_0_[1] ;
  wire \z_m_reg_n_0_[20] ;
  wire \z_m_reg_n_0_[21] ;
  wire \z_m_reg_n_0_[22] ;
  wire \z_m_reg_n_0_[23] ;
  wire \z_m_reg_n_0_[2] ;
  wire \z_m_reg_n_0_[3] ;
  wire \z_m_reg_n_0_[4] ;
  wire \z_m_reg_n_0_[5] ;
  wire \z_m_reg_n_0_[6] ;
  wire \z_m_reg_n_0_[7] ;
  wire \z_m_reg_n_0_[8] ;
  wire \z_m_reg_n_0_[9] ;
  wire \z_reg_n_0_[0] ;
  wire \z_reg_n_0_[10] ;
  wire \z_reg_n_0_[11] ;
  wire \z_reg_n_0_[12] ;
  wire \z_reg_n_0_[13] ;
  wire \z_reg_n_0_[14] ;
  wire \z_reg_n_0_[15] ;
  wire \z_reg_n_0_[16] ;
  wire \z_reg_n_0_[17] ;
  wire \z_reg_n_0_[18] ;
  wire \z_reg_n_0_[19] ;
  wire \z_reg_n_0_[1] ;
  wire \z_reg_n_0_[20] ;
  wire \z_reg_n_0_[21] ;
  wire \z_reg_n_0_[22] ;
  wire \z_reg_n_0_[23] ;
  wire \z_reg_n_0_[24] ;
  wire \z_reg_n_0_[25] ;
  wire \z_reg_n_0_[26] ;
  wire \z_reg_n_0_[27] ;
  wire \z_reg_n_0_[28] ;
  wire \z_reg_n_0_[29] ;
  wire \z_reg_n_0_[2] ;
  wire \z_reg_n_0_[30] ;
  wire \z_reg_n_0_[31] ;
  wire \z_reg_n_0_[3] ;
  wire \z_reg_n_0_[4] ;
  wire \z_reg_n_0_[5] ;
  wire \z_reg_n_0_[6] ;
  wire \z_reg_n_0_[7] ;
  wire \z_reg_n_0_[8] ;
  wire \z_reg_n_0_[9] ;
  wire z_s;
  wire z_s_i_1__1_n_0;
  wire z_s_reg_n_0;
  wire NLW_product1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product1_OVERFLOW_UNCONNECTED;
  wire NLW_product1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product1_PATTERNDETECT_UNCONNECTED;
  wire NLW_product1_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_product1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product1_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_product1_P_UNCONNECTED;
  wire NLW_product1__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product1__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product1__0_OVERFLOW_UNCONNECTED;
  wire NLW_product1__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product1__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_product1__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product1__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product1__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product1__0_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_product1__0_P_UNCONNECTED;
  wire [47:0]NLW_product1__0_PCOUT_UNCONNECTED;
  wire [2:0]\NLW_z_e_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_e_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_e_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_z_e_reg[9]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[12]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[16]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[20]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_m_reg[23]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_z_m_reg[23]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[4]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_m_reg[8]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_reg[29]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_reg[31]_i_14_O_UNCONNECTED ;
  wire [2:0]\NLW_z_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_z_reg[31]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \a[31]_i_1__3 
       (.I0(state_reg__0[2]),
        .I1(state_reg__0[1]),
        .I2(state_reg__0[3]),
        .I3(state_reg__0[0]),
        .I4(multiplier_a_stb_reg),
        .I5(\a_reg[31]_0 ),
        .O(\a[31]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \a_e[0]_i_1__1 
       (.I0(a[23]),
        .I1(\a_e_reg_n_0_[0] ),
        .I2(state_reg__0[1]),
        .O(\a_e[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h09F9F909)) 
    \a_e[1]_i_1__2 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(state_reg__0[1]),
        .I3(a[23]),
        .I4(a[24]),
        .O(\a_e[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h99999999F0F0F00F)) 
    \a_e[2]_i_1__1 
       (.I0(\a_e[2]_i_2__1_n_0 ),
        .I1(a[25]),
        .I2(\a_e_reg_n_0_[2] ),
        .I3(\a_e_reg_n_0_[1] ),
        .I4(\a_e_reg_n_0_[0] ),
        .I5(state_reg__0[1]),
        .O(\a_e[2]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \a_e[2]_i_2__1 
       (.I0(a[23]),
        .I1(a[24]),
        .O(\a_e[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h9999F00F)) 
    \a_e[3]_i_1__1 
       (.I0(\a_e[3]_i_2__1_n_0 ),
        .I1(a[26]),
        .I2(\a_e[3]_i_3__0_n_0 ),
        .I3(\a_e_reg_n_0_[3] ),
        .I4(state_reg__0[1]),
        .O(\a_e[3]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \a_e[3]_i_2__1 
       (.I0(a[24]),
        .I1(a[23]),
        .I2(a[25]),
        .O(\a_e[3]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \a_e[3]_i_3__0 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(\a_e_reg_n_0_[2] ),
        .O(\a_e[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h9999F00F)) 
    \a_e[4]_i_1__1 
       (.I0(\a_e[4]_i_2__1_n_0 ),
        .I1(a[27]),
        .I2(\a_e[5]_i_3__1_n_0 ),
        .I3(\a_e_reg_n_0_[4] ),
        .I4(state_reg__0[1]),
        .O(\a_e[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \a_e[4]_i_2__1 
       (.I0(a[25]),
        .I1(a[23]),
        .I2(a[24]),
        .I3(a[26]),
        .O(\a_e[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h99999999F0F0F00F)) 
    \a_e[5]_i_1__1 
       (.I0(\a_e[5]_i_2__0_n_0 ),
        .I1(a[28]),
        .I2(\a_e_reg_n_0_[5] ),
        .I3(\a_e[5]_i_3__1_n_0 ),
        .I4(\a_e_reg_n_0_[4] ),
        .I5(state_reg__0[1]),
        .O(\a_e[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \a_e[5]_i_2__0 
       (.I0(a[26]),
        .I1(a[24]),
        .I2(a[23]),
        .I3(a[25]),
        .I4(a[27]),
        .O(\a_e[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \a_e[5]_i_3__1 
       (.I0(\a_e_reg_n_0_[3] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[1] ),
        .I3(\a_e_reg_n_0_[0] ),
        .O(\a_e[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000003100000)) 
    \a_e[6]_i_1__2 
       (.I0(\a_m_reg_n_0_[23] ),
        .I1(state_reg__0[3]),
        .I2(state_reg__0[2]),
        .I3(state_reg__0[1]),
        .I4(state_reg__0[0]),
        .I5(\a_e[6]_i_4_n_0 ),
        .O(\a_e[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000007000000770)) 
    \a_e[6]_i_2__2 
       (.I0(state_reg__0[0]),
        .I1(\a_e[6]_i_4_n_0 ),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[2]),
        .I4(state_reg__0[3]),
        .I5(\a_m_reg_n_0_[23] ),
        .O(\a_e[6]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h99990FF0)) 
    \a_e[6]_i_3 
       (.I0(\a_e[6]_i_5_n_0 ),
        .I1(a[29]),
        .I2(\a_e_reg_n_0_[6] ),
        .I3(\a_e[6]_i_6_n_0 ),
        .I4(state_reg__0[1]),
        .O(\a_e[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \a_e[6]_i_4 
       (.I0(\z[31]_i_3__0_n_0 ),
        .I1(\z[31]_i_4__1_n_0 ),
        .I2(\a_e[6]_i_7_n_0 ),
        .I3(state_reg__0[1]),
        .I4(\z[30]_i_3__0_n_0 ),
        .I5(\z[31]_i_7_n_0 ),
        .O(\a_e[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \a_e[6]_i_5 
       (.I0(a[27]),
        .I1(a[25]),
        .I2(a[23]),
        .I3(a[24]),
        .I4(a[26]),
        .I5(a[28]),
        .O(\a_e[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \a_e[6]_i_6 
       (.I0(\a_e_reg_n_0_[5] ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(\a_e_reg_n_0_[3] ),
        .I3(\a_e_reg_n_0_[2] ),
        .I4(\a_e_reg_n_0_[1] ),
        .I5(\a_e_reg_n_0_[0] ),
        .O(\a_e[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \a_e[6]_i_7 
       (.I0(\a_e_reg_n_0_[9] ),
        .I1(\a_e_reg_n_0_[1] ),
        .I2(\a_e_reg_n_0_[2] ),
        .I3(\a_e_reg_n_0_[0] ),
        .I4(\a_e[6]_i_8_n_0 ),
        .I5(\a_e[6]_i_9_n_0 ),
        .O(\a_e[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \a_e[6]_i_8 
       (.I0(\a_e_reg_n_0_[3] ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(\a_e_reg_n_0_[5] ),
        .O(\a_e[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \a_e[6]_i_9 
       (.I0(\a_e_reg_n_0_[6] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e_reg_n_0_[7] ),
        .O(\a_e[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0606F606F6F606F6)) 
    \a_e[7]_i_1__2 
       (.I0(\a_e_reg_n_0_[7] ),
        .I1(\a_e[9]_i_2__1_n_0 ),
        .I2(state_reg__0[1]),
        .I3(a[29]),
        .I4(\a_e[6]_i_5_n_0 ),
        .I5(a[30]),
        .O(\a_e[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h06060606F6F606F6)) 
    \a_e[8]_i_1__2 
       (.I0(\a_e_reg_n_0_[8] ),
        .I1(\a_e[8]_i_2__0_n_0 ),
        .I2(state_reg__0[1]),
        .I3(a[29]),
        .I4(\a_e[6]_i_5_n_0 ),
        .I5(a[30]),
        .O(\a_e[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \a_e[8]_i_2__0 
       (.I0(\a_e_reg_n_0_[6] ),
        .I1(\a_e_reg_n_0_[5] ),
        .I2(\a_e_reg_n_0_[4] ),
        .I3(\a_e_reg_n_0_[3] ),
        .I4(\a_e[3]_i_3__0_n_0 ),
        .I5(\a_e_reg_n_0_[7] ),
        .O(\a_e[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h44444144FFFFFFFF)) 
    \a_e[9]_i_1__1 
       (.I0(state_reg__0[1]),
        .I1(\a_e_reg_n_0_[9] ),
        .I2(\a_e_reg_n_0_[8] ),
        .I3(\a_e[9]_i_2__1_n_0 ),
        .I4(\a_e_reg_n_0_[7] ),
        .I5(\a_e[9]_i_3__1_n_0 ),
        .O(\a_e[9]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \a_e[9]_i_2__1 
       (.I0(\a_e[3]_i_3__0_n_0 ),
        .I1(\a_e_reg_n_0_[3] ),
        .I2(\a_e_reg_n_0_[4] ),
        .I3(\a_e_reg_n_0_[5] ),
        .I4(\a_e_reg_n_0_[6] ),
        .O(\a_e[9]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \a_e[9]_i_3__1 
       (.I0(a[30]),
        .I1(\a_e[6]_i_5_n_0 ),
        .I2(a[29]),
        .I3(state_reg__0[1]),
        .O(\a_e[9]_i_3__1_n_0 ));
  FDRE \a_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[6]_i_2__2_n_0 ),
        .D(\a_e[0]_i_1__1_n_0 ),
        .Q(\a_e_reg_n_0_[0] ),
        .R(\a_e[6]_i_1__2_n_0 ));
  FDSE \a_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[6]_i_2__2_n_0 ),
        .D(\a_e[1]_i_1__2_n_0 ),
        .Q(\a_e_reg_n_0_[1] ),
        .S(\a_e[6]_i_1__2_n_0 ));
  FDRE \a_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[6]_i_2__2_n_0 ),
        .D(\a_e[2]_i_1__1_n_0 ),
        .Q(\a_e_reg_n_0_[2] ),
        .R(\a_e[6]_i_1__2_n_0 ));
  FDRE \a_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[6]_i_2__2_n_0 ),
        .D(\a_e[3]_i_1__1_n_0 ),
        .Q(\a_e_reg_n_0_[3] ),
        .R(\a_e[6]_i_1__2_n_0 ));
  FDRE \a_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[6]_i_2__2_n_0 ),
        .D(\a_e[4]_i_1__1_n_0 ),
        .Q(\a_e_reg_n_0_[4] ),
        .R(\a_e[6]_i_1__2_n_0 ));
  FDRE \a_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[6]_i_2__2_n_0 ),
        .D(\a_e[5]_i_1__1_n_0 ),
        .Q(\a_e_reg_n_0_[5] ),
        .R(\a_e[6]_i_1__2_n_0 ));
  FDRE \a_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[6]_i_2__2_n_0 ),
        .D(\a_e[6]_i_3_n_0 ),
        .Q(\a_e_reg_n_0_[6] ),
        .R(\a_e[6]_i_1__2_n_0 ));
  FDSE \a_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[6]_i_2__2_n_0 ),
        .D(\a_e[7]_i_1__2_n_0 ),
        .Q(\a_e_reg_n_0_[7] ),
        .S(\a_e[6]_i_1__2_n_0 ));
  FDSE \a_e_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[6]_i_2__2_n_0 ),
        .D(\a_e[8]_i_1__2_n_0 ),
        .Q(\a_e_reg_n_0_[8] ),
        .S(\a_e[6]_i_1__2_n_0 ));
  FDSE \a_e_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_e[6]_i_2__2_n_0 ),
        .D(\a_e[9]_i_1__1_n_0 ),
        .Q(\a_e_reg_n_0_[9] ),
        .S(\a_e[6]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a_m[0]_i_1__1 
       (.I0(\a_reg_n_0_[0] ),
        .I1(state_reg__0[2]),
        .O(\a_m[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[10]_i_1__1 
       (.I0(\a_reg_n_0_[10] ),
        .I1(\a_m_reg_n_0_[9] ),
        .I2(state_reg__0[1]),
        .O(\a_m[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[11]_i_1__1 
       (.I0(\a_reg_n_0_[11] ),
        .I1(\a_m_reg_n_0_[10] ),
        .I2(state_reg__0[1]),
        .O(\a_m[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[12]_i_1__1 
       (.I0(\a_reg_n_0_[12] ),
        .I1(\a_m_reg_n_0_[11] ),
        .I2(state_reg__0[1]),
        .O(\a_m[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[13]_i_1__1 
       (.I0(\a_reg_n_0_[13] ),
        .I1(\a_m_reg_n_0_[12] ),
        .I2(state_reg__0[1]),
        .O(\a_m[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[14]_i_1__1 
       (.I0(\a_reg_n_0_[14] ),
        .I1(\a_m_reg_n_0_[13] ),
        .I2(state_reg__0[1]),
        .O(\a_m[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[15]_i_1__1 
       (.I0(\a_reg_n_0_[15] ),
        .I1(\a_m_reg_n_0_[14] ),
        .I2(state_reg__0[1]),
        .O(\a_m[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[16]_i_1__1 
       (.I0(\a_reg_n_0_[16] ),
        .I1(\a_m_reg_n_0_[15] ),
        .I2(state_reg__0[1]),
        .O(\a_m[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[17]_i_1__1 
       (.I0(\a_reg_n_0_[17] ),
        .I1(\a_m_reg_n_0_[16] ),
        .I2(state_reg__0[1]),
        .O(\a_m[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[18]_i_1__1 
       (.I0(\a_reg_n_0_[18] ),
        .I1(\a_m_reg_n_0_[17] ),
        .I2(state_reg__0[1]),
        .O(\a_m[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[19]_i_1__1 
       (.I0(\a_reg_n_0_[19] ),
        .I1(\a_m_reg_n_0_[18] ),
        .I2(state_reg__0[1]),
        .O(\a_m[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[1]_i_1__1 
       (.I0(\a_reg_n_0_[1] ),
        .I1(\a_m_reg_n_0_[0] ),
        .I2(state_reg__0[1]),
        .O(\a_m[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[20]_i_1__1 
       (.I0(\a_reg_n_0_[20] ),
        .I1(\a_m_reg_n_0_[19] ),
        .I2(state_reg__0[1]),
        .O(\a_m[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[21]_i_1__1 
       (.I0(\a_reg_n_0_[21] ),
        .I1(\a_m_reg_n_0_[20] ),
        .I2(state_reg__0[1]),
        .O(\a_m[21]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h01010010)) 
    \a_m[22]_i_1__1 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[3]),
        .I2(state_reg__0[2]),
        .I3(\a_m_reg_n_0_[23] ),
        .I4(state_reg__0[1]),
        .O(\a_m[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[22]_i_2__0 
       (.I0(\a_reg_n_0_[22] ),
        .I1(\a_m_reg_n_0_[21] ),
        .I2(state_reg__0[1]),
        .O(\a_m[22]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \a_m[23]_i_1__1 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[2]),
        .I2(\a_m_reg_n_0_[22] ),
        .I3(\a_m[23]_i_2_n_0 ),
        .I4(\a_m_reg_n_0_[23] ),
        .O(\a_m[23]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF040004)) 
    \a_m[23]_i_2 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[2]),
        .I2(\a_m_reg_n_0_[23] ),
        .I3(state_reg__0[1]),
        .I4(\a_m[23]_i_3__0_n_0 ),
        .I5(state_reg__0[3]),
        .O(\a_m[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \a_m[23]_i_3__0 
       (.I0(state_reg__0[0]),
        .I1(\z[31]_i_4__1_n_0 ),
        .I2(\a_e[6]_i_7_n_0 ),
        .I3(\z[31]_i_5_n_0 ),
        .I4(\z[31]_i_3__0_n_0 ),
        .I5(state_reg__0[2]),
        .O(\a_m[23]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[2]_i_1__1 
       (.I0(\a_reg_n_0_[2] ),
        .I1(\a_m_reg_n_0_[1] ),
        .I2(state_reg__0[1]),
        .O(\a_m[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[3]_i_1__1 
       (.I0(\a_reg_n_0_[3] ),
        .I1(\a_m_reg_n_0_[2] ),
        .I2(state_reg__0[1]),
        .O(\a_m[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[4]_i_1__1 
       (.I0(\a_reg_n_0_[4] ),
        .I1(\a_m_reg_n_0_[3] ),
        .I2(state_reg__0[1]),
        .O(\a_m[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[5]_i_1__1 
       (.I0(\a_reg_n_0_[5] ),
        .I1(\a_m_reg_n_0_[4] ),
        .I2(state_reg__0[1]),
        .O(\a_m[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[6]_i_1__1 
       (.I0(\a_reg_n_0_[6] ),
        .I1(\a_m_reg_n_0_[5] ),
        .I2(state_reg__0[1]),
        .O(\a_m[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[7]_i_1__1 
       (.I0(\a_reg_n_0_[7] ),
        .I1(\a_m_reg_n_0_[6] ),
        .I2(state_reg__0[1]),
        .O(\a_m[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[8]_i_1__1 
       (.I0(\a_reg_n_0_[8] ),
        .I1(\a_m_reg_n_0_[7] ),
        .I2(state_reg__0[1]),
        .O(\a_m[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_m[9]_i_1__1 
       (.I0(\a_reg_n_0_[9] ),
        .I1(\a_m_reg_n_0_[8] ),
        .I2(state_reg__0[1]),
        .O(\a_m[9]_i_1__1_n_0 ));
  FDRE \a_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[0]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[10]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[11]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[12]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[13]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[14]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[15]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[16]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[17]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[18]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[19]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[1]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[20]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[21]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[22]_i_2__0_n_0 ),
        .Q(\a_m_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\a_m[23]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[2]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[3]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[4]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[5]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[6]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[7]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[8]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\a_m[22]_i_1__1_n_0 ),
        .D(\a_m[9]_i_1__1_n_0 ),
        .Q(\a_m_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \a_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [0]),
        .Q(\a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [10]),
        .Q(\a_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [11]),
        .Q(\a_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [12]),
        .Q(\a_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [13]),
        .Q(\a_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [14]),
        .Q(\a_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [15]),
        .Q(\a_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [16]),
        .Q(\a_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [17]),
        .Q(\a_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [18]),
        .Q(\a_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [19]),
        .Q(\a_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [1]),
        .Q(\a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [20]),
        .Q(\a_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [21]),
        .Q(\a_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [22]),
        .Q(\a_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [23]),
        .Q(a[23]),
        .R(1'b0));
  FDRE \a_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [24]),
        .Q(a[24]),
        .R(1'b0));
  FDRE \a_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [25]),
        .Q(a[25]),
        .R(1'b0));
  FDRE \a_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [26]),
        .Q(a[26]),
        .R(1'b0));
  FDRE \a_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [27]),
        .Q(a[27]),
        .R(1'b0));
  FDRE \a_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [28]),
        .Q(a[28]),
        .R(1'b0));
  FDRE \a_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [29]),
        .Q(a[29]),
        .R(1'b0));
  FDRE \a_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [2]),
        .Q(\a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [30]),
        .Q(a[30]),
        .R(1'b0));
  FDRE \a_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [31]),
        .Q(a[31]),
        .R(1'b0));
  FDRE \a_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [3]),
        .Q(\a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [4]),
        .Q(\a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [5]),
        .Q(\a_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [6]),
        .Q(\a_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [7]),
        .Q(\a_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [8]),
        .Q(\a_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\a[31]_i_1__3_n_0 ),
        .D(\multiplier_a_reg[31] [9]),
        .Q(\a_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    a_s_i_1__1
       (.I0(a[31]),
        .I1(state_reg__0[3]),
        .I2(state_reg__0[2]),
        .I3(state_reg__0[1]),
        .I4(state_reg__0[0]),
        .I5(a_s_reg_n_0),
        .O(a_s_i_1__1_n_0));
  FDRE a_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(a_s_i_1__1_n_0),
        .Q(a_s_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \b[31]_i_1__0 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[2]),
        .I2(\b_reg[0]_0 ),
        .I3(multiplier_b_stb_reg),
        .I4(state_reg__0[3]),
        .I5(state_reg__0[1]),
        .O(\b[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h202F)) 
    \b_e[0]_i_1__1 
       (.I0(state_reg__0[2]),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(state_reg__0[0]),
        .I3(\b_reg_n_0_[23] ),
        .O(\b_e[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE00BE00BEBE)) 
    \b_e[1]_i_1__1 
       (.I0(state_reg__0[0]),
        .I1(\b_reg_n_0_[23] ),
        .I2(\b_reg_n_0_[24] ),
        .I3(state_reg__0[1]),
        .I4(\b_e_reg_n_0_[0] ),
        .I5(\b_e_reg_n_0_[1] ),
        .O(\b_e[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \b_e[2]_i_1__1 
       (.I0(\b_e[2]_i_2__1_n_0 ),
        .I1(state_reg__0[0]),
        .I2(\b_reg_n_0_[24] ),
        .I3(\b_reg_n_0_[23] ),
        .I4(\b_reg_n_0_[25] ),
        .O(\b_e[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8882)) 
    \b_e[2]_i_2__1 
       (.I0(state_reg__0[2]),
        .I1(\b_e_reg_n_0_[2] ),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[0] ),
        .O(\b_e[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h82FF8200820082FF)) 
    \b_e[3]_i_1__1 
       (.I0(state_reg__0[2]),
        .I1(\b_e[3]_i_2__1_n_0 ),
        .I2(\b_e_reg_n_0_[3] ),
        .I3(state_reg__0[0]),
        .I4(\b_e[3]_i_3__0_n_0 ),
        .I5(\b_reg_n_0_[26] ),
        .O(\b_e[3]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \b_e[3]_i_2__1 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\b_e_reg_n_0_[1] ),
        .I2(\b_e_reg_n_0_[0] ),
        .O(\b_e[3]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \b_e[3]_i_3__0 
       (.I0(\b_reg_n_0_[24] ),
        .I1(\b_reg_n_0_[23] ),
        .I2(\b_reg_n_0_[25] ),
        .O(\b_e[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h82FF8200820082FF)) 
    \b_e[4]_i_1__1 
       (.I0(state_reg__0[2]),
        .I1(\b_e_reg_n_0_[4] ),
        .I2(\b_e[4]_i_2__1_n_0 ),
        .I3(state_reg__0[0]),
        .I4(\b_e[4]_i_3__1_n_0 ),
        .I5(\b_reg_n_0_[27] ),
        .O(\b_e[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \b_e[4]_i_2__1 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[2] ),
        .O(\b_e[4]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \b_e[4]_i_3__1 
       (.I0(\b_reg_n_0_[25] ),
        .I1(\b_reg_n_0_[23] ),
        .I2(\b_reg_n_0_[24] ),
        .I3(\b_reg_n_0_[26] ),
        .O(\b_e[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h28FF2800280028FF)) 
    \b_e[5]_i_1__1 
       (.I0(state_reg__0[2]),
        .I1(\b_e[5]_i_2__0_n_0 ),
        .I2(\b_e_reg_n_0_[5] ),
        .I3(state_reg__0[0]),
        .I4(\b_e[5]_i_3__1_n_0 ),
        .I5(\b_reg_n_0_[28] ),
        .O(\b_e[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \b_e[5]_i_2__0 
       (.I0(\b_e_reg_n_0_[4] ),
        .I1(\b_e_reg_n_0_[2] ),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(\b_e_reg_n_0_[0] ),
        .I4(\b_e_reg_n_0_[3] ),
        .O(\b_e[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \b_e[5]_i_3__1 
       (.I0(\b_reg_n_0_[26] ),
        .I1(\b_reg_n_0_[24] ),
        .I2(\b_reg_n_0_[23] ),
        .I3(\b_reg_n_0_[25] ),
        .I4(\b_reg_n_0_[27] ),
        .O(\b_e[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h28FF2800280028FF)) 
    \b_e[6]_i_1__1 
       (.I0(state_reg__0[2]),
        .I1(\b_e[8]_i_2_n_0 ),
        .I2(\b_e_reg_n_0_[6] ),
        .I3(state_reg__0[0]),
        .I4(\b_e[6]_i_2__1_n_0 ),
        .I5(\b_reg_n_0_[29] ),
        .O(\b_e[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \b_e[6]_i_2__1 
       (.I0(\b_reg_n_0_[27] ),
        .I1(\b_reg_n_0_[25] ),
        .I2(\b_reg_n_0_[23] ),
        .I3(\b_reg_n_0_[24] ),
        .I4(\b_reg_n_0_[26] ),
        .I5(\b_reg_n_0_[28] ),
        .O(\b_e[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hBE00BEBEBEBEBE00)) 
    \b_e[7]_i_1__1 
       (.I0(state_reg__0[0]),
        .I1(\b_e[7]_i_2__1_n_0 ),
        .I2(\b_reg_n_0_[30] ),
        .I3(state_reg__0[1]),
        .I4(\b_e_reg_n_0_[7] ),
        .I5(\b_e[7]_i_3__1_n_0 ),
        .O(\b_e[7]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \b_e[7]_i_2__1 
       (.I0(\b_e[6]_i_2__1_n_0 ),
        .I1(\b_reg_n_0_[29] ),
        .O(\b_e[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \b_e[7]_i_3__1 
       (.I0(\b_e[3]_i_2__1_n_0 ),
        .I1(\b_e_reg_n_0_[3] ),
        .I2(\b_e_reg_n_0_[4] ),
        .I3(\b_e_reg_n_0_[5] ),
        .I4(\b_e_reg_n_0_[6] ),
        .O(\b_e[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A88AA8A8)) 
    \b_e[8]_i_1__1 
       (.I0(\b_e[9]_i_4__0_n_0 ),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[8] ),
        .I3(\b_e_reg_n_0_[7] ),
        .I4(\b_e[8]_i_2_n_0 ),
        .I5(\b_e_reg_n_0_[6] ),
        .O(\b_e[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \b_e[8]_i_2 
       (.I0(\b_e_reg_n_0_[5] ),
        .I1(\b_e_reg_n_0_[4] ),
        .I2(\b_e_reg_n_0_[3] ),
        .I3(\b_e_reg_n_0_[0] ),
        .I4(\b_e_reg_n_0_[1] ),
        .I5(\b_e_reg_n_0_[2] ),
        .O(\b_e[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00080028)) 
    \b_e[9]_i_1__1 
       (.I0(\b_e[9]_i_3__1_n_0 ),
        .I1(state_reg__0[1]),
        .I2(state_reg__0[2]),
        .I3(state_reg__0[3]),
        .I4(\b_m_reg_n_0_[23] ),
        .O(\b_e[9]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA88AA8A8)) 
    \b_e[9]_i_2__1 
       (.I0(\b_e[9]_i_4__0_n_0 ),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[9] ),
        .I3(\b_e_reg_n_0_[8] ),
        .I4(\b_e[9]_i_5__1_n_0 ),
        .O(\b_e[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h55AA55AA55AA57AA)) 
    \b_e[9]_i_3__1 
       (.I0(state_reg__0[0]),
        .I1(\z[31]_i_4__1_n_0 ),
        .I2(\b_e[9]_i_6__1_n_0 ),
        .I3(state_reg__0[1]),
        .I4(\z[30]_i_4__1_n_0 ),
        .I5(\z[31]_i_3__0_n_0 ),
        .O(\b_e[9]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF45)) 
    \b_e[9]_i_4__0 
       (.I0(\b_reg_n_0_[30] ),
        .I1(\b_e[6]_i_2__1_n_0 ),
        .I2(\b_reg_n_0_[29] ),
        .I3(state_reg__0[0]),
        .O(\b_e[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \b_e[9]_i_5__1 
       (.I0(\b_e_reg_n_0_[6] ),
        .I1(\b_e_reg_n_0_[5] ),
        .I2(\b_e_reg_n_0_[4] ),
        .I3(\b_e_reg_n_0_[3] ),
        .I4(\b_e[3]_i_2__1_n_0 ),
        .I5(\b_e_reg_n_0_[7] ),
        .O(\b_e[9]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \b_e[9]_i_6__1 
       (.I0(\b_e[9]_i_7__0_n_0 ),
        .I1(\b_e_reg_n_0_[9] ),
        .I2(\b_e[9]_i_8__0_n_0 ),
        .I3(\b_e_reg_n_0_[7] ),
        .I4(\b_e_reg_n_0_[6] ),
        .I5(\b_e_reg_n_0_[8] ),
        .O(\b_e[9]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \b_e[9]_i_7__0 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e_reg_n_0_[4] ),
        .I2(\b_e_reg_n_0_[5] ),
        .O(\b_e[9]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \b_e[9]_i_8__0 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[1] ),
        .O(\b_e[9]_i_8__0_n_0 ));
  FDRE \b_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__1_n_0 ),
        .D(\b_e[0]_i_1__1_n_0 ),
        .Q(\b_e_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__1_n_0 ),
        .D(\b_e[1]_i_1__1_n_0 ),
        .Q(\b_e_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__1_n_0 ),
        .D(\b_e[2]_i_1__1_n_0 ),
        .Q(\b_e_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__1_n_0 ),
        .D(\b_e[3]_i_1__1_n_0 ),
        .Q(\b_e_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__1_n_0 ),
        .D(\b_e[4]_i_1__1_n_0 ),
        .Q(\b_e_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__1_n_0 ),
        .D(\b_e[5]_i_1__1_n_0 ),
        .Q(\b_e_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__1_n_0 ),
        .D(\b_e[6]_i_1__1_n_0 ),
        .Q(\b_e_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__1_n_0 ),
        .D(\b_e[7]_i_1__1_n_0 ),
        .Q(\b_e_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_e_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__1_n_0 ),
        .D(\b_e[8]_i_1__1_n_0 ),
        .Q(\b_e_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_e_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_e[9]_i_1__1_n_0 ),
        .D(\b_e[9]_i_2__1_n_0 ),
        .Q(\b_e_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \b_m[0]_i_1__1 
       (.I0(\b_reg_n_0_[0] ),
        .I1(state_reg__0[2]),
        .O(\b_m[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[10]_i_1__1 
       (.I0(\b_m_reg_n_0_[9] ),
        .I1(\b_reg_n_0_[10] ),
        .I2(state_reg__0[0]),
        .O(\b_m[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[11]_i_1__1 
       (.I0(\b_m_reg_n_0_[10] ),
        .I1(\b_reg_n_0_[11] ),
        .I2(state_reg__0[0]),
        .O(\b_m[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[12]_i_1__1 
       (.I0(\b_m_reg_n_0_[11] ),
        .I1(\b_reg_n_0_[12] ),
        .I2(state_reg__0[0]),
        .O(\b_m[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[13]_i_1__1 
       (.I0(\b_m_reg_n_0_[12] ),
        .I1(\b_reg_n_0_[13] ),
        .I2(state_reg__0[0]),
        .O(\b_m[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[14]_i_1__1 
       (.I0(\b_m_reg_n_0_[13] ),
        .I1(\b_reg_n_0_[14] ),
        .I2(state_reg__0[0]),
        .O(\b_m[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[15]_i_1__1 
       (.I0(\b_m_reg_n_0_[14] ),
        .I1(\b_reg_n_0_[15] ),
        .I2(state_reg__0[0]),
        .O(\b_m[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[16]_i_1__1 
       (.I0(\b_m_reg_n_0_[15] ),
        .I1(\b_reg_n_0_[16] ),
        .I2(state_reg__0[0]),
        .O(\b_m[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[17]_i_1__1 
       (.I0(\b_m_reg_n_0_[16] ),
        .I1(\b_reg_n_0_[17] ),
        .I2(state_reg__0[0]),
        .O(\b_m[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[18]_i_1__1 
       (.I0(\b_m_reg_n_0_[17] ),
        .I1(\b_reg_n_0_[18] ),
        .I2(state_reg__0[0]),
        .O(\b_m[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[19]_i_1__1 
       (.I0(\b_m_reg_n_0_[18] ),
        .I1(\b_reg_n_0_[19] ),
        .I2(state_reg__0[0]),
        .O(\b_m[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[1]_i_1__1 
       (.I0(\b_m_reg_n_0_[0] ),
        .I1(\b_reg_n_0_[1] ),
        .I2(state_reg__0[0]),
        .O(\b_m[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[20]_i_1__1 
       (.I0(\b_m_reg_n_0_[19] ),
        .I1(\b_reg_n_0_[20] ),
        .I2(state_reg__0[0]),
        .O(\b_m[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[21]_i_1__1 
       (.I0(\b_m_reg_n_0_[20] ),
        .I1(\b_reg_n_0_[21] ),
        .I2(state_reg__0[0]),
        .O(\b_m[21]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000242)) 
    \b_m[22]_i_1__1 
       (.I0(state_reg__0[1]),
        .I1(state_reg__0[0]),
        .I2(state_reg__0[2]),
        .I3(\b_m_reg_n_0_[23] ),
        .I4(state_reg__0[3]),
        .O(\b_m[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[22]_i_2__0 
       (.I0(\b_m_reg_n_0_[21] ),
        .I1(\b_reg_n_0_[22] ),
        .I2(state_reg__0[0]),
        .O(\b_m[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA8FF0000A800)) 
    \b_m[23]_i_1__1 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(\b_m_reg_n_0_[22] ),
        .I3(\b_m[23]_i_2__0_n_0 ),
        .I4(\b_m[23]_i_3__0_n_0 ),
        .I5(\b_m_reg_n_0_[23] ),
        .O(\b_m[23]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFFFFFF0000)) 
    \b_m[23]_i_2__0 
       (.I0(\z[31]_i_3__0_n_0 ),
        .I1(\b_e[9]_i_6__1_n_0 ),
        .I2(\z[31]_i_5_n_0 ),
        .I3(\z[31]_i_4__1_n_0 ),
        .I4(state_reg__0[1]),
        .I5(state_reg__0[0]),
        .O(\b_m[23]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFE3)) 
    \b_m[23]_i_3__0 
       (.I0(\b_m_reg_n_0_[23] ),
        .I1(state_reg__0[1]),
        .I2(state_reg__0[2]),
        .I3(state_reg__0[3]),
        .O(\b_m[23]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[2]_i_1__1 
       (.I0(\b_m_reg_n_0_[1] ),
        .I1(\b_reg_n_0_[2] ),
        .I2(state_reg__0[0]),
        .O(\b_m[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[3]_i_1__1 
       (.I0(\b_m_reg_n_0_[2] ),
        .I1(\b_reg_n_0_[3] ),
        .I2(state_reg__0[0]),
        .O(\b_m[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[4]_i_1__1 
       (.I0(\b_m_reg_n_0_[3] ),
        .I1(\b_reg_n_0_[4] ),
        .I2(state_reg__0[0]),
        .O(\b_m[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[5]_i_1__1 
       (.I0(\b_m_reg_n_0_[4] ),
        .I1(\b_reg_n_0_[5] ),
        .I2(state_reg__0[0]),
        .O(\b_m[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[6]_i_1__1 
       (.I0(\b_m_reg_n_0_[5] ),
        .I1(\b_reg_n_0_[6] ),
        .I2(state_reg__0[0]),
        .O(\b_m[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[7]_i_1__1 
       (.I0(\b_m_reg_n_0_[6] ),
        .I1(\b_reg_n_0_[7] ),
        .I2(state_reg__0[0]),
        .O(\b_m[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[8]_i_1__1 
       (.I0(\b_m_reg_n_0_[7] ),
        .I1(\b_reg_n_0_[8] ),
        .I2(state_reg__0[0]),
        .O(\b_m[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_m[9]_i_1__1 
       (.I0(\b_m_reg_n_0_[8] ),
        .I1(\b_reg_n_0_[9] ),
        .I2(state_reg__0[0]),
        .O(\b_m[9]_i_1__1_n_0 ));
  FDRE \b_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[0]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[10]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[11]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[12]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[13]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[14]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[15]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[16]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[17]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[18]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[19]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[1]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[20]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[21]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[22]_i_2__0_n_0 ),
        .Q(\b_m_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\b_m[23]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[2]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[3]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[4]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[5]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[6]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[7]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[8]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\b_m[22]_i_1__1_n_0 ),
        .D(\b_m[9]_i_1__1_n_0 ),
        .Q(\b_m_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [0]),
        .Q(\b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [10]),
        .Q(\b_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [11]),
        .Q(\b_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [12]),
        .Q(\b_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [13]),
        .Q(\b_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [14]),
        .Q(\b_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [15]),
        .Q(\b_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [16]),
        .Q(\b_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [17]),
        .Q(\b_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [18]),
        .Q(\b_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [19]),
        .Q(\b_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [1]),
        .Q(\b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [20]),
        .Q(\b_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [21]),
        .Q(\b_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [22]),
        .Q(\b_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [23]),
        .Q(\b_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [24]),
        .Q(\b_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [25]),
        .Q(\b_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [26]),
        .Q(\b_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [27]),
        .Q(\b_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [28]),
        .Q(\b_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [29]),
        .Q(\b_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [2]),
        .Q(\b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [30]),
        .Q(\b_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [31]),
        .Q(p_0_in__0),
        .R(1'b0));
  FDRE \b_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [3]),
        .Q(\b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [4]),
        .Q(\b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [5]),
        .Q(\b_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [6]),
        .Q(\b_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [7]),
        .Q(\b_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [8]),
        .Q(\b_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\b[31]_i_1__0_n_0 ),
        .D(\multiplier_b_reg[31] [9]),
        .Q(\b_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    b_s_i_1__1
       (.I0(p_0_in__0),
        .I1(state_reg__0[3]),
        .I2(state_reg__0[2]),
        .I3(state_reg__0[1]),
        .I4(state_reg__0[0]),
        .I5(b_s),
        .O(b_s_i_1__1_n_0));
  FDRE b_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(b_s_i_1__1_n_0),
        .Q(b_s),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    guard_i_1__1
       (.I0(guard),
        .I1(round_bit_i_3__0_n_0),
        .I2(p_0_out[0]),
        .O(guard_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    guard_i_2__1
       (.I0(p_0_out[1]),
        .I1(state_reg__0[0]),
        .I2(round_bit_reg_n_0),
        .I3(state_reg__0[3]),
        .I4(data0),
        .O(guard));
  FDRE guard_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(guard_i_1__1_n_0),
        .Q(p_0_out[0]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_m_reg_n_0_[23] ,\b_m_reg_n_0_[22] ,\b_m_reg_n_0_[21] ,\b_m_reg_n_0_[20] ,\b_m_reg_n_0_[19] ,\b_m_reg_n_0_[18] ,\b_m_reg_n_0_[17] ,\b_m_reg_n_0_[16] ,\b_m_reg_n_0_[15] ,\b_m_reg_n_0_[14] ,\b_m_reg_n_0_[13] ,\b_m_reg_n_0_[12] ,\b_m_reg_n_0_[11] ,\b_m_reg_n_0_[10] ,\b_m_reg_n_0_[9] ,\b_m_reg_n_0_[8] ,\b_m_reg_n_0_[7] ,\b_m_reg_n_0_[6] ,\b_m_reg_n_0_[5] ,\b_m_reg_n_0_[4] ,\b_m_reg_n_0_[3] ,\b_m_reg_n_0_[2] ,\b_m_reg_n_0_[1] ,\b_m_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({product1_n_24,product1_n_25,product1_n_26,product1_n_27,product1_n_28,product1_n_29,product1_n_30,product1_n_31,product1_n_32,product1_n_33,product1_n_34,product1_n_35,product1_n_36,product1_n_37,product1_n_38,product1_n_39,product1_n_40,product1_n_41,product1_n_42,product1_n_43,product1_n_44,product1_n_45,product1_n_46,product1_n_47,product1_n_48,product1_n_49,product1_n_50,product1_n_51,product1_n_52,product1_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_m_reg_n_0_[16] ,\a_m_reg_n_0_[15] ,\a_m_reg_n_0_[14] ,\a_m_reg_n_0_[13] ,\a_m_reg_n_0_[12] ,\a_m_reg_n_0_[11] ,\a_m_reg_n_0_[10] ,\a_m_reg_n_0_[9] ,\a_m_reg_n_0_[8] ,\a_m_reg_n_0_[7] ,\a_m_reg_n_0_[6] ,\a_m_reg_n_0_[5] ,\a_m_reg_n_0_[4] ,\a_m_reg_n_0_[3] ,\a_m_reg_n_0_[2] ,\a_m_reg_n_0_[1] ,\a_m_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product1_OVERFLOW_UNCONNECTED),
        .P({NLW_product1_P_UNCONNECTED[47:17],product1_n_89,product1_n_90,product1_n_91,product1_n_92,product1_n_93,product1_n_94,product1_n_95,product1_n_96,product1_n_97,product1_n_98,product1_n_99,product1_n_100,product1_n_101,product1_n_102,product1_n_103,product1_n_104,product1_n_105}),
        .PATTERNBDETECT(NLW_product1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product1_n_106,product1_n_107,product1_n_108,product1_n_109,product1_n_110,product1_n_111,product1_n_112,product1_n_113,product1_n_114,product1_n_115,product1_n_116,product1_n_117,product1_n_118,product1_n_119,product1_n_120,product1_n_121,product1_n_122,product1_n_123,product1_n_124,product1_n_125,product1_n_126,product1_n_127,product1_n_128,product1_n_129,product1_n_130,product1_n_131,product1_n_132,product1_n_133,product1_n_134,product1_n_135,product1_n_136,product1_n_137,product1_n_138,product1_n_139,product1_n_140,product1_n_141,product1_n_142,product1_n_143,product1_n_144,product1_n_145,product1_n_146,product1_n_147,product1_n_148,product1_n_149,product1_n_150,product1_n_151,product1_n_152,product1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product1__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({product1_n_24,product1_n_25,product1_n_26,product1_n_27,product1_n_28,product1_n_29,product1_n_30,product1_n_31,product1_n_32,product1_n_33,product1_n_34,product1_n_35,product1_n_36,product1_n_37,product1_n_38,product1_n_39,product1_n_40,product1_n_41,product1_n_42,product1_n_43,product1_n_44,product1_n_45,product1_n_46,product1_n_47,product1_n_48,product1_n_49,product1_n_50,product1_n_51,product1_n_52,product1_n_53}),
        .ACOUT(NLW_product1__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\a_m_reg_n_0_[23] ,\a_m_reg_n_0_[22] ,\a_m_reg_n_0_[21] ,\a_m_reg_n_0_[20] ,\a_m_reg_n_0_[19] ,\a_m_reg_n_0_[18] ,\a_m_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product1__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product1__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product1__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product1__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product1__0_OVERFLOW_UNCONNECTED),
        .P({NLW_product1__0_P_UNCONNECTED[47:31],product1__0_n_75,product1__0_n_76,product1__0_n_77,product1__0_n_78,product1__0_n_79,product1__0_n_80,product1__0_n_81,product1__0_n_82,product1__0_n_83,product1__0_n_84,product1__0_n_85,product1__0_n_86,product1__0_n_87,product1__0_n_88,product1__0_n_89,product1__0_n_90,product1__0_n_91,product1__0_n_92,product1__0_n_93,product1__0_n_94,product1__0_n_95,product1__0_n_96,product1__0_n_97,product1__0_n_98,product1__0_n_99,product1__0_n_100,product1__0_n_101,product1__0_n_102,product1__0_n_103,product1__0_n_104,product1__0_n_105}),
        .PATTERNBDETECT(NLW_product1__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product1__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({product1_n_106,product1_n_107,product1_n_108,product1_n_109,product1_n_110,product1_n_111,product1_n_112,product1_n_113,product1_n_114,product1_n_115,product1_n_116,product1_n_117,product1_n_118,product1_n_119,product1_n_120,product1_n_121,product1_n_122,product1_n_123,product1_n_124,product1_n_125,product1_n_126,product1_n_127,product1_n_128,product1_n_129,product1_n_130,product1_n_131,product1_n_132,product1_n_133,product1_n_134,product1_n_135,product1_n_136,product1_n_137,product1_n_138,product1_n_139,product1_n_140,product1_n_141,product1_n_142,product1_n_143,product1_n_144,product1_n_145,product1_n_146,product1_n_147,product1_n_148,product1_n_149,product1_n_150,product1_n_151,product1_n_152,product1_n_153}),
        .PCOUT(NLW_product1__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product1__0_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h1000)) 
    \product[49]_i_1 
       (.I0(state_reg__0[3]),
        .I1(state_reg__0[0]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[2]),
        .O(z_s));
  FDRE \product_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_97),
        .Q(\product_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \product_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_96),
        .Q(\product_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \product_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_95),
        .Q(\product_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \product_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_94),
        .Q(\product_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \product_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_93),
        .Q(\product_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \product_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_92),
        .Q(\product_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \product_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_91),
        .Q(\product_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \product_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_90),
        .Q(\product_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \product_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_89),
        .Q(\product_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \product_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_105),
        .Q(\product_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \product_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_104),
        .Q(\product_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \product_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_103),
        .Q(\product_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \product_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_102),
        .Q(\product_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \product_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_101),
        .Q(\product_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \product_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_100),
        .Q(\product_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \product_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_99),
        .Q(data0),
        .R(1'b0));
  FDRE \product_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_98),
        .Q(\product_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \product_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_97),
        .Q(\product_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \product_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_96),
        .Q(\product_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \product_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_95),
        .Q(\product_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \product_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_105),
        .Q(\product_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \product_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_94),
        .Q(\product_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \product_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_93),
        .Q(\product_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \product_reg[32] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_92),
        .Q(\product_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \product_reg[33] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_91),
        .Q(\product_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \product_reg[34] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_90),
        .Q(\product_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \product_reg[35] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_89),
        .Q(\product_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \product_reg[36] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_88),
        .Q(\product_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \product_reg[37] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_87),
        .Q(\product_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \product_reg[38] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_86),
        .Q(\product_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \product_reg[39] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_85),
        .Q(\product_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \product_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_104),
        .Q(\product_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \product_reg[40] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_84),
        .Q(\product_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \product_reg[41] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_83),
        .Q(\product_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \product_reg[42] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_82),
        .Q(\product_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \product_reg[43] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_81),
        .Q(\product_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \product_reg[44] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_80),
        .Q(\product_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \product_reg[45] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_79),
        .Q(\product_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \product_reg[46] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_78),
        .Q(\product_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \product_reg[47] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_77),
        .Q(\product_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \product_reg[48] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_76),
        .Q(\product_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \product_reg[49] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1__0_n_75),
        .Q(\product_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \product_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_103),
        .Q(\product_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \product_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_102),
        .Q(\product_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \product_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_101),
        .Q(\product_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \product_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_100),
        .Q(\product_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \product_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_99),
        .Q(\product_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \product_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(product1_n_98),
        .Q(\product_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[0]_i_1 
       (.I0(multiplier_z[0]),
        .I1(Q[4]),
        .I2(\state_reg[3]_0 ),
        .I3(\opcode_2_reg[0] ),
        .I4(\opcode_2_reg[2] ),
        .I5(\s_output_z_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[10]_i_1 
       (.I0(multiplier_z[10]),
        .I1(Q[4]),
        .I2(\state_reg[3]_8 ),
        .I3(\opcode_2_reg[1]_11 ),
        .I4(\opcode_2_reg[1]_12 ),
        .I5(\s_output_z_reg[10]_0 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[11]_i_1 
       (.I0(multiplier_z[11]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[11]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_2),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[12]_i_1 
       (.I0(multiplier_z[12]),
        .I1(Q[4]),
        .I2(\state_reg[3]_9 ),
        .I3(\opcode_2_reg[1]_13 ),
        .I4(\opcode_2_reg[1]_14 ),
        .I5(\s_output_z_reg[12]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[13]_i_1 
       (.I0(multiplier_z[13]),
        .I1(Q[4]),
        .I2(\state_reg[3]_10 ),
        .I3(\opcode_2_reg[1]_15 ),
        .I4(\opcode_2_reg[1]_16 ),
        .I5(\s_output_z_reg[13]_0 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[14]_i_1 
       (.I0(multiplier_z[14]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[14]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_3),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[15]_i_1 
       (.I0(multiplier_z[15]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[15]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_3_0),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[16]_i_1 
       (.I0(multiplier_z[16]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[16]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_4),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[17]_i_1 
       (.I0(multiplier_z[17]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[17]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_4_0),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[18]_i_1 
       (.I0(multiplier_z[18]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[18]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_4_1),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[19]_i_1 
       (.I0(multiplier_z[19]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[19]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_4_2),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[1]_i_1 
       (.I0(multiplier_z[1]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[1]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_0),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[20]_i_1 
       (.I0(multiplier_z[20]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[20]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_5),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[21]_i_1 
       (.I0(multiplier_z[21]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[21]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_5_0),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[22]_i_1 
       (.I0(multiplier_z[22]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[22]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_5_1),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[23]_i_1 
       (.I0(multiplier_z[23]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[23]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_5_2),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[24]_i_1 
       (.I0(multiplier_z[24]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[24]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_6),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[25]_i_1 
       (.I0(multiplier_z[25]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[25]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_6_0),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[26]_i_1 
       (.I0(multiplier_z[26]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[26]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_6_1),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[27]_i_1 
       (.I0(multiplier_z[27]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[27]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_6_2),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[28]_i_1 
       (.I0(multiplier_z[28]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[28]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_7),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[29]_i_1 
       (.I0(multiplier_z[29]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[29]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_7_0),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[2]_i_1 
       (.I0(multiplier_z[2]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[2]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_0_0),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[30]_i_1 
       (.I0(multiplier_z[30]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[30]_0 ),
        .I3(Q[3]),
        .I4(memory_reg_7_1),
        .O(D[30]));
  LUT2 #(
    .INIT(4'h7)) 
    \result[31]_i_11 
       (.I0(multiplier_z_ack_reg),
        .I1(s_output_z_stb_reg_0),
        .O(\result_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[31]_i_2 
       (.I0(multiplier_z[31]),
        .I1(Q[4]),
        .I2(\state_reg[3]_11 ),
        .I3(\opcode_2_reg[1]_17 ),
        .I4(\timer_clock_reg[31] ),
        .I5(\s_output_z_reg[31]_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0000000000000026)) 
    \result[31]_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(\result_reg[31]_0 ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\result_reg[31] ));
  LUT6 #(
    .INIT(64'hBBBBB8BBB8B8B8B8)) 
    \result[3]_i_1 
       (.I0(multiplier_z[3]),
        .I1(Q[4]),
        .I2(\s_output_z_reg[3]_0 ),
        .I3(Q[2]),
        .I4(load_data),
        .I5(\state_reg[3]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[4]_i_1 
       (.I0(multiplier_z[4]),
        .I1(Q[4]),
        .I2(\state_reg[3]_2 ),
        .I3(\opcode_2_reg[1] ),
        .I4(\opcode_2_reg[1]_0 ),
        .I5(\s_output_z_reg[4]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[5]_i_1 
       (.I0(multiplier_z[5]),
        .I1(Q[4]),
        .I2(\state_reg[3]_3 ),
        .I3(\opcode_2_reg[1]_1 ),
        .I4(\opcode_2_reg[1]_2 ),
        .I5(\s_output_z_reg[5]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[6]_i_1 
       (.I0(multiplier_z[6]),
        .I1(Q[4]),
        .I2(\state_reg[3]_4 ),
        .I3(\opcode_2_reg[1]_3 ),
        .I4(\opcode_2_reg[1]_4 ),
        .I5(\s_output_z_reg[6]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[7]_i_1 
       (.I0(multiplier_z[7]),
        .I1(Q[4]),
        .I2(\state_reg[3]_5 ),
        .I3(\opcode_2_reg[1]_5 ),
        .I4(\opcode_2_reg[1]_6 ),
        .I5(\s_output_z_reg[7]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[8]_i_1 
       (.I0(multiplier_z[8]),
        .I1(Q[4]),
        .I2(\state_reg[3]_6 ),
        .I3(\opcode_2_reg[1]_7 ),
        .I4(\opcode_2_reg[1]_8 ),
        .I5(\s_output_z_reg[8]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B8B8B88)) 
    \result[9]_i_1 
       (.I0(multiplier_z[9]),
        .I1(Q[4]),
        .I2(\state_reg[3]_7 ),
        .I3(\opcode_2_reg[1]_9 ),
        .I4(\opcode_2_reg[1]_10 ),
        .I5(\s_output_z_reg[9]_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    round_bit_i_1__1
       (.I0(round_bit),
        .I1(round_bit_i_3__0_n_0),
        .I2(round_bit_reg_n_0),
        .O(round_bit_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    round_bit_i_2__1
       (.I0(p_0_out[0]),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[23] ),
        .I3(state_reg__0[3]),
        .I4(\product_reg_n_0_[24] ),
        .O(round_bit));
  LUT6 #(
    .INIT(64'h0000CC0000D10000)) 
    round_bit_i_3__0
       (.I0(\z_m_reg_n_0_[23] ),
        .I1(state_reg__0[0]),
        .I2(\state[3]_i_5_n_0 ),
        .I3(state_reg__0[2]),
        .I4(state_reg__0[3]),
        .I5(state_reg__0[1]),
        .O(round_bit_i_3__0_n_0));
  FDRE round_bit_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(round_bit_i_1__1_n_0),
        .Q(round_bit_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000003)) 
    s_input_a_ack_i_1__1
       (.I0(multiplier_a_stb_reg),
        .I1(state_reg__0[3]),
        .I2(state_reg__0[2]),
        .I3(state_reg__0[0]),
        .I4(state_reg__0[1]),
        .I5(\a_reg[31]_0 ),
        .O(s_input_a_ack_i_1__1_n_0));
  FDRE s_input_a_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_a_ack_i_1__1_n_0),
        .Q(\a_reg[31]_0 ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFDFF00000300)) 
    s_input_b_ack_i_1__1
       (.I0(multiplier_b_stb_reg),
        .I1(state_reg__0[3]),
        .I2(state_reg__0[2]),
        .I3(state_reg__0[0]),
        .I4(state_reg__0[1]),
        .I5(\b_reg[0]_0 ),
        .O(s_input_b_ack_i_1__1_n_0));
  FDRE s_input_b_ack_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_input_b_ack_i_1__1_n_0),
        .Q(\b_reg[0]_0 ),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h1000)) 
    \s_output_z[31]_i_1__1 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(state_reg__0[3]),
        .I3(state_reg__0[2]),
        .O(s_output_z_stb));
  FDRE \s_output_z_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[0] ),
        .Q(multiplier_z[0]),
        .R(1'b0));
  FDRE \s_output_z_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[10] ),
        .Q(multiplier_z[10]),
        .R(1'b0));
  FDRE \s_output_z_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[11] ),
        .Q(multiplier_z[11]),
        .R(1'b0));
  FDRE \s_output_z_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[12] ),
        .Q(multiplier_z[12]),
        .R(1'b0));
  FDRE \s_output_z_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[13] ),
        .Q(multiplier_z[13]),
        .R(1'b0));
  FDRE \s_output_z_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[14] ),
        .Q(multiplier_z[14]),
        .R(1'b0));
  FDRE \s_output_z_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[15] ),
        .Q(multiplier_z[15]),
        .R(1'b0));
  FDRE \s_output_z_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[16] ),
        .Q(multiplier_z[16]),
        .R(1'b0));
  FDRE \s_output_z_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[17] ),
        .Q(multiplier_z[17]),
        .R(1'b0));
  FDRE \s_output_z_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[18] ),
        .Q(multiplier_z[18]),
        .R(1'b0));
  FDRE \s_output_z_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[19] ),
        .Q(multiplier_z[19]),
        .R(1'b0));
  FDRE \s_output_z_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[1] ),
        .Q(multiplier_z[1]),
        .R(1'b0));
  FDRE \s_output_z_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[20] ),
        .Q(multiplier_z[20]),
        .R(1'b0));
  FDRE \s_output_z_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[21] ),
        .Q(multiplier_z[21]),
        .R(1'b0));
  FDRE \s_output_z_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[22] ),
        .Q(multiplier_z[22]),
        .R(1'b0));
  FDRE \s_output_z_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[23] ),
        .Q(multiplier_z[23]),
        .R(1'b0));
  FDRE \s_output_z_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[24] ),
        .Q(multiplier_z[24]),
        .R(1'b0));
  FDRE \s_output_z_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[25] ),
        .Q(multiplier_z[25]),
        .R(1'b0));
  FDRE \s_output_z_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[26] ),
        .Q(multiplier_z[26]),
        .R(1'b0));
  FDRE \s_output_z_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[27] ),
        .Q(multiplier_z[27]),
        .R(1'b0));
  FDRE \s_output_z_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[28] ),
        .Q(multiplier_z[28]),
        .R(1'b0));
  FDRE \s_output_z_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[29] ),
        .Q(multiplier_z[29]),
        .R(1'b0));
  FDRE \s_output_z_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[2] ),
        .Q(multiplier_z[2]),
        .R(1'b0));
  FDRE \s_output_z_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[30] ),
        .Q(multiplier_z[30]),
        .R(1'b0));
  FDRE \s_output_z_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[31] ),
        .Q(multiplier_z[31]),
        .R(1'b0));
  FDRE \s_output_z_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[3] ),
        .Q(multiplier_z[3]),
        .R(1'b0));
  FDRE \s_output_z_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[4] ),
        .Q(multiplier_z[4]),
        .R(1'b0));
  FDRE \s_output_z_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[5] ),
        .Q(multiplier_z[5]),
        .R(1'b0));
  FDRE \s_output_z_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[6] ),
        .Q(multiplier_z[6]),
        .R(1'b0));
  FDRE \s_output_z_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[7] ),
        .Q(multiplier_z[7]),
        .R(1'b0));
  FDRE \s_output_z_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[8] ),
        .Q(multiplier_z[8]),
        .R(1'b0));
  FDRE \s_output_z_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(s_output_z_stb),
        .D(\z_reg_n_0_[9] ),
        .Q(multiplier_z[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDFFFFFF03000000)) 
    s_output_z_stb_i_1__1
       (.I0(multiplier_z_ack_reg),
        .I1(state_reg__0[0]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[3]),
        .I4(state_reg__0[2]),
        .I5(s_output_z_stb_reg_0),
        .O(s_output_z_stb_i_1__1_n_0));
  FDRE s_output_z_stb_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(s_output_z_stb_i_1__1_n_0),
        .Q(s_output_z_stb_reg_0),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \state[0]_i_1__0 
       (.I0(state_reg__0[3]),
        .I1(state_reg__0[2]),
        .I2(state_reg__0[0]),
        .O(\state[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \state[1]_i_1 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'h0878)) 
    \state[2]_i_1 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(state_reg__0[2]),
        .I3(state_reg__0[3]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h4544FFFF45444544)) 
    \state[3]_i_1 
       (.I0(\state[3]_i_3__0_n_0 ),
        .I1(\state[3]_i_4_n_0 ),
        .I2(\state[3]_i_5_n_0 ),
        .I3(state_reg__0[0]),
        .I4(\state[3]_i_6_n_0 ),
        .I5(\state[3]_i_7_n_0 ),
        .O(\state[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \state[3]_i_10 
       (.I0(\z_e_reg_n_0_[8] ),
        .I1(\z_e_reg_n_0_[7] ),
        .O(\state[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \state[3]_i_2 
       (.I0(state_reg__0[2]),
        .I1(state_reg__0[3]),
        .I2(\state[3]_i_8_n_0 ),
        .I3(state_reg__0[0]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFF70000FFFFFFFF)) 
    \state[3]_i_3__0 
       (.I0(multiplier_z_ack_reg),
        .I1(s_output_z_stb_reg_0),
        .I2(state_reg__0[0]),
        .I3(state_reg__0[1]),
        .I4(state_reg__0[2]),
        .I5(state_reg__0[3]),
        .O(\state[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \state[3]_i_4 
       (.I0(state_reg__0[2]),
        .I1(state_reg__0[1]),
        .I2(state_reg__0[0]),
        .I3(\z_m_reg_n_0_[23] ),
        .O(\state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \state[3]_i_5 
       (.I0(\z_e_reg_n_0_[9] ),
        .I1(\state[3]_i_9_n_0 ),
        .I2(\z_e_reg_n_0_[6] ),
        .I3(\z_e_reg_n_0_[2] ),
        .I4(\z_e_reg_n_0_[1] ),
        .I5(\state[3]_i_10_n_0 ),
        .O(\state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAEFAA)) 
    \state[3]_i_6 
       (.I0(state_reg__0[3]),
        .I1(state_reg__0[0]),
        .I2(\a_m_reg_n_0_[23] ),
        .I3(state_reg__0[2]),
        .I4(state_reg__0[1]),
        .I5(\b_m_reg_n_0_[23] ),
        .O(\state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF08F8)) 
    \state[3]_i_7 
       (.I0(\a_reg[31]_0 ),
        .I1(multiplier_a_stb_reg),
        .I2(state_reg__0[0]),
        .I3(multiplier_b_stb_reg_0),
        .I4(state_reg__0[1]),
        .I5(state_reg__0[2]),
        .O(\state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \state[3]_i_8 
       (.I0(state_reg__0[1]),
        .I1(\z[31]_i_4__1_n_0 ),
        .I2(\z[31]_i_7_n_0 ),
        .I3(\z[31]_i_5_n_0 ),
        .I4(state_reg__0[2]),
        .I5(\z[31]_i_3__0_n_0 ),
        .O(\state[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \state[3]_i_9 
       (.I0(\z_e_reg_n_0_[3] ),
        .I1(\z_e_reg_n_0_[4] ),
        .I2(\z_e_reg_n_0_[5] ),
        .O(\state[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F7F7)) 
    \state[4]_i_26 
       (.I0(\a_reg[31]_0 ),
        .I1(multiplier_a_stb_reg),
        .I2(Q[0]),
        .I3(\b_reg[0]_0 ),
        .I4(multiplier_b_stb_reg),
        .O(\state_reg[4] ));
  FDRE \state_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\state[3]_i_1_n_0 ),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(state_reg__0[0]),
        .R(INTERNAL_RST_reg));
  FDRE \state_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\state[3]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(state_reg__0[1]),
        .R(INTERNAL_RST_reg));
  FDRE \state_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\state[3]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(state_reg__0[2]),
        .R(INTERNAL_RST_reg));
  FDRE \state_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\state[3]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(state_reg__0[3]),
        .R(INTERNAL_RST_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    sticky_i_1__1
       (.I0(sticky_i_2__1_n_0),
        .I1(sticky),
        .I2(sticky_reg_n_0),
        .O(sticky_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    sticky_i_2__1
       (.I0(sticky_i_4__0_n_0),
        .I1(sticky_i_5__0_n_0),
        .I2(sticky_i_6__0_n_0),
        .I3(state_reg__0[1]),
        .I4(round_bit_reg_n_0),
        .I5(sticky_reg_n_0),
        .O(sticky_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h22000080)) 
    sticky_i_3__0
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[3]),
        .I2(\state[3]_i_5_n_0 ),
        .I3(state_reg__0[2]),
        .I4(state_reg__0[1]),
        .O(sticky));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sticky_i_4__0
       (.I0(\product_reg_n_0_[4] ),
        .I1(\product_reg_n_0_[5] ),
        .I2(\product_reg_n_0_[2] ),
        .I3(\product_reg_n_0_[3] ),
        .I4(sticky_i_7__0_n_0),
        .O(sticky_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_5__0
       (.I0(\product_reg_n_0_[9] ),
        .I1(\product_reg_n_0_[8] ),
        .I2(\product_reg_n_0_[6] ),
        .I3(\product_reg_n_0_[7] ),
        .I4(\product_reg_n_0_[10] ),
        .I5(\product_reg_n_0_[11] ),
        .O(sticky_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_6__0
       (.I0(\product_reg_n_0_[21] ),
        .I1(\product_reg_n_0_[20] ),
        .I2(\product_reg_n_0_[18] ),
        .I3(\product_reg_n_0_[19] ),
        .I4(\product_reg_n_0_[22] ),
        .I5(\product_reg_n_0_[23] ),
        .O(sticky_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sticky_i_7__0
       (.I0(\product_reg_n_0_[15] ),
        .I1(\product_reg_n_0_[14] ),
        .I2(\product_reg_n_0_[12] ),
        .I3(\product_reg_n_0_[13] ),
        .I4(\product_reg_n_0_[16] ),
        .I5(\product_reg_n_0_[17] ),
        .O(sticky_i_7__0_n_0));
  FDRE sticky_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(sticky_i_1__1_n_0),
        .Q(sticky_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[0]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(p_0_out[1]),
        .I4(state_reg__0[3]),
        .O(\z[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[10]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[10] ),
        .I4(state_reg__0[3]),
        .O(\z[10]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[11]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[11] ),
        .I4(state_reg__0[3]),
        .O(\z[11]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[12]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[12] ),
        .I4(state_reg__0[3]),
        .O(\z[12]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[13]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[13] ),
        .I4(state_reg__0[3]),
        .O(\z[13]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[14]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[14] ),
        .I4(state_reg__0[3]),
        .O(\z[14]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[15]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[15] ),
        .I4(state_reg__0[3]),
        .O(\z[15]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[16]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[16] ),
        .I4(state_reg__0[3]),
        .O(\z[16]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[17]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[17] ),
        .I4(state_reg__0[3]),
        .O(\z[17]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[18]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[18] ),
        .I4(state_reg__0[3]),
        .O(\z[18]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[19]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[19] ),
        .I4(state_reg__0[3]),
        .O(\z[19]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[1]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[1] ),
        .I4(state_reg__0[3]),
        .O(\z[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[20]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[20] ),
        .I4(state_reg__0[3]),
        .O(\z[20]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[21]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[21] ),
        .I4(state_reg__0[3]),
        .O(\z[21]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h888A888AFFFF0000)) 
    \z[22]_i_1__1 
       (.I0(\z_m_reg_n_0_[22] ),
        .I1(\z_e_reg_n_0_[9] ),
        .I2(\z_e_reg_n_0_[8] ),
        .I3(\z_e_reg_n_0_[7] ),
        .I4(\z[31]_i_7_n_0 ),
        .I5(state_reg__0[3]),
        .O(\z[22]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFF450000)) 
    \z[23]_i_1__2 
       (.I0(\z_e_reg_n_0_[0] ),
        .I1(\z_m_reg_n_0_[23] ),
        .I2(z29_in),
        .I3(\z[30]_i_7__1_n_0 ),
        .I4(state_reg__0[3]),
        .O(\z[23]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB00B00000000)) 
    \z[24]_i_1__2 
       (.I0(\z_m_reg_n_0_[23] ),
        .I1(z29_in),
        .I2(\z_e_reg_n_0_[0] ),
        .I3(\z_e_reg_n_0_[1] ),
        .I4(\z[30]_i_7__1_n_0 ),
        .I5(state_reg__0[3]),
        .O(\z[24]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF540100000000)) 
    \z[25]_i_1__3 
       (.I0(\z[30]_i_5__0_n_0 ),
        .I1(\z_e_reg_n_0_[1] ),
        .I2(\z_e_reg_n_0_[0] ),
        .I3(\z_e_reg_n_0_[2] ),
        .I4(\z[30]_i_7__1_n_0 ),
        .I5(state_reg__0[3]),
        .O(\z[25]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB00B00000000)) 
    \z[26]_i_1__3 
       (.I0(\z_m_reg_n_0_[23] ),
        .I1(z29_in),
        .I2(\z[27]_i_2__1_n_0 ),
        .I3(\z_e_reg_n_0_[3] ),
        .I4(\z[30]_i_7__1_n_0 ),
        .I5(state_reg__0[3]),
        .O(\z[26]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00E100000000)) 
    \z[27]_i_1__3 
       (.I0(\z_e_reg_n_0_[3] ),
        .I1(\z[27]_i_2__1_n_0 ),
        .I2(\z_e_reg_n_0_[4] ),
        .I3(\z[30]_i_5__0_n_0 ),
        .I4(\z[30]_i_7__1_n_0 ),
        .I5(state_reg__0[3]),
        .O(\z[27]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \z[27]_i_2__1 
       (.I0(\z_e_reg_n_0_[2] ),
        .I1(\z_e_reg_n_0_[0] ),
        .I2(\z_e_reg_n_0_[1] ),
        .O(\z[27]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00D200000000)) 
    \z[28]_i_1__3 
       (.I0(\z[28]_i_2__0_n_0 ),
        .I1(\z_e_reg_n_0_[4] ),
        .I2(\z_e_reg_n_0_[5] ),
        .I3(\z[30]_i_5__0_n_0 ),
        .I4(\z[30]_i_7__1_n_0 ),
        .I5(state_reg__0[3]),
        .O(\z[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \z[28]_i_2__0 
       (.I0(\z_e_reg_n_0_[3] ),
        .I1(\z_e_reg_n_0_[1] ),
        .I2(\z_e_reg_n_0_[0] ),
        .I3(\z_e_reg_n_0_[2] ),
        .O(\z[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF606600000000)) 
    \z[29]_i_1__3 
       (.I0(\z[30]_i_6__0_n_0 ),
        .I1(\z_e_reg_n_0_[6] ),
        .I2(\z_m_reg_n_0_[23] ),
        .I3(z29_in),
        .I4(\z[30]_i_7__1_n_0 ),
        .I5(state_reg__0[3]),
        .O(\z[29]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \z[29]_i_4__0 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[6] ),
        .O(\z[29]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \z[29]_i_5__0 
       (.I0(\z_e_reg_n_0_[3] ),
        .I1(\z_e_reg_n_0_[4] ),
        .I2(\z_e_reg_n_0_[5] ),
        .O(\z[29]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \z[29]_i_6__0 
       (.I0(\z_e_reg_n_0_[0] ),
        .I1(\z_e_reg_n_0_[1] ),
        .I2(\z_e_reg_n_0_[2] ),
        .O(\z[29]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[2]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[2] ),
        .I4(state_reg__0[3]),
        .O(\z[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00A8)) 
    \z[30]_i_1__3 
       (.I0(\z[31]_i_1__3_n_0 ),
        .I1(\z[30]_i_3__0_n_0 ),
        .I2(\z[30]_i_4__1_n_0 ),
        .I3(state_reg__0[3]),
        .O(\z[30]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF045100000000)) 
    \z[30]_i_2__3 
       (.I0(\z[30]_i_5__0_n_0 ),
        .I1(\z[30]_i_6__0_n_0 ),
        .I2(\z_e_reg_n_0_[6] ),
        .I3(\z_e_reg_n_0_[7] ),
        .I4(\z[30]_i_7__1_n_0 ),
        .I5(state_reg__0[3]),
        .O(\z[30]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \z[30]_i_3__0 
       (.I0(\b_e[8]_i_2_n_0 ),
        .I1(\b_e_reg_n_0_[6] ),
        .I2(\b_e_reg_n_0_[7] ),
        .I3(\b_e_reg_n_0_[8] ),
        .I4(\b_e_reg_n_0_[9] ),
        .O(\z[30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \z[30]_i_4__1 
       (.I0(\z[31]_i_17_n_0 ),
        .I1(\b_e_reg_n_0_[8] ),
        .I2(\b_e_reg_n_0_[9] ),
        .I3(\z[30]_i_8__2_n_0 ),
        .I4(\z[30]_i_9_n_0 ),
        .I5(\z[31]_i_18_n_0 ),
        .O(\z[30]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \z[30]_i_5__0 
       (.I0(z29_in),
        .I1(\z_m_reg_n_0_[23] ),
        .O(\z[30]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \z[30]_i_6__0 
       (.I0(\z_e_reg_n_0_[5] ),
        .I1(\z_e_reg_n_0_[4] ),
        .I2(\z_e_reg_n_0_[3] ),
        .I3(\z_e_reg_n_0_[1] ),
        .I4(\z_e_reg_n_0_[0] ),
        .I5(\z_e_reg_n_0_[2] ),
        .O(\z[30]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \z[30]_i_7__1 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .O(\z[30]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \z[30]_i_8__2 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(\b_e_reg_n_0_[3] ),
        .I2(\b_e_reg_n_0_[7] ),
        .I3(\b_e_reg_n_0_[1] ),
        .I4(\b_e_reg_n_0_[0] ),
        .I5(\b_e_reg_n_0_[6] ),
        .O(\z[30]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \z[30]_i_9 
       (.I0(\b_e_reg_n_0_[5] ),
        .I1(\b_e_reg_n_0_[4] ),
        .O(\z[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[31]_i_10 
       (.I0(\a_m_reg_n_0_[11] ),
        .I1(\a_m_reg_n_0_[15] ),
        .I2(\a_m_reg_n_0_[8] ),
        .I3(\a_m_reg_n_0_[16] ),
        .I4(\a_m_reg_n_0_[6] ),
        .I5(\a_m_reg_n_0_[5] ),
        .O(\z[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[31]_i_11 
       (.I0(\a_m_reg_n_0_[22] ),
        .I1(\a_m_reg_n_0_[21] ),
        .I2(\a_m_reg_n_0_[0] ),
        .I3(\a_m_reg_n_0_[7] ),
        .I4(\a_m_reg_n_0_[3] ),
        .I5(\a_m_reg_n_0_[4] ),
        .O(\z[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \z[31]_i_12 
       (.I0(\b_m_reg_n_0_[14] ),
        .I1(\b_m_reg_n_0_[12] ),
        .I2(\b_m_reg_n_0_[17] ),
        .I3(\b_m_reg_n_0_[18] ),
        .I4(\b_m_reg_n_0_[2] ),
        .I5(\b_m_reg_n_0_[10] ),
        .O(\z[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \z[31]_i_13 
       (.I0(\b_m_reg_n_0_[9] ),
        .I1(\b_m_reg_n_0_[1] ),
        .I2(\b_m_reg_n_0_[20] ),
        .I3(\b_m_reg_n_0_[23] ),
        .I4(\b_m_reg_n_0_[19] ),
        .I5(\b_m_reg_n_0_[13] ),
        .O(\z[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[31]_i_15 
       (.I0(\b_m_reg_n_0_[11] ),
        .I1(\b_m_reg_n_0_[15] ),
        .I2(\b_m_reg_n_0_[8] ),
        .I3(\b_m_reg_n_0_[16] ),
        .I4(\b_m_reg_n_0_[6] ),
        .I5(\b_m_reg_n_0_[5] ),
        .O(\z[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \z[31]_i_16 
       (.I0(\b_m_reg_n_0_[22] ),
        .I1(\b_m_reg_n_0_[21] ),
        .I2(\b_m_reg_n_0_[0] ),
        .I3(\b_m_reg_n_0_[7] ),
        .I4(\b_m_reg_n_0_[3] ),
        .I5(\b_m_reg_n_0_[4] ),
        .O(\z[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \z[31]_i_17 
       (.I0(\a_e[9]_i_2__1_n_0 ),
        .I1(\a_e_reg_n_0_[9] ),
        .I2(\a_e_reg_n_0_[7] ),
        .I3(\a_e_reg_n_0_[8] ),
        .O(\z[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \z[31]_i_18 
       (.I0(\z[31]_i_12_n_0 ),
        .I1(\z[31]_i_13_n_0 ),
        .I2(\z[31]_i_15_n_0 ),
        .I3(\z[31]_i_16_n_0 ),
        .O(\z[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \z[31]_i_1__3 
       (.I0(\z[31]_i_3__0_n_0 ),
        .I1(\z[31]_i_4__1_n_0 ),
        .I2(state_reg__0[3]),
        .I3(\z[31]_i_5_n_0 ),
        .I4(\z[31]_i_6_n_0 ),
        .O(\z[31]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \z[31]_i_20 
       (.I0(\a_e_reg_n_0_[7] ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e_reg_n_0_[6] ),
        .O(\z[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \z[31]_i_21 
       (.I0(\a_e_reg_n_0_[5] ),
        .I1(\a_e_reg_n_0_[4] ),
        .I2(\a_e_reg_n_0_[3] ),
        .O(\z[31]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \z[31]_i_22 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\a_e_reg_n_0_[2] ),
        .I2(\a_e_reg_n_0_[1] ),
        .O(\z[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \z[31]_i_23 
       (.I0(\a_m_reg_n_0_[2] ),
        .I1(\a_m_reg_n_0_[14] ),
        .I2(\a_m_reg_n_0_[9] ),
        .I3(\a_m_reg_n_0_[17] ),
        .I4(\a_m_reg_n_0_[10] ),
        .I5(\a_m_reg_n_0_[1] ),
        .O(\z[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \z[31]_i_24 
       (.I0(\a_m_reg_n_0_[12] ),
        .I1(\a_m_reg_n_0_[20] ),
        .I2(\a_m_reg_n_0_[19] ),
        .I3(\a_m_reg_n_0_[23] ),
        .I4(\a_m_reg_n_0_[18] ),
        .I5(\a_m_reg_n_0_[13] ),
        .O(\z[31]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \z[31]_i_26 
       (.I0(\b_e_reg_n_0_[8] ),
        .I1(\b_e_reg_n_0_[6] ),
        .I2(\b_e_reg_n_0_[7] ),
        .O(\z[31]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \z[31]_i_27 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(\b_e_reg_n_0_[4] ),
        .I2(\b_e_reg_n_0_[5] ),
        .O(\z[31]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \z[31]_i_28 
       (.I0(\b_e_reg_n_0_[1] ),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(\b_e_reg_n_0_[2] ),
        .O(\z[31]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFFC)) 
    \z[31]_i_2__1 
       (.I0(z_s_reg_n_0),
        .I1(\z[31]_i_7_n_0 ),
        .I2(a_s_reg_n_0),
        .I3(b_s),
        .I4(state_reg__0[3]),
        .O(\z[31]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \z[31]_i_3__0 
       (.I0(state213_in),
        .I1(\z[31]_i_9_n_0 ),
        .I2(\z[31]_i_10_n_0 ),
        .I3(\z[31]_i_11_n_0 ),
        .O(\z[31]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \z[31]_i_4__1 
       (.I0(\z[31]_i_12_n_0 ),
        .I1(\z[31]_i_13_n_0 ),
        .I2(state211_in),
        .I3(\z[31]_i_15_n_0 ),
        .I4(\z[31]_i_16_n_0 ),
        .O(\z[31]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \z[31]_i_5 
       (.I0(\z[30]_i_3__0_n_0 ),
        .I1(\a_e_reg_n_0_[8] ),
        .I2(\a_e_reg_n_0_[7] ),
        .I3(\a_e_reg_n_0_[9] ),
        .I4(\a_e[9]_i_2__1_n_0 ),
        .O(\z[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \z[31]_i_6 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[2]),
        .I2(state_reg__0[1]),
        .O(\z[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFD00FD00FD00)) 
    \z[31]_i_7 
       (.I0(\z[31]_i_9_n_0 ),
        .I1(\z[31]_i_10_n_0 ),
        .I2(\z[31]_i_11_n_0 ),
        .I3(\z[31]_i_17_n_0 ),
        .I4(\z[31]_i_18_n_0 ),
        .I5(\z[30]_i_3__0_n_0 ),
        .O(\z[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \z[31]_i_9 
       (.I0(\z[31]_i_23_n_0 ),
        .I1(\z[31]_i_24_n_0 ),
        .O(\z[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[3]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[3] ),
        .I4(state_reg__0[3]),
        .O(\z[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[4]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[4] ),
        .I4(state_reg__0[3]),
        .O(\z[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[5]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[5] ),
        .I4(state_reg__0[3]),
        .O(\z[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[6]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[6] ),
        .I4(state_reg__0[3]),
        .O(\z[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[7]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[7] ),
        .I4(state_reg__0[3]),
        .O(\z[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[8]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[8] ),
        .I4(state_reg__0[3]),
        .O(\z[8]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF1000000)) 
    \z[9]_i_1__2 
       (.I0(\z_e_reg_n_0_[7] ),
        .I1(\z_e_reg_n_0_[8] ),
        .I2(\z_e_reg_n_0_[9] ),
        .I3(\z_m_reg_n_0_[9] ),
        .I4(state_reg__0[3]),
        .O(\z[9]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \z_e[3]_i_10__0 
       (.I0(state_reg__0[3]),
        .I1(\b_e_reg_n_0_[0] ),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[2]),
        .O(\z_e[3]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \z_e[3]_i_2 
       (.I0(\a_e_reg_n_0_[0] ),
        .I1(\z_e_reg_n_0_[0] ),
        .I2(state_reg__0[2]),
        .O(\z_e[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h008F)) 
    \z_e[3]_i_3__0 
       (.I0(\b_e_reg_n_0_[3] ),
        .I1(state_reg__0[2]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[0]),
        .O(\z_e[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h008F)) 
    \z_e[3]_i_4__0 
       (.I0(\b_e_reg_n_0_[2] ),
        .I1(state_reg__0[2]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[0]),
        .O(\z_e[3]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h008F)) 
    \z_e[3]_i_5 
       (.I0(\b_e_reg_n_0_[1] ),
        .I1(state_reg__0[2]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[0]),
        .O(\z_e[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \z_e[3]_i_6 
       (.I0(state_reg__0[3]),
        .O(\z_e[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAE1151EE5111)) 
    \z_e[3]_i_7 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[3] ),
        .I3(state_reg__0[2]),
        .I4(\z_e_reg_n_0_[3] ),
        .I5(\a_e_reg_n_0_[3] ),
        .O(\z_e[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAE1151EE5111)) 
    \z_e[3]_i_8 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[2] ),
        .I3(state_reg__0[2]),
        .I4(\z_e_reg_n_0_[2] ),
        .I5(\a_e_reg_n_0_[2] ),
        .O(\z_e[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAE1151EE5111)) 
    \z_e[3]_i_9 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[1] ),
        .I3(state_reg__0[2]),
        .I4(\z_e_reg_n_0_[1] ),
        .I5(\a_e_reg_n_0_[1] ),
        .O(\z_e[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h008F)) 
    \z_e[7]_i_2 
       (.I0(\b_e_reg_n_0_[7] ),
        .I1(state_reg__0[2]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[0]),
        .O(\z_e[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h008F)) 
    \z_e[7]_i_3 
       (.I0(\b_e_reg_n_0_[6] ),
        .I1(state_reg__0[2]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[0]),
        .O(\z_e[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h008F)) 
    \z_e[7]_i_4 
       (.I0(\b_e_reg_n_0_[5] ),
        .I1(state_reg__0[2]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[0]),
        .O(\z_e[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h008F)) 
    \z_e[7]_i_5 
       (.I0(\b_e_reg_n_0_[4] ),
        .I1(state_reg__0[2]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[0]),
        .O(\z_e[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAE1151EE5111)) 
    \z_e[7]_i_6 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[7] ),
        .I3(state_reg__0[2]),
        .I4(\z_e_reg_n_0_[7] ),
        .I5(\a_e_reg_n_0_[7] ),
        .O(\z_e[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAE1151EE5111)) 
    \z_e[7]_i_7 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[6] ),
        .I3(state_reg__0[2]),
        .I4(\z_e_reg_n_0_[6] ),
        .I5(\a_e_reg_n_0_[6] ),
        .O(\z_e[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAE1151EE5111)) 
    \z_e[7]_i_8 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[5] ),
        .I3(state_reg__0[2]),
        .I4(\z_e_reg_n_0_[5] ),
        .I5(\a_e_reg_n_0_[5] ),
        .O(\z_e[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAE1151EE5111)) 
    \z_e[7]_i_9 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[4] ),
        .I3(state_reg__0[2]),
        .I4(\z_e_reg_n_0_[4] ),
        .I5(\a_e_reg_n_0_[4] ),
        .O(\z_e[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_10__1 
       (.I0(\z_m_reg_n_0_[22] ),
        .I1(\z_m_reg_n_0_[21] ),
        .I2(\z_m_reg_n_0_[19] ),
        .I3(\z_m_reg_n_0_[13] ),
        .I4(\z_m_reg_n_0_[18] ),
        .I5(\z_m_reg_n_0_[17] ),
        .O(\z_e[9]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_11__1 
       (.I0(\z_m_reg_n_0_[3] ),
        .I1(\z_m_reg_n_0_[2] ),
        .I2(p_0_out[1]),
        .I3(\z_m_reg_n_0_[23] ),
        .I4(\z_m_reg_n_0_[4] ),
        .I5(\z_m_reg_n_0_[11] ),
        .O(\z_e[9]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_12__1 
       (.I0(\z_m_reg_n_0_[5] ),
        .I1(\z_m_reg_n_0_[12] ),
        .I2(\z_m_reg_n_0_[8] ),
        .I3(\z_m_reg_n_0_[1] ),
        .I4(\z_m_reg_n_0_[6] ),
        .I5(\z_m_reg_n_0_[7] ),
        .O(\z_e[9]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCDFCFD)) 
    \z_e[9]_i_1__0 
       (.I0(\z_m_reg_n_0_[23] ),
        .I1(state_reg__0[0]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[2]),
        .I4(\z_e[9]_i_3__1_n_0 ),
        .I5(\z_e[9]_i_4__1_n_0 ),
        .O(\z_e[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4555555555555555)) 
    \z_e[9]_i_3__1 
       (.I0(state_reg__0[2]),
        .I1(\z_e[9]_i_8_n_0 ),
        .I2(\z_e[9]_i_9__1_n_0 ),
        .I3(\z_e[9]_i_10__1_n_0 ),
        .I4(\z_e[9]_i_11__1_n_0 ),
        .I5(\z_e[9]_i_12__1_n_0 ),
        .O(\z_e[9]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF0D0FF)) 
    \z_e[9]_i_4__1 
       (.I0(\state[3]_i_5_n_0 ),
        .I1(state_reg__0[1]),
        .I2(state_reg__0[0]),
        .I3(state_reg__0[3]),
        .I4(state_reg__0[2]),
        .O(\z_e[9]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h008F)) 
    \z_e[9]_i_5 
       (.I0(\b_e_reg_n_0_[8] ),
        .I1(state_reg__0[2]),
        .I2(state_reg__0[1]),
        .I3(state_reg__0[0]),
        .O(\z_e[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAE1151EE5111)) 
    \z_e[9]_i_6 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[9] ),
        .I3(state_reg__0[2]),
        .I4(\z_e_reg_n_0_[9] ),
        .I5(\a_e_reg_n_0_[9] ),
        .O(\z_e[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAE1151EE5111)) 
    \z_e[9]_i_7 
       (.I0(state_reg__0[0]),
        .I1(state_reg__0[1]),
        .I2(\b_e_reg_n_0_[8] ),
        .I3(state_reg__0[2]),
        .I4(\z_e_reg_n_0_[8] ),
        .I5(\a_e_reg_n_0_[8] ),
        .O(\z_e[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \z_e[9]_i_8 
       (.I0(round_bit_reg_n_0),
        .I1(sticky_reg_n_0),
        .I2(p_0_out[1]),
        .I3(p_0_out[0]),
        .O(\z_e[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \z_e[9]_i_9__1 
       (.I0(\z_m_reg_n_0_[15] ),
        .I1(\z_m_reg_n_0_[14] ),
        .I2(\z_m_reg_n_0_[10] ),
        .I3(\z_m_reg_n_0_[9] ),
        .I4(\z_m_reg_n_0_[16] ),
        .I5(\z_m_reg_n_0_[20] ),
        .O(\z_e[9]_i_9__1_n_0 ));
  FDRE \z_e_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1__0_n_0 ),
        .D(z_e0_in[0]),
        .Q(\z_e_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \z_e_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1__0_n_0 ),
        .D(z_e0_in[1]),
        .Q(\z_e_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \z_e_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1__0_n_0 ),
        .D(z_e0_in[2]),
        .Q(\z_e_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \z_e_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1__0_n_0 ),
        .D(z_e0_in[3]),
        .Q(\z_e_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\z_e_reg[3]_i_1_n_0 ,\NLW_z_e_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\z_e[3]_i_2_n_0 ),
        .DI({\z_e[3]_i_3__0_n_0 ,\z_e[3]_i_4__0_n_0 ,\z_e[3]_i_5_n_0 ,\z_e[3]_i_6_n_0 }),
        .O(z_e0_in[3:0]),
        .S({\z_e[3]_i_7_n_0 ,\z_e[3]_i_8_n_0 ,\z_e[3]_i_9_n_0 ,\z_e[3]_i_10__0_n_0 }));
  FDRE \z_e_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1__0_n_0 ),
        .D(z_e0_in[4]),
        .Q(\z_e_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \z_e_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1__0_n_0 ),
        .D(z_e0_in[5]),
        .Q(\z_e_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \z_e_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1__0_n_0 ),
        .D(z_e0_in[6]),
        .Q(\z_e_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \z_e_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1__0_n_0 ),
        .D(z_e0_in[7]),
        .Q(\z_e_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[7]_i_1 
       (.CI(\z_e_reg[3]_i_1_n_0 ),
        .CO({\z_e_reg[7]_i_1_n_0 ,\NLW_z_e_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\z_e[7]_i_2_n_0 ,\z_e[7]_i_3_n_0 ,\z_e[7]_i_4_n_0 ,\z_e[7]_i_5_n_0 }),
        .O(z_e0_in[7:4]),
        .S({\z_e[7]_i_6_n_0 ,\z_e[7]_i_7_n_0 ,\z_e[7]_i_8_n_0 ,\z_e[7]_i_9_n_0 }));
  FDRE \z_e_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1__0_n_0 ),
        .D(z_e0_in[8]),
        .Q(\z_e_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \z_e_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_e[9]_i_1__0_n_0 ),
        .D(z_e0_in[9]),
        .Q(\z_e_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \z_e_reg[9]_i_2 
       (.CI(\z_e_reg[7]_i_1_n_0 ),
        .CO(\NLW_z_e_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\z_e[9]_i_5_n_0 }),
        .O({\NLW_z_e_reg[9]_i_2_O_UNCONNECTED [3:2],z_e0_in[9:8]}),
        .S({1'b0,1'b0,\z_e[9]_i_6_n_0 ,\z_e[9]_i_7_n_0 }));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \z_m[0]_i_1__1 
       (.I0(\product_reg_n_0_[26] ),
        .I1(state_reg__0[2]),
        .I2(p_0_out[1]),
        .I3(state_reg__0[1]),
        .I4(\z_m[0]_i_2__0_n_0 ),
        .O(\z_m[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[0]_i_2__0 
       (.I0(\z_m_reg_n_0_[1] ),
        .I1(state_reg__0[0]),
        .I2(p_0_out[0]),
        .O(\z_m[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[10]_i_1__1 
       (.I0(\product_reg_n_0_[36] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[12]_i_2__1_n_6 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[10]_i_2__0_n_0 ),
        .O(\z_m[10]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[10]_i_2__0 
       (.I0(\z_m_reg_n_0_[11] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[9] ),
        .O(\z_m[10]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[11]_i_1__1 
       (.I0(\product_reg_n_0_[37] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[12]_i_2__1_n_5 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[11]_i_2__0_n_0 ),
        .O(\z_m[11]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[11]_i_2__0 
       (.I0(\z_m_reg_n_0_[12] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[10] ),
        .O(\z_m[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[12]_i_1__1 
       (.I0(\product_reg_n_0_[38] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[12]_i_2__1_n_4 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[12]_i_3__0_n_0 ),
        .O(\z_m[12]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[12]_i_3__0 
       (.I0(\z_m_reg_n_0_[13] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[11] ),
        .O(\z_m[12]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[13]_i_1__1 
       (.I0(\product_reg_n_0_[39] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[16]_i_2__1_n_7 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[13]_i_2__0_n_0 ),
        .O(\z_m[13]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[13]_i_2__0 
       (.I0(\z_m_reg_n_0_[14] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[12] ),
        .O(\z_m[13]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[14]_i_1__1 
       (.I0(\product_reg_n_0_[40] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[16]_i_2__1_n_6 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[14]_i_2__0_n_0 ),
        .O(\z_m[14]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[14]_i_2__0 
       (.I0(\z_m_reg_n_0_[15] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[13] ),
        .O(\z_m[14]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[15]_i_1__1 
       (.I0(\product_reg_n_0_[41] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[16]_i_2__1_n_5 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[15]_i_2__0_n_0 ),
        .O(\z_m[15]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[15]_i_2__0 
       (.I0(\z_m_reg_n_0_[16] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[14] ),
        .O(\z_m[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[16]_i_1__1 
       (.I0(\product_reg_n_0_[42] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[16]_i_2__1_n_4 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[16]_i_3__0_n_0 ),
        .O(\z_m[16]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[16]_i_3__0 
       (.I0(\z_m_reg_n_0_[17] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[15] ),
        .O(\z_m[16]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[17]_i_1__1 
       (.I0(\product_reg_n_0_[43] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[20]_i_2__1_n_7 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[17]_i_2__0_n_0 ),
        .O(\z_m[17]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[17]_i_2__0 
       (.I0(\z_m_reg_n_0_[18] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[16] ),
        .O(\z_m[17]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[18]_i_1__1 
       (.I0(\product_reg_n_0_[44] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[20]_i_2__1_n_6 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[18]_i_2__0_n_0 ),
        .O(\z_m[18]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[18]_i_2__0 
       (.I0(\z_m_reg_n_0_[19] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[17] ),
        .O(\z_m[18]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[19]_i_1__1 
       (.I0(\product_reg_n_0_[45] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[20]_i_2__1_n_5 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[19]_i_2__0_n_0 ),
        .O(\z_m[19]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[19]_i_2__0 
       (.I0(\z_m_reg_n_0_[20] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[18] ),
        .O(\z_m[19]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[1]_i_1__1 
       (.I0(\product_reg_n_0_[27] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[4]_i_2__1_n_7 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[1]_i_2__0_n_0 ),
        .O(\z_m[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[1]_i_2__0 
       (.I0(\z_m_reg_n_0_[2] ),
        .I1(state_reg__0[0]),
        .I2(p_0_out[1]),
        .O(\z_m[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[20]_i_1__1 
       (.I0(\product_reg_n_0_[46] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[20]_i_2__1_n_4 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[20]_i_3__0_n_0 ),
        .O(\z_m[20]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[20]_i_3__0 
       (.I0(\z_m_reg_n_0_[21] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[19] ),
        .O(\z_m[20]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[21]_i_1__1 
       (.I0(\product_reg_n_0_[47] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[23]_i_4_n_7 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[21]_i_2__0_n_0 ),
        .O(\z_m[21]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[21]_i_2__0 
       (.I0(\z_m_reg_n_0_[22] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[20] ),
        .O(\z_m[21]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[22]_i_1__1 
       (.I0(\product_reg_n_0_[48] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[23]_i_4_n_6 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[22]_i_2__1_n_0 ),
        .O(\z_m[22]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[22]_i_2__1 
       (.I0(\z_m_reg_n_0_[23] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[21] ),
        .O(\z_m[22]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h300C040430000404)) 
    \z_m[23]_i_1__1 
       (.I0(\z_m[23]_i_3__0_n_0 ),
        .I1(state_reg__0[3]),
        .I2(state_reg__0[2]),
        .I3(state_reg__0[1]),
        .I4(state_reg__0[0]),
        .I5(\state[3]_i_5_n_0 ),
        .O(\z_m[23]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0C0C0C0000AAAA)) 
    \z_m[23]_i_2__1 
       (.I0(\z_m_reg_n_0_[22] ),
        .I1(\z_m_reg[23]_i_4_n_5 ),
        .I2(state_reg__0[2]),
        .I3(\product_reg_n_0_[49] ),
        .I4(state_reg__0[0]),
        .I5(state_reg__0[1]),
        .O(\z_m[23]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01FF0000)) 
    \z_m[23]_i_3__0 
       (.I0(round_bit_reg_n_0),
        .I1(sticky_reg_n_0),
        .I2(p_0_out[1]),
        .I3(p_0_out[0]),
        .I4(state_reg__0[1]),
        .I5(\z_m_reg_n_0_[23] ),
        .O(\z_m[23]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[2]_i_1__1 
       (.I0(\product_reg_n_0_[28] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[4]_i_2__1_n_6 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[2]_i_2__0_n_0 ),
        .O(\z_m[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[2]_i_2__0 
       (.I0(\z_m_reg_n_0_[3] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[1] ),
        .O(\z_m[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[3]_i_1__1 
       (.I0(\product_reg_n_0_[29] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[4]_i_2__1_n_5 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[3]_i_2__0_n_0 ),
        .O(\z_m[3]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[3]_i_2__0 
       (.I0(\z_m_reg_n_0_[4] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[2] ),
        .O(\z_m[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[4]_i_1__1 
       (.I0(\product_reg_n_0_[30] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[4]_i_2__1_n_4 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[4]_i_3__0_n_0 ),
        .O(\z_m[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[4]_i_3__0 
       (.I0(\z_m_reg_n_0_[5] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[3] ),
        .O(\z_m[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[5]_i_1__1 
       (.I0(\product_reg_n_0_[31] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[8]_i_2__1_n_7 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[5]_i_2__0_n_0 ),
        .O(\z_m[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[5]_i_2__0 
       (.I0(\z_m_reg_n_0_[6] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[4] ),
        .O(\z_m[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[6]_i_1__1 
       (.I0(\product_reg_n_0_[32] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[8]_i_2__1_n_6 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[6]_i_2__0_n_0 ),
        .O(\z_m[6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[6]_i_2__0 
       (.I0(\z_m_reg_n_0_[7] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[5] ),
        .O(\z_m[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[7]_i_1__1 
       (.I0(\product_reg_n_0_[33] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[8]_i_2__1_n_5 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[7]_i_2__0_n_0 ),
        .O(\z_m[7]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[7]_i_2__0 
       (.I0(\z_m_reg_n_0_[8] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[6] ),
        .O(\z_m[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[8]_i_1__1 
       (.I0(\product_reg_n_0_[34] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[8]_i_2__1_n_4 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[8]_i_3__0_n_0 ),
        .O(\z_m[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[8]_i_3__0 
       (.I0(\z_m_reg_n_0_[9] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[7] ),
        .O(\z_m[8]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \z_m[9]_i_1__1 
       (.I0(\product_reg_n_0_[35] ),
        .I1(state_reg__0[2]),
        .I2(\z_m_reg[12]_i_2__1_n_7 ),
        .I3(state_reg__0[1]),
        .I4(\z_m[9]_i_2__0_n_0 ),
        .O(\z_m[9]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \z_m[9]_i_2__0 
       (.I0(\z_m_reg_n_0_[10] ),
        .I1(state_reg__0[0]),
        .I2(\z_m_reg_n_0_[8] ),
        .O(\z_m[9]_i_2__0_n_0 ));
  FDRE \z_m_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[0]_i_1__1_n_0 ),
        .Q(p_0_out[1]),
        .R(1'b0));
  FDRE \z_m_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[10]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \z_m_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[11]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \z_m_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[12]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \z_m_reg[12]_i_2__1 
       (.CI(\z_m_reg[8]_i_2__1_n_0 ),
        .CO({\z_m_reg[12]_i_2__1_n_0 ,\NLW_z_m_reg[12]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[12]_i_2__1_n_4 ,\z_m_reg[12]_i_2__1_n_5 ,\z_m_reg[12]_i_2__1_n_6 ,\z_m_reg[12]_i_2__1_n_7 }),
        .S({\z_m_reg_n_0_[12] ,\z_m_reg_n_0_[11] ,\z_m_reg_n_0_[10] ,\z_m_reg_n_0_[9] }));
  FDRE \z_m_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[13]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \z_m_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[14]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \z_m_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[15]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \z_m_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[16]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \z_m_reg[16]_i_2__1 
       (.CI(\z_m_reg[12]_i_2__1_n_0 ),
        .CO({\z_m_reg[16]_i_2__1_n_0 ,\NLW_z_m_reg[16]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[16]_i_2__1_n_4 ,\z_m_reg[16]_i_2__1_n_5 ,\z_m_reg[16]_i_2__1_n_6 ,\z_m_reg[16]_i_2__1_n_7 }),
        .S({\z_m_reg_n_0_[16] ,\z_m_reg_n_0_[15] ,\z_m_reg_n_0_[14] ,\z_m_reg_n_0_[13] }));
  FDRE \z_m_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[17]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \z_m_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[18]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \z_m_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[19]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \z_m_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[1]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \z_m_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[20]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[20] ),
        .R(1'b0));
  CARRY4 \z_m_reg[20]_i_2__1 
       (.CI(\z_m_reg[16]_i_2__1_n_0 ),
        .CO({\z_m_reg[20]_i_2__1_n_0 ,\NLW_z_m_reg[20]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[20]_i_2__1_n_4 ,\z_m_reg[20]_i_2__1_n_5 ,\z_m_reg[20]_i_2__1_n_6 ,\z_m_reg[20]_i_2__1_n_7 }),
        .S({\z_m_reg_n_0_[20] ,\z_m_reg_n_0_[19] ,\z_m_reg_n_0_[18] ,\z_m_reg_n_0_[17] }));
  FDRE \z_m_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[21]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \z_m_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[22]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \z_m_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[23]_i_2__1_n_0 ),
        .Q(\z_m_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \z_m_reg[23]_i_4 
       (.CI(\z_m_reg[20]_i_2__1_n_0 ),
        .CO(\NLW_z_m_reg[23]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_z_m_reg[23]_i_4_O_UNCONNECTED [3],\z_m_reg[23]_i_4_n_5 ,\z_m_reg[23]_i_4_n_6 ,\z_m_reg[23]_i_4_n_7 }),
        .S({1'b0,\z_m_reg_n_0_[23] ,\z_m_reg_n_0_[22] ,\z_m_reg_n_0_[21] }));
  FDRE \z_m_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[2]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \z_m_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[3]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \z_m_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[4]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \z_m_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\z_m_reg[4]_i_2__1_n_0 ,\NLW_z_m_reg[4]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_out[1]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[4]_i_2__1_n_4 ,\z_m_reg[4]_i_2__1_n_5 ,\z_m_reg[4]_i_2__1_n_6 ,\z_m_reg[4]_i_2__1_n_7 }),
        .S({\z_m_reg_n_0_[4] ,\z_m_reg_n_0_[3] ,\z_m_reg_n_0_[2] ,\z_m_reg_n_0_[1] }));
  FDRE \z_m_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[5]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \z_m_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[6]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \z_m_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[7]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \z_m_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[8]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \z_m_reg[8]_i_2__1 
       (.CI(\z_m_reg[4]_i_2__1_n_0 ),
        .CO({\z_m_reg[8]_i_2__1_n_0 ,\NLW_z_m_reg[8]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\z_m_reg[8]_i_2__1_n_4 ,\z_m_reg[8]_i_2__1_n_5 ,\z_m_reg[8]_i_2__1_n_6 ,\z_m_reg[8]_i_2__1_n_7 }),
        .S({\z_m_reg_n_0_[8] ,\z_m_reg_n_0_[7] ,\z_m_reg_n_0_[6] ,\z_m_reg_n_0_[5] }));
  FDRE \z_m_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z_m[23]_i_1__1_n_0 ),
        .D(\z_m[9]_i_1__1_n_0 ),
        .Q(\z_m_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \z_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[0]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \z_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[10]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \z_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[11]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \z_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[12]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \z_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[13]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \z_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[14]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \z_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[15]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \z_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[16]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \z_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[17]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \z_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[18]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \z_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[19]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \z_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[1]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \z_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[20]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \z_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[21]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \z_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[22]_i_1__1_n_0 ),
        .Q(\z_reg_n_0_[22] ),
        .R(1'b0));
  FDSE \z_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[23]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[23] ),
        .S(\z[30]_i_1__3_n_0 ));
  FDSE \z_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[24]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[24] ),
        .S(\z[30]_i_1__3_n_0 ));
  FDSE \z_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[25]_i_1__3_n_0 ),
        .Q(\z_reg_n_0_[25] ),
        .S(\z[30]_i_1__3_n_0 ));
  FDSE \z_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[26]_i_1__3_n_0 ),
        .Q(\z_reg_n_0_[26] ),
        .S(\z[30]_i_1__3_n_0 ));
  FDSE \z_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[27]_i_1__3_n_0 ),
        .Q(\z_reg_n_0_[27] ),
        .S(\z[30]_i_1__3_n_0 ));
  FDSE \z_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[28]_i_1__3_n_0 ),
        .Q(\z_reg_n_0_[28] ),
        .S(\z[30]_i_1__3_n_0 ));
  FDSE \z_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[29]_i_1__3_n_0 ),
        .Q(\z_reg_n_0_[29] ),
        .S(\z[30]_i_1__3_n_0 ));
  CARRY4 \z_reg[29]_i_2 
       (.CI(1'b0),
        .CO({z29_in,\NLW_z_reg[29]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_z_reg[29]_i_2_O_UNCONNECTED [3:0]),
        .S({\z_e_reg_n_0_[9] ,\z[29]_i_4__0_n_0 ,\z[29]_i_5__0_n_0 ,\z[29]_i_6__0_n_0 }));
  FDRE \z_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[2]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[2] ),
        .R(1'b0));
  FDSE \z_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[30]_i_2__3_n_0 ),
        .Q(\z_reg_n_0_[30] ),
        .S(\z[30]_i_1__3_n_0 ));
  FDRE \z_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[31]_i_2__1_n_0 ),
        .Q(\z_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \z_reg[31]_i_14 
       (.CI(1'b0),
        .CO({state211_in,\NLW_z_reg[31]_i_14_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_z_reg[31]_i_14_O_UNCONNECTED [3:0]),
        .S({\b_e_reg_n_0_[9] ,\z[31]_i_26_n_0 ,\z[31]_i_27_n_0 ,\z[31]_i_28_n_0 }));
  CARRY4 \z_reg[31]_i_8 
       (.CI(1'b0),
        .CO({state213_in,\NLW_z_reg[31]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_z_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\a_e_reg_n_0_[9] ,\z[31]_i_20_n_0 ,\z[31]_i_21_n_0 ,\z[31]_i_22_n_0 }));
  FDRE \z_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[3]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \z_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[4]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \z_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[5]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \z_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[6]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \z_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[7]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \z_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[8]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \z_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\z[31]_i_1__3_n_0 ),
        .D(\z[9]_i_1__2_n_0 ),
        .Q(\z_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    z_s_i_1__1
       (.I0(b_s),
        .I1(a_s_reg_n_0),
        .O(z_s_i_1__1_n_0));
  FDRE z_s_reg
       (.C(ETH_CLK_OBUF),
        .CE(z_s),
        .D(z_s_i_1__1_n_0),
        .Q(z_s_reg_n_0),
        .R(1'b0));
endmodule

module pwm_audio
   (JC_IBUF,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF);
  output [0:0]JC_IBUF;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;

  wire \COUNT[10]_i_2_n_0 ;
  wire \COUNT[10]_i_4_n_0 ;
  wire \COUNT[10]_i_5_n_0 ;
  wire \COUNT[10]_i_6_n_0 ;
  wire \COUNT[9]_i_2_n_0 ;
  wire [10:0]COUNT_reg__0;
  wire ETH_CLK_OBUF;
  wire INTERNAL_RST_reg;
  wire [0:0]JC_IBUF;
  wire STATE;
  wire STATE_i_1_n_0;
  wire STATE_reg_n_0;
  wire S_DATA_IN_ACK_i_1_n_0;
  wire [10:0]p_0_in;

  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__4 
       (.I0(COUNT_reg__0[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \COUNT[10]_i_1 
       (.I0(JC_IBUF),
        .I1(STATE_reg_n_0),
        .O(STATE));
  LUT2 #(
    .INIT(4'h2)) 
    \COUNT[10]_i_2 
       (.I0(STATE_reg_n_0),
        .I1(\COUNT[10]_i_4_n_0 ),
        .O(\COUNT[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[10]_i_3 
       (.I0(COUNT_reg__0[10]),
        .I1(\COUNT[10]_i_5_n_0 ),
        .I2(COUNT_reg__0[9]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \COUNT[10]_i_4 
       (.I0(COUNT_reg__0[2]),
        .I1(COUNT_reg__0[3]),
        .I2(COUNT_reg__0[6]),
        .I3(COUNT_reg__0[5]),
        .I4(COUNT_reg__0[7]),
        .I5(\COUNT[10]_i_6_n_0 ),
        .O(\COUNT[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \COUNT[10]_i_5 
       (.I0(COUNT_reg__0[8]),
        .I1(COUNT_reg__0[7]),
        .I2(\COUNT[9]_i_2_n_0 ),
        .I3(COUNT_reg__0[6]),
        .I4(COUNT_reg__0[5]),
        .O(\COUNT[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \COUNT[10]_i_6 
       (.I0(COUNT_reg__0[9]),
        .I1(COUNT_reg__0[10]),
        .I2(COUNT_reg__0[4]),
        .I3(COUNT_reg__0[8]),
        .I4(COUNT_reg__0[0]),
        .I5(COUNT_reg__0[1]),
        .O(\COUNT[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__4 
       (.I0(COUNT_reg__0[0]),
        .I1(COUNT_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT[2]_i_1__3 
       (.I0(COUNT_reg__0[0]),
        .I1(COUNT_reg__0[1]),
        .I2(COUNT_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[3]_i_1__2 
       (.I0(COUNT_reg__0[3]),
        .I1(COUNT_reg__0[0]),
        .I2(COUNT_reg__0[1]),
        .I3(COUNT_reg__0[2]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__2 
       (.I0(COUNT_reg__0[1]),
        .I1(COUNT_reg__0[0]),
        .I2(COUNT_reg__0[3]),
        .I3(COUNT_reg__0[2]),
        .I4(COUNT_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[5]_i_1__2 
       (.I0(COUNT_reg__0[5]),
        .I1(COUNT_reg__0[1]),
        .I2(COUNT_reg__0[0]),
        .I3(COUNT_reg__0[3]),
        .I4(COUNT_reg__0[2]),
        .I5(COUNT_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[6]_i_1__2 
       (.I0(COUNT_reg__0[6]),
        .I1(\COUNT[9]_i_2_n_0 ),
        .I2(COUNT_reg__0[5]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[7]_i_1__2 
       (.I0(COUNT_reg__0[7]),
        .I1(COUNT_reg__0[5]),
        .I2(COUNT_reg__0[6]),
        .I3(\COUNT[9]_i_2_n_0 ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \COUNT[8]_i_1 
       (.I0(COUNT_reg__0[8]),
        .I1(COUNT_reg__0[7]),
        .I2(\COUNT[9]_i_2_n_0 ),
        .I3(COUNT_reg__0[6]),
        .I4(COUNT_reg__0[5]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[9]_i_1 
       (.I0(COUNT_reg__0[9]),
        .I1(COUNT_reg__0[5]),
        .I2(COUNT_reg__0[6]),
        .I3(\COUNT[9]_i_2_n_0 ),
        .I4(COUNT_reg__0[7]),
        .I5(COUNT_reg__0[8]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \COUNT[9]_i_2 
       (.I0(COUNT_reg__0[4]),
        .I1(COUNT_reg__0[2]),
        .I2(COUNT_reg__0[3]),
        .I3(COUNT_reg__0[0]),
        .I4(COUNT_reg__0[1]),
        .O(\COUNT[9]_i_2_n_0 ));
  FDRE \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[0]),
        .Q(COUNT_reg__0[0]),
        .R(STATE));
  FDRE \COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[10]),
        .Q(COUNT_reg__0[10]),
        .R(STATE));
  FDRE \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[1]),
        .Q(COUNT_reg__0[1]),
        .R(STATE));
  FDRE \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[2]),
        .Q(COUNT_reg__0[2]),
        .R(STATE));
  FDRE \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[3]),
        .Q(COUNT_reg__0[3]),
        .R(STATE));
  FDRE \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[4]),
        .Q(COUNT_reg__0[4]),
        .R(STATE));
  FDRE \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[5]),
        .Q(COUNT_reg__0[5]),
        .R(STATE));
  FDRE \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[6]),
        .Q(COUNT_reg__0[6]),
        .R(STATE));
  FDRE \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[7]),
        .Q(COUNT_reg__0[7]),
        .R(STATE));
  FDRE \COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[8]),
        .Q(COUNT_reg__0[8]),
        .R(STATE));
  FDRE \COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_2_n_0 ),
        .D(p_0_in[9]),
        .Q(COUNT_reg__0[9]),
        .R(STATE));
  LUT3 #(
    .INIT(8'h4E)) 
    STATE_i_1
       (.I0(STATE_reg_n_0),
        .I1(JC_IBUF),
        .I2(\COUNT[10]_i_4_n_0 ),
        .O(STATE_i_1_n_0));
  FDRE STATE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(STATE_i_1_n_0),
        .Q(STATE_reg_n_0),
        .R(INTERNAL_RST_reg));
  LUT3 #(
    .INIT(8'h09)) 
    S_DATA_IN_ACK_i_1
       (.I0(STATE_reg_n_0),
        .I1(JC_IBUF),
        .I2(INTERNAL_RST_reg),
        .O(S_DATA_IN_ACK_i_1_n_0));
  FDRE S_DATA_IN_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_DATA_IN_ACK_i_1_n_0),
        .Q(JC_IBUF),
        .R(1'b0));
endmodule

module rmii_ethernet
   (TXEN_OBUF,
    TXD_OBUF,
    ETH_CLK_OBUF,
    RXDV_IBUF,
    RXER_IBUF,
    INTERNAL_RST_reg,
    D);
  output TXEN_OBUF;
  output [1:0]TXD_OBUF;
  input ETH_CLK_OBUF;
  input RXDV_IBUF;
  input RXER_IBUF;
  input INTERNAL_RST_reg;
  input [1:0]D;

  wire DONE;
  wire DONE_DEL;
  wire DONE_SYNC;
  wire DONE_i_1_n_0;
  wire ETH_CLK_OBUF;
  wire GO;
  wire GO_DEL;
  wire GO_SYNC;
  wire GO_i_1_n_0;
  wire INTERNAL_RST_reg;
  wire NEXTCRC32_D80108_out;
  wire NEXTCRC32_D80177_out;
  wire NEXTCRC32_D80181_out;
  wire NEXTCRC32_D80189_out;
  wire NEXTCRC32_D80195_out;
  wire NEXTCRC32_D80203_out;
  wire NEXTCRC32_D80217_out;
  wire NEXTCRC32_D8070_out;
  wire NEXTCRC32_D8074_out;
  wire \PREAMBLE_COUNT[0]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[1]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[2]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[3]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_2_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_3_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_4_n_0 ;
  wire \PREAMBLE_COUNT_reg_n_0_[0] ;
  wire \PREAMBLE_COUNT_reg_n_0_[1] ;
  wire \PREAMBLE_COUNT_reg_n_0_[2] ;
  wire \PREAMBLE_COUNT_reg_n_0_[3] ;
  wire \PREAMBLE_COUNT_reg_n_0_[4] ;
  wire S_TX_ACK_i_1_n_0;
  wire S_TX_ACK_reg_n_0;
  wire \TXD[0]_i_10_n_0 ;
  wire \TXD[0]_i_11_n_0 ;
  wire \TXD[0]_i_1_n_0 ;
  wire \TXD[0]_i_2_n_0 ;
  wire \TXD[0]_i_3_n_0 ;
  wire \TXD[0]_i_6_n_0 ;
  wire \TXD[0]_i_7_n_0 ;
  wire \TXD[0]_i_8_n_0 ;
  wire \TXD[0]_i_9_n_0 ;
  wire \TXD[1]_i_10_n_0 ;
  wire \TXD[1]_i_11_n_0 ;
  wire \TXD[1]_i_12_n_0 ;
  wire \TXD[1]_i_1_n_0 ;
  wire \TXD[1]_i_2_n_0 ;
  wire \TXD[1]_i_3_n_0 ;
  wire \TXD[1]_i_4_n_0 ;
  wire \TXD[1]_i_7_n_0 ;
  wire \TXD[1]_i_8_n_0 ;
  wire \TXD[1]_i_9_n_0 ;
  wire [1:0]TXD_OBUF;
  wire \TXD_reg[0]_i_4_n_0 ;
  wire \TXD_reg[0]_i_5_n_0 ;
  wire \TXD_reg[1]_i_5_n_0 ;
  wire \TXD_reg[1]_i_6_n_0 ;
  wire TXEN_OBUF;
  wire TXEN_i_1_n_0;
  wire \TX_CRC[0]_i_1_n_0 ;
  wire \TX_CRC[10]_i_3_n_0 ;
  wire \TX_CRC[10]_i_4_n_0 ;
  wire \TX_CRC[10]_i_5_n_0 ;
  wire \TX_CRC[11]_i_1_n_0 ;
  wire \TX_CRC[11]_i_2_n_0 ;
  wire \TX_CRC[11]_i_3_n_0 ;
  wire \TX_CRC[11]_i_4_n_0 ;
  wire \TX_CRC[12]_i_1_n_0 ;
  wire \TX_CRC[12]_i_2_n_0 ;
  wire \TX_CRC[12]_i_3_n_0 ;
  wire \TX_CRC[12]_i_4_n_0 ;
  wire \TX_CRC[12]_i_5_n_0 ;
  wire \TX_CRC[12]_i_6_n_0 ;
  wire \TX_CRC[12]_i_7_n_0 ;
  wire \TX_CRC[13]_i_3_n_0 ;
  wire \TX_CRC[13]_i_4_n_0 ;
  wire \TX_CRC[13]_i_5_n_0 ;
  wire \TX_CRC[14]_i_2_n_0 ;
  wire \TX_CRC[14]_i_3_n_0 ;
  wire \TX_CRC[14]_i_4_n_0 ;
  wire \TX_CRC[14]_i_5_n_0 ;
  wire \TX_CRC[15]_i_1_n_0 ;
  wire \TX_CRC[15]_i_2_n_0 ;
  wire \TX_CRC[15]_i_3_n_0 ;
  wire \TX_CRC[15]_i_4_n_0 ;
  wire \TX_CRC[15]_i_5_n_0 ;
  wire \TX_CRC[16]_i_1_n_0 ;
  wire \TX_CRC[16]_i_2_n_0 ;
  wire \TX_CRC[16]_i_3_n_0 ;
  wire \TX_CRC[17]_i_3_n_0 ;
  wire \TX_CRC[17]_i_5_n_0 ;
  wire \TX_CRC[18]_i_2_n_0 ;
  wire \TX_CRC[18]_i_3_n_0 ;
  wire \TX_CRC[19]_i_1_n_0 ;
  wire \TX_CRC[19]_i_2_n_0 ;
  wire \TX_CRC[1]_i_2_n_0 ;
  wire \TX_CRC[1]_i_5_n_0 ;
  wire \TX_CRC[20]_i_1_n_0 ;
  wire \TX_CRC[21]_i_1_n_0 ;
  wire \TX_CRC[22]_i_1_n_0 ;
  wire \TX_CRC[23]_i_2_n_0 ;
  wire \TX_CRC[24]_i_3_n_0 ;
  wire \TX_CRC[24]_i_4_n_0 ;
  wire \TX_CRC[24]_i_5_n_0 ;
  wire \TX_CRC[25]_i_2_n_0 ;
  wire \TX_CRC[25]_i_3_n_0 ;
  wire \TX_CRC[26]_i_1_n_0 ;
  wire \TX_CRC[26]_i_2_n_0 ;
  wire \TX_CRC[26]_i_3_n_0 ;
  wire \TX_CRC[26]_i_4_n_0 ;
  wire \TX_CRC[27]_i_2_n_0 ;
  wire \TX_CRC[27]_i_3_n_0 ;
  wire \TX_CRC[27]_i_4_n_0 ;
  wire \TX_CRC[28]_i_2_n_0 ;
  wire \TX_CRC[28]_i_3_n_0 ;
  wire \TX_CRC[29]_i_2_n_0 ;
  wire \TX_CRC[29]_i_3_n_0 ;
  wire \TX_CRC[29]_i_4_n_0 ;
  wire \TX_CRC[29]_i_5_n_0 ;
  wire \TX_CRC[2]_i_1_n_0 ;
  wire \TX_CRC[2]_i_2_n_0 ;
  wire \TX_CRC[2]_i_3_n_0 ;
  wire \TX_CRC[2]_i_4_n_0 ;
  wire \TX_CRC[2]_i_5_n_0 ;
  wire \TX_CRC[30]_i_2_n_0 ;
  wire \TX_CRC[30]_i_3_n_0 ;
  wire \TX_CRC[31]_i_1_n_0 ;
  wire \TX_CRC[31]_i_2_n_0 ;
  wire \TX_CRC[31]_i_3_n_0 ;
  wire \TX_CRC[3]_i_3_n_0 ;
  wire \TX_CRC[3]_i_4_n_0 ;
  wire \TX_CRC[4]_i_2_n_0 ;
  wire \TX_CRC[4]_i_3_n_0 ;
  wire \TX_CRC[4]_i_4_n_0 ;
  wire \TX_CRC[4]_i_5_n_0 ;
  wire \TX_CRC[5]_i_4_n_0 ;
  wire \TX_CRC[5]_i_5_n_0 ;
  wire \TX_CRC[5]_i_6_n_0 ;
  wire \TX_CRC[6]_i_2_n_0 ;
  wire \TX_CRC[6]_i_3_n_0 ;
  wire \TX_CRC[6]_i_4_n_0 ;
  wire \TX_CRC[6]_i_5_n_0 ;
  wire \TX_CRC[7]_i_1_n_0 ;
  wire \TX_CRC[7]_i_2_n_0 ;
  wire \TX_CRC[7]_i_3_n_0 ;
  wire \TX_CRC[7]_i_4_n_0 ;
  wire \TX_CRC[8]_i_1_n_0 ;
  wire \TX_CRC[9]_i_1_n_0 ;
  wire \TX_CRC[9]_i_2_n_0 ;
  wire \TX_CRC[9]_i_3_n_0 ;
  wire \TX_CRC[9]_i_4_n_0 ;
  wire \TX_CRC_reg[10]_i_1_n_0 ;
  wire \TX_CRC_reg[13]_i_1_n_0 ;
  wire \TX_CRC_reg[14]_i_1_n_0 ;
  wire \TX_CRC_reg[17]_i_1_n_0 ;
  wire \TX_CRC_reg[18]_i_1_n_0 ;
  wire \TX_CRC_reg[1]_i_1_n_0 ;
  wire \TX_CRC_reg[23]_i_1_n_0 ;
  wire \TX_CRC_reg[24]_i_1_n_0 ;
  wire \TX_CRC_reg[25]_i_1_n_0 ;
  wire \TX_CRC_reg[27]_i_1_n_0 ;
  wire \TX_CRC_reg[28]_i_1_n_0 ;
  wire \TX_CRC_reg[29]_i_1_n_0 ;
  wire \TX_CRC_reg[30]_i_1_n_0 ;
  wire \TX_CRC_reg[3]_i_1_n_0 ;
  wire \TX_CRC_reg[4]_i_1_n_0 ;
  wire \TX_CRC_reg[5]_i_1_n_0 ;
  wire \TX_CRC_reg[6]_i_1_n_0 ;
  wire \TX_CRC_reg_n_0_[0] ;
  wire \TX_CRC_reg_n_0_[10] ;
  wire \TX_CRC_reg_n_0_[11] ;
  wire \TX_CRC_reg_n_0_[12] ;
  wire \TX_CRC_reg_n_0_[13] ;
  wire \TX_CRC_reg_n_0_[14] ;
  wire \TX_CRC_reg_n_0_[15] ;
  wire \TX_CRC_reg_n_0_[16] ;
  wire \TX_CRC_reg_n_0_[17] ;
  wire \TX_CRC_reg_n_0_[18] ;
  wire \TX_CRC_reg_n_0_[19] ;
  wire \TX_CRC_reg_n_0_[20] ;
  wire \TX_CRC_reg_n_0_[21] ;
  wire \TX_CRC_reg_n_0_[22] ;
  wire \TX_CRC_reg_n_0_[23] ;
  wire \TX_CRC_reg_n_0_[8] ;
  wire \TX_CRC_reg_n_0_[9] ;
  wire [10:1]TX_IN_COUNT;
  wire \TX_IN_COUNT[10]_i_1_n_0 ;
  wire \TX_IN_COUNT[10]_i_2_n_0 ;
  wire \TX_IN_COUNT[10]_i_3_n_0 ;
  wire \TX_IN_COUNT[10]_i_4_n_0 ;
  wire \TX_IN_COUNT[1]_i_1_n_0 ;
  wire \TX_IN_COUNT[2]_i_1_n_0 ;
  wire \TX_IN_COUNT[3]_i_1_n_0 ;
  wire \TX_IN_COUNT[4]_i_1_n_0 ;
  wire \TX_IN_COUNT[5]_i_1_n_0 ;
  wire \TX_IN_COUNT[6]_i_1_n_0 ;
  wire \TX_IN_COUNT[7]_i_1_n_0 ;
  wire \TX_IN_COUNT[8]_i_1_n_0 ;
  wire \TX_IN_COUNT[9]_i_1_n_0 ;
  wire TX_MEMORY_reg_ENBWREN_cooolgate_en_sig_9;
  wire TX_MEMORY_reg_n_59;
  wire TX_MEMORY_reg_n_67;
  wire [0:0]TX_OUT_COUNT0_in;
  wire \TX_OUT_COUNT[10]_i_1_n_0 ;
  wire \TX_OUT_COUNT[10]_i_2_n_0 ;
  wire \TX_OUT_COUNT[10]_i_3_n_0 ;
  wire \TX_OUT_COUNT[10]_i_4_n_0 ;
  wire \TX_OUT_COUNT[10]_i_5_n_0 ;
  wire \TX_OUT_COUNT[10]_i_6_n_0 ;
  wire \TX_OUT_COUNT[10]_i_7_n_0 ;
  wire \TX_OUT_COUNT[10]_i_8_n_0 ;
  wire \TX_OUT_COUNT[1]_i_1_n_0 ;
  wire \TX_OUT_COUNT[2]_i_1_n_0 ;
  wire \TX_OUT_COUNT[3]_i_1_n_0 ;
  wire \TX_OUT_COUNT[4]_i_1_n_0 ;
  wire \TX_OUT_COUNT[5]_i_1_n_0 ;
  wire \TX_OUT_COUNT[6]_i_1_n_0 ;
  wire \TX_OUT_COUNT[7]_i_1_n_0 ;
  wire \TX_OUT_COUNT[8]_i_1_n_0 ;
  wire \TX_OUT_COUNT[8]_i_2_n_0 ;
  wire \TX_OUT_COUNT[9]_i_1_n_0 ;
  wire \TX_OUT_COUNT_reg_n_0_[0] ;
  wire \TX_OUT_COUNT_reg_n_0_[10] ;
  wire \TX_OUT_COUNT_reg_n_0_[1] ;
  wire \TX_OUT_COUNT_reg_n_0_[2] ;
  wire \TX_OUT_COUNT_reg_n_0_[3] ;
  wire \TX_OUT_COUNT_reg_n_0_[4] ;
  wire \TX_OUT_COUNT_reg_n_0_[5] ;
  wire \TX_OUT_COUNT_reg_n_0_[6] ;
  wire \TX_OUT_COUNT_reg_n_0_[7] ;
  wire \TX_OUT_COUNT_reg_n_0_[8] ;
  wire \TX_OUT_COUNT_reg_n_0_[9] ;
  wire \TX_PACKET_STATE[0]_i_1_n_0 ;
  wire \TX_PACKET_STATE[1]_i_10_n_0 ;
  wire \TX_PACKET_STATE[1]_i_11_n_0 ;
  wire \TX_PACKET_STATE[1]_i_12_n_0 ;
  wire \TX_PACKET_STATE[1]_i_13_n_0 ;
  wire \TX_PACKET_STATE[1]_i_1_n_0 ;
  wire \TX_PACKET_STATE[1]_i_4_n_0 ;
  wire \TX_PACKET_STATE[1]_i_5_n_0 ;
  wire \TX_PACKET_STATE[1]_i_6_n_0 ;
  wire \TX_PACKET_STATE[1]_i_7_n_0 ;
  wire \TX_PACKET_STATE[1]_i_8_n_0 ;
  wire \TX_PACKET_STATE[1]_i_9_n_0 ;
  wire \TX_PACKET_STATE_reg[1]_i_2_n_2 ;
  wire \TX_PACKET_STATE_reg[1]_i_3_n_0 ;
  wire \TX_PACKET_STATE_reg_n_0_[0] ;
  wire \TX_PACKET_STATE_reg_n_0_[1] ;
  wire \TX_PHY_STATE[0]_i_1_n_0 ;
  wire \TX_PHY_STATE[1]_i_1_n_0 ;
  wire \TX_PHY_STATE[2]_i_1_n_0 ;
  wire \TX_PHY_STATE[2]_i_2_n_0 ;
  wire \TX_PHY_STATE[2]_i_3_n_0 ;
  wire \TX_PHY_STATE[2]_i_4_n_0 ;
  wire \TX_PHY_STATE[3]_i_1_n_0 ;
  wire \TX_PHY_STATE[3]_i_2_n_0 ;
  wire \TX_PHY_STATE[3]_i_3_n_0 ;
  wire \TX_PHY_STATE[3]_i_4_n_0 ;
  wire \TX_PHY_STATE[3]_i_5_n_0 ;
  wire \TX_PHY_STATE[4]_i_1_n_0 ;
  wire \TX_PHY_STATE[4]_i_2_n_0 ;
  wire \TX_PHY_STATE[4]_i_3_n_0 ;
  wire \TX_PHY_STATE[4]_i_4_n_0 ;
  wire \TX_PHY_STATE_reg_n_0_[0] ;
  wire \TX_PHY_STATE_reg_n_0_[1] ;
  wire \TX_PHY_STATE_reg_n_0_[2] ;
  wire \TX_PHY_STATE_reg_n_0_[3] ;
  wire \TX_PHY_STATE_reg_n_0_[4] ;
  wire [10:0]TX_READ_ADDRESS;
  wire [10:1]TX_READ_ADDRESS0;
  wire \TX_READ_ADDRESS_rep[0]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_2_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_4_n_0 ;
  wire TX_WRITE;
  wire [10:0]TX_WRITE_ADDRESS;
  wire \TX_WRITE_ADDRESS[0]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[10]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[10]_i_2_n_0 ;
  wire \TX_WRITE_ADDRESS[10]_i_3_n_0 ;
  wire \TX_WRITE_ADDRESS[1]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[2]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[3]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[4]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[5]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[5]_i_2_n_0 ;
  wire \TX_WRITE_ADDRESS[6]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[7]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[8]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[9]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[9]_i_2_n_0 ;
  wire [10:0]TX_WRITE_ADDRESS_DEL;
  wire TX_WRITE_i_1_n_0;
  wire p_0_in167_in;
  wire p_0_in66_in;
  wire p_168_in;
  wire [1:0]p_16_in;
  wire [1:0]p_17_in;
  wire [1:0]p_18_in;
  wire p_1_in126_in;
  wire p_1_in128_in;
  wire p_1_in130_in;
  wire p_1_in132_in;
  wire p_1_in133_in;
  wire p_1_in135_in;
  wire p_1_in136_in;
  wire p_202_in;
  wire [1:0]p_20_in;
  wire p_214_in;
  wire [1:0]p_21_in;
  wire p_222_in;
  wire p_224_in;
  wire [1:0]p_22_in;
  wire [7:0]slv1_out;
  wire NLW_TX_MEMORY_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_DBITERR_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_REGCEAREGCE_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_REGCEB_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_TX_MEMORY_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_TX_MEMORY_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_TX_MEMORY_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_TX_MEMORY_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_TX_MEMORY_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_TX_MEMORY_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_TX_PACKET_STATE_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_TX_PACKET_STATE_reg[1]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_TX_PACKET_STATE_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_TX_PACKET_STATE_reg[1]_i_3_O_UNCONNECTED ;

  FDRE DONE_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(DONE),
        .Q(DONE_DEL),
        .R(1'b0));
  FDRE DONE_SYNC_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(DONE_DEL),
        .Q(DONE_SYNC),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    DONE_i_1
       (.I0(GO_SYNC),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[1] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .I5(DONE),
        .O(DONE_i_1_n_0));
  FDRE DONE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(DONE_i_1_n_0),
        .Q(DONE),
        .R(INTERNAL_RST_reg));
  FDRE GO_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GO),
        .Q(GO_DEL),
        .R(1'b0));
  FDRE GO_SYNC_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GO_DEL),
        .Q(GO_SYNC),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    GO_i_1
       (.I0(DONE_SYNC),
        .I1(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I3(GO),
        .O(GO_i_1_n_0));
  FDRE GO_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GO_i_1_n_0),
        .Q(GO),
        .R(INTERNAL_RST_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \PREAMBLE_COUNT[0]_i_1 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .O(\PREAMBLE_COUNT[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \PREAMBLE_COUNT[1]_i_1 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .O(\PREAMBLE_COUNT[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDDD00000020)) 
    \PREAMBLE_COUNT[2]_i_1 
       (.I0(\PREAMBLE_COUNT[4]_i_4_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I4(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I5(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .O(\PREAMBLE_COUNT[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \PREAMBLE_COUNT[3]_i_1 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I2(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .O(\PREAMBLE_COUNT[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \PREAMBLE_COUNT[4]_i_1 
       (.I0(\PREAMBLE_COUNT[4]_i_4_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PREAMBLE_COUNT[4]_i_2 
       (.I0(\PREAMBLE_COUNT[4]_i_4_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .O(\PREAMBLE_COUNT[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \PREAMBLE_COUNT[4]_i_3 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I2(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .I4(\PREAMBLE_COUNT_reg_n_0_[4] ),
        .O(\PREAMBLE_COUNT[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001110100)) 
    \PREAMBLE_COUNT[4]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE[4]_i_4_n_0 ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(GO_SYNC),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\PREAMBLE_COUNT[4]_i_4_n_0 ));
  FDSE \PREAMBLE_COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[0]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDSE \PREAMBLE_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[1]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDRE \PREAMBLE_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PREAMBLE_COUNT[2]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDSE \PREAMBLE_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[3]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDSE \PREAMBLE_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[4]_i_3_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[4] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAE55)) 
    S_TX_ACK_i_1
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(\TX_PACKET_STATE_reg[1]_i_2_n_2 ),
        .I3(S_TX_ACK_reg_n_0),
        .O(S_TX_ACK_i_1_n_0));
  FDRE S_TX_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_TX_ACK_i_1_n_0),
        .Q(S_TX_ACK_reg_n_0),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \TXD[0]_i_1 
       (.I0(\TXD[0]_i_2_n_0 ),
        .I1(\TXD[1]_i_3_n_0 ),
        .I2(TXD_OBUF[0]),
        .O(\TXD[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[0]_i_10 
       (.I0(p_18_in[0]),
        .I1(TX_MEMORY_reg_n_67),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_20_in[0]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_21_in[0]),
        .O(\TXD[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \TXD[0]_i_11 
       (.I0(slv1_out[5]),
        .I1(slv1_out[7]),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_16_in[0]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_17_in[0]),
        .O(\TXD[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[0]_i_2 
       (.I0(\TXD[0]_i_3_n_0 ),
        .I1(\TXD_reg[0]_i_4_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TXD_reg[0]_i_5_n_0 ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TXD[0]_i_6_n_0 ),
        .O(\TXD[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \TXD[0]_i_3 
       (.I0(p_1_in126_in),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(p_1_in130_in),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TXD[0]_i_7_n_0 ),
        .O(\TXD[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFFFFF)) 
    \TXD[0]_i_6 
       (.I0(TX_MEMORY_reg_n_59),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(p_22_in[0]),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TXD[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[0]_i_7 
       (.I0(p_1_in133_in),
        .I1(p_1_in136_in),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[9] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[11] ),
        .O(\TXD[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[0]_i_8 
       (.I0(\TX_CRC_reg_n_0_[21] ),
        .I1(\TX_CRC_reg_n_0_[23] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(slv1_out[1]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(slv1_out[3]),
        .O(\TXD[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[0]_i_9 
       (.I0(\TX_CRC_reg_n_0_[13] ),
        .I1(\TX_CRC_reg_n_0_[15] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[17] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[19] ),
        .O(\TXD[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \TXD[1]_i_1 
       (.I0(\TXD[1]_i_2_n_0 ),
        .I1(\TXD[1]_i_3_n_0 ),
        .I2(TXD_OBUF[1]),
        .O(\TXD[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[1]_i_10 
       (.I0(\TX_CRC_reg_n_0_[12] ),
        .I1(\TX_CRC_reg_n_0_[14] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[16] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[18] ),
        .O(\TXD[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[1]_i_11 
       (.I0(p_18_in[1]),
        .I1(p_0_in66_in),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_20_in[1]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_21_in[1]),
        .O(\TXD[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \TXD[1]_i_12 
       (.I0(slv1_out[4]),
        .I1(slv1_out[6]),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_16_in[1]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_17_in[1]),
        .O(\TXD[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[1]_i_2 
       (.I0(\TXD[1]_i_4_n_0 ),
        .I1(\TXD_reg[1]_i_5_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TXD_reg[1]_i_6_n_0 ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TXD[1]_i_7_n_0 ),
        .O(\TXD[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFE)) 
    \TXD[1]_i_3 
       (.I0(\TX_PHY_STATE_reg_n_0_[0] ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[1] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .O(\TXD[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \TXD[1]_i_4 
       (.I0(\TX_CRC_reg_n_0_[0] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(p_1_in128_in),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TXD[1]_i_8_n_0 ),
        .O(\TXD[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA8882808)) 
    \TXD[1]_i_7 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_0_in167_in),
        .I4(p_22_in[1]),
        .O(\TXD[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[1]_i_8 
       (.I0(p_1_in132_in),
        .I1(p_1_in135_in),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[8] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[10] ),
        .O(\TXD[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[1]_i_9 
       (.I0(\TX_CRC_reg_n_0_[20] ),
        .I1(\TX_CRC_reg_n_0_[22] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(slv1_out[0]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(slv1_out[2]),
        .O(\TXD[1]_i_9_n_0 ));
  FDRE \TXD_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TXD[0]_i_1_n_0 ),
        .Q(TXD_OBUF[0]),
        .R(INTERNAL_RST_reg));
  MUXF7 \TXD_reg[0]_i_4 
       (.I0(\TXD[0]_i_8_n_0 ),
        .I1(\TXD[0]_i_9_n_0 ),
        .O(\TXD_reg[0]_i_4_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  MUXF7 \TXD_reg[0]_i_5 
       (.I0(\TXD[0]_i_10_n_0 ),
        .I1(\TXD[0]_i_11_n_0 ),
        .O(\TXD_reg[0]_i_5_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDRE \TXD_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TXD[1]_i_1_n_0 ),
        .Q(TXD_OBUF[1]),
        .R(INTERNAL_RST_reg));
  MUXF7 \TXD_reg[1]_i_5 
       (.I0(\TXD[1]_i_9_n_0 ),
        .I1(\TXD[1]_i_10_n_0 ),
        .O(\TXD_reg[1]_i_5_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  MUXF7 \TXD_reg[1]_i_6 
       (.I0(\TXD[1]_i_11_n_0 ),
        .I1(\TXD[1]_i_12_n_0 ),
        .O(\TXD_reg[1]_i_6_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7F7FFFFF00000100)) 
    TXEN_i_1
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .I5(TXEN_OBUF),
        .O(TXEN_i_1_n_0));
  FDRE TXEN_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TXEN_i_1_n_0),
        .Q(TXEN_OBUF),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h8BB8744774478BB8)) 
    \TX_CRC[0]_i_1 
       (.I0(\TX_CRC[12]_i_3_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(p_0_in167_in),
        .I3(p_20_in[1]),
        .I4(slv1_out[6]),
        .I5(slv1_out[0]),
        .O(\TX_CRC[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[10]_i_2 
       (.I0(p_21_in[1]),
        .I1(p_20_in[1]),
        .I2(\TX_CRC[10]_i_4_n_0 ),
        .I3(p_21_in[0]),
        .I4(p_22_in[0]),
        .O(NEXTCRC32_D80189_out));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[10]_i_3 
       (.I0(slv1_out[2]),
        .I1(slv1_out[3]),
        .I2(p_18_in[0]),
        .I3(slv1_out[0]),
        .I4(\TX_CRC[10]_i_5_n_0 ),
        .O(\TX_CRC[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[10]_i_4 
       (.I0(p_1_in128_in),
        .I1(slv1_out[5]),
        .I2(slv1_out[0]),
        .I3(slv1_out[3]),
        .I4(slv1_out[2]),
        .O(\TX_CRC[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[10]_i_5 
       (.I0(slv1_out[5]),
        .I1(p_1_in128_in),
        .I2(p_16_in[1]),
        .I3(p_17_in[1]),
        .I4(p_17_in[0]),
        .O(\TX_CRC[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0660F990F99F066)) 
    \TX_CRC[11]_i_1 
       (.I0(p_21_in[0]),
        .I1(\TX_CRC[11]_i_2_n_0 ),
        .I2(\TX_CRC[11]_i_3_n_0 ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(p_1_in130_in),
        .I5(slv1_out[4]),
        .O(\TX_CRC[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[11]_i_2 
       (.I0(p_22_in[1]),
        .I1(p_20_in[1]),
        .I2(slv1_out[0]),
        .I3(slv1_out[1]),
        .I4(slv1_out[3]),
        .I5(p_20_in[0]),
        .O(\TX_CRC[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[11]_i_3 
       (.I0(p_16_in[1]),
        .I1(p_17_in[0]),
        .I2(slv1_out[0]),
        .I3(p_16_in[0]),
        .I4(slv1_out[1]),
        .I5(\TX_CRC[11]_i_4_n_0 ),
        .O(\TX_CRC[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[11]_i_4 
       (.I0(slv1_out[3]),
        .I1(p_18_in[1]),
        .O(\TX_CRC[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h960096FF96FF9600)) 
    \TX_CRC[12]_i_1 
       (.I0(\TX_CRC[12]_i_2_n_0 ),
        .I1(\TX_CRC[12]_i_3_n_0 ),
        .I2(\TX_CRC[12]_i_4_n_0 ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_CRC[12]_i_5_n_0 ),
        .I5(\TX_CRC[12]_i_6_n_0 ),
        .O(\TX_CRC[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[12]_i_2 
       (.I0(p_18_in[0]),
        .I1(p_16_in[0]),
        .O(\TX_CRC[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[12]_i_3 
       (.I0(p_16_in[1]),
        .I1(p_0_in66_in),
        .O(\TX_CRC[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[12]_i_4 
       (.I0(p_17_in[1]),
        .I1(p_1_in132_in),
        .I2(slv1_out[5]),
        .I3(p_18_in[1]),
        .I4(\TX_CRC[12]_i_7_n_0 ),
        .O(\TX_CRC[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[12]_i_5 
       (.I0(p_22_in[0]),
        .I1(p_20_in[0]),
        .O(\TX_CRC[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[12]_i_6 
       (.I0(\TX_CRC[2]_i_4_n_0 ),
        .I1(p_20_in[1]),
        .I2(\TX_CRC[12]_i_7_n_0 ),
        .I3(slv1_out[5]),
        .I4(p_1_in132_in),
        .I5(p_22_in[1]),
        .O(\TX_CRC[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[12]_i_7 
       (.I0(slv1_out[6]),
        .I1(slv1_out[2]),
        .I2(slv1_out[0]),
        .I3(slv1_out[1]),
        .I4(slv1_out[4]),
        .O(\TX_CRC[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[13]_i_2 
       (.I0(\TX_CRC[2]_i_4_n_0 ),
        .I1(p_20_in[0]),
        .I2(p_22_in[0]),
        .I3(\TX_CRC[13]_i_4_n_0 ),
        .I4(p_21_in[0]),
        .I5(TX_MEMORY_reg_n_59),
        .O(NEXTCRC32_D80195_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[13]_i_3 
       (.I0(\TX_CRC[13]_i_5_n_0 ),
        .I1(TX_MEMORY_reg_n_67),
        .I2(p_18_in[0]),
        .I3(\TX_CRC[13]_i_4_n_0 ),
        .I4(p_0_in66_in),
        .I5(p_16_in[0]),
        .O(\TX_CRC[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[13]_i_4 
       (.I0(\TX_CRC[3]_i_4_n_0 ),
        .I1(slv1_out[1]),
        .I2(slv1_out[5]),
        .I3(slv1_out[6]),
        .I4(p_1_in133_in),
        .O(\TX_CRC[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[13]_i_5 
       (.I0(p_17_in[0]),
        .I1(p_17_in[1]),
        .O(\TX_CRC[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[14]_i_2 
       (.I0(p_21_in[1]),
        .I1(p_0_in167_in),
        .I2(p_21_in[0]),
        .I3(\TX_CRC[14]_i_4_n_0 ),
        .I4(TX_MEMORY_reg_n_59),
        .I5(p_22_in[1]),
        .O(\TX_CRC[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[14]_i_3 
       (.I0(p_18_in[1]),
        .I1(slv1_out[3]),
        .I2(p_17_in[1]),
        .I3(\TX_CRC[14]_i_5_n_0 ),
        .I4(TX_MEMORY_reg_n_67),
        .I5(p_0_in66_in),
        .O(\TX_CRC[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[14]_i_4 
       (.I0(p_1_in135_in),
        .I1(slv1_out[7]),
        .I2(slv1_out[4]),
        .I3(slv1_out[3]),
        .I4(slv1_out[6]),
        .I5(slv1_out[2]),
        .O(\TX_CRC[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[14]_i_5 
       (.I0(p_17_in[0]),
        .I1(slv1_out[2]),
        .I2(slv1_out[6]),
        .I3(slv1_out[4]),
        .I4(slv1_out[7]),
        .I5(p_1_in135_in),
        .O(\TX_CRC[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9F90606F909F6F60)) 
    \TX_CRC[15]_i_1 
       (.I0(\TX_CRC[15]_i_2_n_0 ),
        .I1(\TX_CRC[15]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_CRC[15]_i_4_n_0 ),
        .I4(slv1_out[3]),
        .I5(\TX_CRC[15]_i_5_n_0 ),
        .O(\TX_CRC[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[15]_i_2 
       (.I0(p_18_in[1]),
        .I1(slv1_out[4]),
        .O(\TX_CRC[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[15]_i_3 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(p_17_in[0]),
        .I2(slv1_out[5]),
        .I3(p_18_in[0]),
        .I4(slv1_out[7]),
        .I5(p_1_in136_in),
        .O(\TX_CRC[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[15]_i_4 
       (.I0(slv1_out[4]),
        .I1(p_22_in[1]),
        .O(\TX_CRC[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[15]_i_5 
       (.I0(p_21_in[0]),
        .I1(p_22_in[0]),
        .I2(slv1_out[5]),
        .I3(TX_MEMORY_reg_n_59),
        .I4(slv1_out[7]),
        .I5(p_1_in136_in),
        .O(\TX_CRC[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9F90606F909F6F60)) 
    \TX_CRC[16]_i_1 
       (.I0(p_18_in[1]),
        .I1(\TX_CRC[16]_i_2_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(slv1_out[4]),
        .I4(slv1_out[0]),
        .I5(\TX_CRC[16]_i_3_n_0 ),
        .O(\TX_CRC[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[16]_i_2 
       (.I0(p_18_in[0]),
        .I1(slv1_out[4]),
        .I2(slv1_out[5]),
        .I3(\TX_CRC_reg_n_0_[8] ),
        .I4(p_16_in[1]),
        .O(\TX_CRC[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[16]_i_3 
       (.I0(p_20_in[1]),
        .I1(p_22_in[1]),
        .I2(p_22_in[0]),
        .I3(slv1_out[5]),
        .I4(\TX_CRC_reg_n_0_[8] ),
        .O(\TX_CRC[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[17]_i_2 
       (.I0(slv1_out[1]),
        .I1(p_0_in167_in),
        .I2(p_22_in[0]),
        .I3(slv1_out[5]),
        .I4(p_202_in),
        .I5(p_20_in[0]),
        .O(NEXTCRC32_D80203_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[17]_i_3 
       (.I0(\TX_CRC[17]_i_5_n_0 ),
        .I1(slv1_out[6]),
        .I2(\TX_CRC_reg_n_0_[9] ),
        .I3(slv1_out[5]),
        .I4(slv1_out[1]),
        .I5(p_18_in[0]),
        .O(\TX_CRC[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[17]_i_4 
       (.I0(slv1_out[6]),
        .I1(\TX_CRC_reg_n_0_[9] ),
        .O(p_202_in));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[17]_i_5 
       (.I0(p_0_in66_in),
        .I1(p_16_in[0]),
        .O(\TX_CRC[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[18]_i_2 
       (.I0(slv1_out[2]),
        .I1(\TX_CRC[2]_i_4_n_0 ),
        .I2(slv1_out[6]),
        .I3(TX_MEMORY_reg_n_59),
        .I4(\TX_CRC_reg_n_0_[10] ),
        .I5(slv1_out[7]),
        .O(\TX_CRC[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[18]_i_3 
       (.I0(\TX_CRC[29]_i_5_n_0 ),
        .I1(slv1_out[7]),
        .I2(\TX_CRC_reg_n_0_[10] ),
        .I3(slv1_out[6]),
        .I4(slv1_out[2]),
        .I5(p_17_in[1]),
        .O(\TX_CRC[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9F90909F606F6F60)) 
    \TX_CRC[19]_i_1 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(p_17_in[0]),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(TX_MEMORY_reg_n_59),
        .I4(p_21_in[0]),
        .I5(\TX_CRC[19]_i_2_n_0 ),
        .O(\TX_CRC[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \TX_CRC[19]_i_2 
       (.I0(\TX_CRC_reg_n_0_[11] ),
        .I1(slv1_out[7]),
        .I2(slv1_out[3]),
        .O(\TX_CRC[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[1]_i_2 
       (.I0(p_0_in167_in),
        .I1(p_20_in[0]),
        .I2(p_20_in[1]),
        .I3(\TX_CRC[24]_i_4_n_0 ),
        .I4(TX_MEMORY_reg_n_59),
        .I5(p_168_in),
        .O(\TX_CRC[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[1]_i_3 
       (.I0(\TX_CRC[1]_i_5_n_0 ),
        .I1(slv1_out[1]),
        .I2(slv1_out[7]),
        .I3(TX_MEMORY_reg_n_67),
        .I4(slv1_out[0]),
        .O(NEXTCRC32_D8070_out));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[1]_i_4 
       (.I0(slv1_out[0]),
        .I1(slv1_out[6]),
        .O(p_168_in));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[1]_i_5 
       (.I0(p_16_in[0]),
        .I1(slv1_out[6]),
        .I2(p_0_in66_in),
        .I3(p_16_in[1]),
        .O(\TX_CRC[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB84747B8)) 
    \TX_CRC[20]_i_1 
       (.I0(p_18_in[1]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(p_22_in[1]),
        .I3(slv1_out[4]),
        .I4(\TX_CRC_reg_n_0_[12] ),
        .O(\TX_CRC[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB84747B8)) 
    \TX_CRC[21]_i_1 
       (.I0(p_18_in[0]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(p_22_in[0]),
        .I3(\TX_CRC_reg_n_0_[13] ),
        .I4(slv1_out[5]),
        .O(\TX_CRC[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB84747B8)) 
    \TX_CRC[22]_i_1 
       (.I0(p_16_in[1]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(p_20_in[1]),
        .I3(\TX_CRC_reg_n_0_[14] ),
        .I4(slv1_out[0]),
        .O(\TX_CRC[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[23]_i_2 
       (.I0(p_20_in[1]),
        .I1(slv1_out[0]),
        .I2(p_20_in[0]),
        .I3(p_0_in167_in),
        .I4(p_214_in),
        .I5(slv1_out[6]),
        .O(\TX_CRC[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[23]_i_3 
       (.I0(\TX_CRC[12]_i_3_n_0 ),
        .I1(slv1_out[6]),
        .I2(p_16_in[0]),
        .I3(slv1_out[0]),
        .I4(slv1_out[1]),
        .I5(\TX_CRC_reg_n_0_[15] ),
        .O(NEXTCRC32_D80108_out));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[23]_i_4 
       (.I0(slv1_out[1]),
        .I1(\TX_CRC_reg_n_0_[15] ),
        .O(p_214_in));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[24]_i_2 
       (.I0(\TX_CRC[24]_i_4_n_0 ),
        .I1(TX_MEMORY_reg_n_59),
        .I2(slv1_out[2]),
        .I3(\TX_CRC_reg_n_0_[16] ),
        .I4(p_20_in[0]),
        .I5(p_21_in[1]),
        .O(NEXTCRC32_D80217_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[24]_i_3 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(p_16_in[0]),
        .I2(\TX_CRC_reg_n_0_[16] ),
        .I3(slv1_out[2]),
        .I4(slv1_out[7]),
        .I5(\TX_CRC[24]_i_5_n_0 ),
        .O(\TX_CRC[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[24]_i_4 
       (.I0(slv1_out[7]),
        .I1(slv1_out[1]),
        .O(\TX_CRC[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[24]_i_5 
       (.I0(slv1_out[1]),
        .I1(p_17_in[1]),
        .O(\TX_CRC[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[25]_i_2 
       (.I0(slv1_out[3]),
        .I1(\TX_CRC_reg_n_0_[17] ),
        .I2(slv1_out[2]),
        .I3(p_21_in[1]),
        .I4(p_21_in[0]),
        .O(\TX_CRC[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[25]_i_3 
       (.I0(slv1_out[2]),
        .I1(p_17_in[1]),
        .I2(slv1_out[3]),
        .I3(\TX_CRC_reg_n_0_[17] ),
        .I4(p_17_in[0]),
        .O(\TX_CRC[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996FFFF69960000)) 
    \TX_CRC[26]_i_1 
       (.I0(p_16_in[1]),
        .I1(\TX_CRC[26]_i_2_n_0 ),
        .I2(p_0_in66_in),
        .I3(p_17_in[0]),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .I5(\TX_CRC[26]_i_3_n_0 ),
        .O(\TX_CRC[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[26]_i_2 
       (.I0(p_18_in[1]),
        .I1(slv1_out[6]),
        .I2(slv1_out[3]),
        .I3(slv1_out[0]),
        .I4(\TX_CRC_reg_n_0_[18] ),
        .I5(slv1_out[4]),
        .O(\TX_CRC[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[26]_i_3 
       (.I0(p_0_in167_in),
        .I1(p_20_in[1]),
        .I2(\TX_CRC[26]_i_4_n_0 ),
        .I3(p_22_in[1]),
        .O(\TX_CRC[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[26]_i_4 
       (.I0(p_21_in[0]),
        .I1(slv1_out[6]),
        .I2(slv1_out[3]),
        .I3(slv1_out[0]),
        .I4(\TX_CRC_reg_n_0_[18] ),
        .I5(slv1_out[4]),
        .O(\TX_CRC[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[27]_i_2 
       (.I0(p_22_in[1]),
        .I1(slv1_out[1]),
        .I2(\TX_CRC[12]_i_5_n_0 ),
        .I3(\TX_CRC[27]_i_4_n_0 ),
        .I4(p_222_in),
        .I5(TX_MEMORY_reg_n_59),
        .O(\TX_CRC[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[27]_i_3 
       (.I0(slv1_out[1]),
        .I1(\TX_CRC[12]_i_2_n_0 ),
        .I2(p_18_in[1]),
        .I3(\TX_CRC[27]_i_4_n_0 ),
        .I4(TX_MEMORY_reg_n_67),
        .I5(p_222_in),
        .O(\TX_CRC[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[27]_i_4 
       (.I0(slv1_out[7]),
        .I1(slv1_out[4]),
        .O(\TX_CRC[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[27]_i_5 
       (.I0(slv1_out[5]),
        .I1(\TX_CRC_reg_n_0_[19] ),
        .O(p_222_in));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[28]_i_2 
       (.I0(slv1_out[2]),
        .I1(p_0_in167_in),
        .I2(p_22_in[0]),
        .I3(slv1_out[5]),
        .I4(p_224_in),
        .I5(p_21_in[1]),
        .O(\TX_CRC[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[28]_i_3 
       (.I0(slv1_out[2]),
        .I1(slv1_out[5]),
        .I2(p_18_in[0]),
        .I3(p_17_in[1]),
        .I4(p_0_in66_in),
        .I5(p_224_in),
        .O(\TX_CRC[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[28]_i_4 
       (.I0(slv1_out[6]),
        .I1(\TX_CRC_reg_n_0_[20] ),
        .O(p_224_in));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[29]_i_2 
       (.I0(\TX_CRC[29]_i_4_n_0 ),
        .I1(p_0_in167_in),
        .I2(p_21_in[0]),
        .I3(\TX_CRC_reg_n_0_[21] ),
        .I4(slv1_out[7]),
        .I5(TX_MEMORY_reg_n_59),
        .O(\TX_CRC[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[29]_i_3 
       (.I0(slv1_out[6]),
        .I1(\TX_CRC[29]_i_5_n_0 ),
        .I2(slv1_out[3]),
        .I3(p_17_in[0]),
        .I4(\TX_CRC_reg_n_0_[21] ),
        .I5(slv1_out[7]),
        .O(\TX_CRC[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[29]_i_4 
       (.I0(slv1_out[3]),
        .I1(slv1_out[6]),
        .O(\TX_CRC[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[29]_i_5 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(p_0_in66_in),
        .O(\TX_CRC[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4B78784B784B4B78)) 
    \TX_CRC[2]_i_1 
       (.I0(\TX_CRC[2]_i_2_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(slv1_out[0]),
        .I3(\TX_CRC[2]_i_3_n_0 ),
        .I4(p_20_in[0]),
        .I5(\TX_CRC[2]_i_4_n_0 ),
        .O(\TX_CRC[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[2]_i_2 
       (.I0(p_0_in66_in),
        .I1(p_16_in[0]),
        .I2(TX_MEMORY_reg_n_67),
        .I3(\TX_CRC[2]_i_5_n_0 ),
        .I4(p_16_in[1]),
        .I5(p_17_in[1]),
        .O(\TX_CRC[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[2]_i_3 
       (.I0(p_20_in[1]),
        .I1(TX_MEMORY_reg_n_59),
        .I2(slv1_out[2]),
        .I3(slv1_out[1]),
        .I4(slv1_out[7]),
        .I5(slv1_out[6]),
        .O(\TX_CRC[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[2]_i_4 
       (.I0(p_0_in167_in),
        .I1(p_21_in[1]),
        .O(\TX_CRC[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[2]_i_5 
       (.I0(slv1_out[6]),
        .I1(slv1_out[7]),
        .I2(slv1_out[1]),
        .I3(slv1_out[2]),
        .O(\TX_CRC[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[30]_i_2 
       (.I0(p_22_in[1]),
        .I1(slv1_out[4]),
        .I2(TX_MEMORY_reg_n_59),
        .I3(slv1_out[7]),
        .I4(\TX_CRC_reg_n_0_[22] ),
        .O(\TX_CRC[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[30]_i_3 
       (.I0(slv1_out[4]),
        .I1(p_18_in[1]),
        .I2(slv1_out[7]),
        .I3(\TX_CRC_reg_n_0_[22] ),
        .I4(TX_MEMORY_reg_n_67),
        .O(\TX_CRC[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \TX_CRC[31]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_CRC[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10101000)) 
    \TX_CRC[31]_i_2 
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE_reg_n_0_[1] ),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_CRC[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB84747B8)) 
    \TX_CRC[31]_i_3 
       (.I0(p_18_in[0]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(p_22_in[0]),
        .I3(\TX_CRC_reg_n_0_[23] ),
        .I4(slv1_out[5]),
        .O(\TX_CRC[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[3]_i_2 
       (.I0(p_21_in[1]),
        .I1(TX_MEMORY_reg_n_59),
        .I2(p_21_in[0]),
        .I3(\TX_CRC[3]_i_4_n_0 ),
        .I4(slv1_out[1]),
        .I5(p_20_in[0]),
        .O(NEXTCRC32_D80177_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[3]_i_3 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(p_16_in[0]),
        .I2(p_17_in[0]),
        .I3(\TX_CRC[3]_i_4_n_0 ),
        .I4(slv1_out[1]),
        .I5(p_17_in[1]),
        .O(\TX_CRC[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \TX_CRC[3]_i_4 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[3]),
        .O(\TX_CRC[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[4]_i_2 
       (.I0(p_21_in[1]),
        .I1(p_0_in167_in),
        .I2(\TX_CRC[4]_i_4_n_0 ),
        .I3(p_22_in[1]),
        .I4(p_21_in[0]),
        .O(\TX_CRC[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[4]_i_3 
       (.I0(slv1_out[4]),
        .I1(slv1_out[3]),
        .I2(slv1_out[0]),
        .I3(p_18_in[1]),
        .I4(\TX_CRC[4]_i_5_n_0 ),
        .O(\TX_CRC[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[4]_i_4 
       (.I0(p_20_in[1]),
        .I1(slv1_out[2]),
        .I2(slv1_out[6]),
        .I3(slv1_out[3]),
        .I4(slv1_out[0]),
        .I5(slv1_out[4]),
        .O(\TX_CRC[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[4]_i_5 
       (.I0(p_17_in[1]),
        .I1(slv1_out[6]),
        .I2(slv1_out[2]),
        .I3(p_17_in[0]),
        .I4(p_16_in[1]),
        .I5(p_0_in66_in),
        .O(\TX_CRC[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[5]_i_2 
       (.I0(p_0_in167_in),
        .I1(p_20_in[1]),
        .I2(\TX_CRC[5]_i_4_n_0 ),
        .I3(p_21_in[0]),
        .I4(p_22_in[0]),
        .O(NEXTCRC32_D80181_out));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[5]_i_3 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(p_17_in[0]),
        .I2(p_16_in[1]),
        .I3(p_0_in66_in),
        .I4(\TX_CRC[5]_i_5_n_0 ),
        .O(NEXTCRC32_D8074_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[5]_i_4 
       (.I0(p_20_in[0]),
        .I1(TX_MEMORY_reg_n_59),
        .I2(\TX_CRC[5]_i_6_n_0 ),
        .I3(slv1_out[1]),
        .I4(\TX_CRC[27]_i_4_n_0 ),
        .I5(p_22_in[1]),
        .O(\TX_CRC[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[5]_i_5 
       (.I0(\TX_CRC[12]_i_2_n_0 ),
        .I1(slv1_out[1]),
        .I2(slv1_out[4]),
        .I3(slv1_out[7]),
        .I4(\TX_CRC[5]_i_6_n_0 ),
        .I5(p_18_in[1]),
        .O(\TX_CRC[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[5]_i_6 
       (.I0(slv1_out[0]),
        .I1(slv1_out[5]),
        .I2(slv1_out[6]),
        .I3(slv1_out[3]),
        .O(\TX_CRC[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[6]_i_2 
       (.I0(p_20_in[0]),
        .I1(p_22_in[0]),
        .I2(p_22_in[1]),
        .I3(\TX_CRC[6]_i_4_n_0 ),
        .I4(TX_MEMORY_reg_n_59),
        .I5(\TX_CRC[2]_i_4_n_0 ),
        .O(\TX_CRC[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[6]_i_3 
       (.I0(p_18_in[0]),
        .I1(p_16_in[0]),
        .I2(slv1_out[2]),
        .I3(slv1_out[6]),
        .I4(p_17_in[1]),
        .I5(\TX_CRC[6]_i_5_n_0 ),
        .O(\TX_CRC[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[6]_i_4 
       (.I0(slv1_out[4]),
        .I1(slv1_out[7]),
        .I2(slv1_out[1]),
        .I3(slv1_out[5]),
        .I4(slv1_out[6]),
        .I5(slv1_out[2]),
        .O(\TX_CRC[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[6]_i_5 
       (.I0(p_0_in66_in),
        .I1(TX_MEMORY_reg_n_67),
        .I2(\TX_CRC[27]_i_4_n_0 ),
        .I3(slv1_out[5]),
        .I4(slv1_out[1]),
        .I5(p_18_in[1]),
        .O(\TX_CRC[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h690096FF69FF9600)) 
    \TX_CRC[7]_i_1 
       (.I0(slv1_out[5]),
        .I1(p_18_in[0]),
        .I2(\TX_CRC[7]_i_2_n_0 ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_CRC[7]_i_3_n_0 ),
        .I5(\TX_CRC[7]_i_4_n_0 ),
        .O(\TX_CRC[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[7]_i_2 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(p_16_in[1]),
        .I2(p_17_in[1]),
        .I3(p_17_in[0]),
        .O(\TX_CRC[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[7]_i_3 
       (.I0(slv1_out[3]),
        .I1(slv1_out[2]),
        .I2(slv1_out[7]),
        .I3(slv1_out[0]),
        .O(\TX_CRC[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[7]_i_4 
       (.I0(p_20_in[1]),
        .I1(p_21_in[1]),
        .I2(slv1_out[5]),
        .I3(TX_MEMORY_reg_n_59),
        .I4(p_21_in[0]),
        .I5(p_22_in[0]),
        .O(\TX_CRC[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0660F990F99F066)) 
    \TX_CRC[8]_i_1 
       (.I0(p_21_in[0]),
        .I1(\TX_CRC[11]_i_2_n_0 ),
        .I2(\TX_CRC[11]_i_3_n_0 ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_CRC_reg_n_0_[0] ),
        .I5(slv1_out[4]),
        .O(\TX_CRC[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B88BB88B8BB8)) 
    \TX_CRC[9]_i_1 
       (.I0(\TX_CRC[9]_i_2_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(p_22_in[1]),
        .I3(slv1_out[1]),
        .I4(slv1_out[4]),
        .I5(\TX_CRC[9]_i_3_n_0 ),
        .O(\TX_CRC[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[9]_i_2 
       (.I0(p_18_in[0]),
        .I1(p_16_in[0]),
        .I2(slv1_out[5]),
        .I3(p_1_in126_in),
        .I4(\TX_CRC[9]_i_4_n_0 ),
        .O(\TX_CRC[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[9]_i_3 
       (.I0(p_22_in[0]),
        .I1(p_20_in[0]),
        .I2(slv1_out[2]),
        .I3(p_21_in[1]),
        .I4(slv1_out[5]),
        .I5(p_1_in126_in),
        .O(\TX_CRC[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[9]_i_4 
       (.I0(slv1_out[2]),
        .I1(p_17_in[1]),
        .I2(slv1_out[4]),
        .I3(slv1_out[1]),
        .I4(p_18_in[1]),
        .O(\TX_CRC[9]_i_4_n_0 ));
  FDSE \TX_CRC_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[0]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[0] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[10]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[10] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[10]_i_1 
       (.I0(NEXTCRC32_D80189_out),
        .I1(\TX_CRC[10]_i_3_n_0 ),
        .O(\TX_CRC_reg[10]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[11]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[11] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[12]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[12] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[13]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[13] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[13]_i_1 
       (.I0(NEXTCRC32_D80195_out),
        .I1(\TX_CRC[13]_i_3_n_0 ),
        .O(\TX_CRC_reg[13]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[14]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[14] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[14]_i_1 
       (.I0(\TX_CRC[14]_i_2_n_0 ),
        .I1(\TX_CRC[14]_i_3_n_0 ),
        .O(\TX_CRC_reg[14]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[15]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[15] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[16]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[16] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[17]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[17] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[17]_i_1 
       (.I0(NEXTCRC32_D80203_out),
        .I1(\TX_CRC[17]_i_3_n_0 ),
        .O(\TX_CRC_reg[17]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[18]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[18] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[18]_i_1 
       (.I0(\TX_CRC[18]_i_2_n_0 ),
        .I1(\TX_CRC[18]_i_3_n_0 ),
        .O(\TX_CRC_reg[18]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[19]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[19] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[1]_i_1_n_0 ),
        .Q(p_1_in126_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[1]_i_1 
       (.I0(\TX_CRC[1]_i_2_n_0 ),
        .I1(NEXTCRC32_D8070_out),
        .O(\TX_CRC_reg[1]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[20]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[20] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[21]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[21] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[22]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[22] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[23]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[23] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[23]_i_1 
       (.I0(\TX_CRC[23]_i_2_n_0 ),
        .I1(NEXTCRC32_D80108_out),
        .O(\TX_CRC_reg[23]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[24]_i_1_n_0 ),
        .Q(slv1_out[0]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[24]_i_1 
       (.I0(NEXTCRC32_D80217_out),
        .I1(\TX_CRC[24]_i_3_n_0 ),
        .O(\TX_CRC_reg[24]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[25]_i_1_n_0 ),
        .Q(slv1_out[1]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[25]_i_1 
       (.I0(\TX_CRC[25]_i_2_n_0 ),
        .I1(\TX_CRC[25]_i_3_n_0 ),
        .O(\TX_CRC_reg[25]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[26]_i_1_n_0 ),
        .Q(slv1_out[2]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[27]_i_1_n_0 ),
        .Q(slv1_out[3]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[27]_i_1 
       (.I0(\TX_CRC[27]_i_2_n_0 ),
        .I1(\TX_CRC[27]_i_3_n_0 ),
        .O(\TX_CRC_reg[27]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[28]_i_1_n_0 ),
        .Q(slv1_out[4]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[28]_i_1 
       (.I0(\TX_CRC[28]_i_2_n_0 ),
        .I1(\TX_CRC[28]_i_3_n_0 ),
        .O(\TX_CRC_reg[28]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[29]_i_1_n_0 ),
        .Q(slv1_out[5]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[29]_i_1 
       (.I0(\TX_CRC[29]_i_2_n_0 ),
        .I1(\TX_CRC[29]_i_3_n_0 ),
        .O(\TX_CRC_reg[29]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[2]_i_1_n_0 ),
        .Q(p_1_in128_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[30]_i_1_n_0 ),
        .Q(slv1_out[6]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[30]_i_1 
       (.I0(\TX_CRC[30]_i_2_n_0 ),
        .I1(\TX_CRC[30]_i_3_n_0 ),
        .O(\TX_CRC_reg[30]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[31]_i_3_n_0 ),
        .Q(slv1_out[7]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[3]_i_1_n_0 ),
        .Q(p_1_in130_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[3]_i_1 
       (.I0(NEXTCRC32_D80177_out),
        .I1(\TX_CRC[3]_i_3_n_0 ),
        .O(\TX_CRC_reg[3]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[4]_i_1_n_0 ),
        .Q(p_1_in132_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[4]_i_1 
       (.I0(\TX_CRC[4]_i_2_n_0 ),
        .I1(\TX_CRC[4]_i_3_n_0 ),
        .O(\TX_CRC_reg[4]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[5]_i_1_n_0 ),
        .Q(p_1_in133_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[5]_i_1 
       (.I0(NEXTCRC32_D80181_out),
        .I1(NEXTCRC32_D8074_out),
        .O(\TX_CRC_reg[5]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[6]_i_1_n_0 ),
        .Q(p_1_in135_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[6]_i_1 
       (.I0(\TX_CRC[6]_i_2_n_0 ),
        .I1(\TX_CRC[6]_i_3_n_0 ),
        .O(\TX_CRC_reg[6]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[7]_i_1_n_0 ),
        .Q(p_1_in136_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[8]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[8] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[9]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[9] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \TX_IN_COUNT[10]_i_1 
       (.I0(S_TX_ACK_reg_n_0),
        .I1(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .O(\TX_IN_COUNT[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \TX_IN_COUNT[10]_i_2 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(S_TX_ACK_reg_n_0),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I3(\TX_PACKET_STATE_reg[1]_i_2_n_2 ),
        .O(\TX_IN_COUNT[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \TX_IN_COUNT[10]_i_3 
       (.I0(TX_IN_COUNT[10]),
        .I1(TX_IN_COUNT[9]),
        .I2(TX_IN_COUNT[8]),
        .I3(TX_IN_COUNT[7]),
        .I4(\TX_IN_COUNT[10]_i_4_n_0 ),
        .O(\TX_IN_COUNT[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \TX_IN_COUNT[10]_i_4 
       (.I0(TX_IN_COUNT[5]),
        .I1(TX_IN_COUNT[3]),
        .I2(TX_IN_COUNT[1]),
        .I3(TX_IN_COUNT[2]),
        .I4(TX_IN_COUNT[4]),
        .I5(TX_IN_COUNT[6]),
        .O(\TX_IN_COUNT[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFBF0444)) 
    \TX_IN_COUNT[1]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(S_TX_ACK_reg_n_0),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I3(\TX_PACKET_STATE_reg[1]_i_2_n_2 ),
        .I4(TX_IN_COUNT[1]),
        .O(\TX_IN_COUNT[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCFDFCF00002000)) 
    \TX_IN_COUNT[2]_i_1 
       (.I0(TX_IN_COUNT[1]),
        .I1(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I2(S_TX_ACK_reg_n_0),
        .I3(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I4(\TX_PACKET_STATE_reg[1]_i_2_n_2 ),
        .I5(TX_IN_COUNT[2]),
        .O(\TX_IN_COUNT[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \TX_IN_COUNT[3]_i_1 
       (.I0(TX_IN_COUNT[3]),
        .I1(TX_IN_COUNT[2]),
        .I2(TX_IN_COUNT[1]),
        .O(\TX_IN_COUNT[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \TX_IN_COUNT[4]_i_1 
       (.I0(TX_IN_COUNT[4]),
        .I1(TX_IN_COUNT[3]),
        .I2(TX_IN_COUNT[1]),
        .I3(TX_IN_COUNT[2]),
        .O(\TX_IN_COUNT[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \TX_IN_COUNT[5]_i_1 
       (.I0(TX_IN_COUNT[5]),
        .I1(TX_IN_COUNT[4]),
        .I2(TX_IN_COUNT[2]),
        .I3(TX_IN_COUNT[1]),
        .I4(TX_IN_COUNT[3]),
        .O(\TX_IN_COUNT[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \TX_IN_COUNT[6]_i_1 
       (.I0(TX_IN_COUNT[6]),
        .I1(TX_IN_COUNT[5]),
        .I2(TX_IN_COUNT[3]),
        .I3(TX_IN_COUNT[1]),
        .I4(TX_IN_COUNT[2]),
        .I5(TX_IN_COUNT[4]),
        .O(\TX_IN_COUNT[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \TX_IN_COUNT[7]_i_1 
       (.I0(TX_IN_COUNT[7]),
        .I1(\TX_IN_COUNT[10]_i_4_n_0 ),
        .O(\TX_IN_COUNT[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \TX_IN_COUNT[8]_i_1 
       (.I0(TX_IN_COUNT[8]),
        .I1(TX_IN_COUNT[7]),
        .I2(\TX_IN_COUNT[10]_i_4_n_0 ),
        .O(\TX_IN_COUNT[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \TX_IN_COUNT[9]_i_1 
       (.I0(TX_IN_COUNT[9]),
        .I1(\TX_IN_COUNT[10]_i_4_n_0 ),
        .I2(TX_IN_COUNT[7]),
        .I3(TX_IN_COUNT[8]),
        .O(\TX_IN_COUNT[9]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[10]_i_3_n_0 ),
        .Q(TX_IN_COUNT[10]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_IN_COUNT[1]_i_1_n_0 ),
        .Q(TX_IN_COUNT[1]),
        .R(1'b0));
  FDRE \TX_IN_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_IN_COUNT[2]_i_1_n_0 ),
        .Q(TX_IN_COUNT[2]),
        .R(1'b0));
  FDRE \TX_IN_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[3]_i_1_n_0 ),
        .Q(TX_IN_COUNT[3]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[4]_i_1_n_0 ),
        .Q(TX_IN_COUNT[4]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[5]_i_1_n_0 ),
        .Q(TX_IN_COUNT[5]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[6]_i_1_n_0 ),
        .Q(TX_IN_COUNT[6]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[7]_i_1_n_0 ),
        .Q(TX_IN_COUNT[7]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[8]_i_1_n_0 ),
        .Q(TX_IN_COUNT[8]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[9]_i_1_n_0 ),
        .Q(TX_IN_COUNT[9]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "16400" *) 
  (* RTL_RAM_NAME = "TX_MEMORY" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    TX_MEMORY_reg
       (.ADDRARDADDR({1'b1,TX_WRITE_ADDRESS_DEL,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,TX_READ_ADDRESS,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_TX_MEMORY_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_TX_MEMORY_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(ETH_CLK_OBUF),
        .DBITERR(NLW_TX_MEMORY_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_TX_MEMORY_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_TX_MEMORY_reg_DOBDO_UNCONNECTED[31:16],p_20_in,p_21_in,p_22_in,p_0_in167_in,TX_MEMORY_reg_n_59,p_16_in,p_17_in,p_18_in,p_0_in66_in,TX_MEMORY_reg_n_67}),
        .DOPADOP(NLW_TX_MEMORY_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_TX_MEMORY_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_TX_MEMORY_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(TX_WRITE),
        .ENBWREN(TX_MEMORY_reg_ENBWREN_cooolgate_en_sig_9),
        .INJECTDBITERR(NLW_TX_MEMORY_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_TX_MEMORY_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_TX_MEMORY_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_TX_MEMORY_reg_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_TX_MEMORY_reg_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_TX_MEMORY_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff35)) 
    TX_MEMORY_reg_ENBWREN_cooolgate_en_gate_17
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE[4]_i_2_n_0 ),
        .I2(\TX_PHY_STATE[4]_i_1_n_0 ),
        .I3(INTERNAL_RST_reg),
        .O(TX_MEMORY_reg_ENBWREN_cooolgate_en_sig_9));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \TX_OUT_COUNT[0]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(TX_OUT_COUNT0_in));
  LUT6 #(
    .INIT(64'h00000000AA100010)) 
    \TX_OUT_COUNT[10]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[3] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(GO_SYNC),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_OUT_COUNT[10]_i_3_n_0 ),
        .I5(\TX_OUT_COUNT[10]_i_4_n_0 ),
        .O(\TX_OUT_COUNT[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hE133)) 
    \TX_OUT_COUNT[10]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[9] ),
        .I1(\TX_OUT_COUNT[10]_i_5_n_0 ),
        .I2(\TX_OUT_COUNT_reg_n_0_[10] ),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \TX_OUT_COUNT[10]_i_3 
       (.I0(\TX_OUT_COUNT[10]_i_6_n_0 ),
        .I1(\TX_OUT_COUNT[10]_i_7_n_0 ),
        .I2(\TX_OUT_COUNT[10]_i_8_n_0 ),
        .I3(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[2] ),
        .O(\TX_OUT_COUNT[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \TX_OUT_COUNT[10]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .O(\TX_OUT_COUNT[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEF0F0F0F0)) 
    \TX_OUT_COUNT[10]_i_5 
       (.I0(\TX_OUT_COUNT_reg_n_0_[7] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[5] ),
        .I2(\TX_OUT_COUNT[8]_i_2_n_0 ),
        .I3(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[8] ),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \TX_OUT_COUNT[10]_i_6 
       (.I0(\TX_OUT_COUNT_reg_n_0_[3] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[4] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[5] ),
        .O(\TX_OUT_COUNT[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_OUT_COUNT[10]_i_7 
       (.I0(\TX_OUT_COUNT_reg_n_0_[10] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[9] ),
        .O(\TX_OUT_COUNT[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \TX_OUT_COUNT[10]_i_8 
       (.I0(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[8] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[7] ),
        .O(\TX_OUT_COUNT[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    \TX_OUT_COUNT[1]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hE1FF)) 
    \TX_OUT_COUNT[2]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[2] ),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \TX_OUT_COUNT[3]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[2] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I3(\TX_OUT_COUNT_reg_n_0_[3] ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFFFFFF)) 
    \TX_OUT_COUNT[4]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[3] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I3(\TX_OUT_COUNT_reg_n_0_[2] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[4] ),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \TX_OUT_COUNT[5]_i_1 
       (.I0(\TX_OUT_COUNT[8]_i_2_n_0 ),
        .I1(\TX_OUT_COUNT_reg_n_0_[5] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hE133)) 
    \TX_OUT_COUNT[6]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[5] ),
        .I1(\TX_OUT_COUNT[8]_i_2_n_0 ),
        .I2(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFE013333)) 
    \TX_OUT_COUNT[7]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I1(\TX_OUT_COUNT[8]_i_2_n_0 ),
        .I2(\TX_OUT_COUNT_reg_n_0_[5] ),
        .I3(\TX_OUT_COUNT_reg_n_0_[7] ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00010F0F0F0F)) 
    \TX_OUT_COUNT[8]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[7] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[5] ),
        .I2(\TX_OUT_COUNT[8]_i_2_n_0 ),
        .I3(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[8] ),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \TX_OUT_COUNT[8]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[3] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I3(\TX_OUT_COUNT_reg_n_0_[2] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[4] ),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \TX_OUT_COUNT[9]_i_1 
       (.I0(\TX_OUT_COUNT[10]_i_5_n_0 ),
        .I1(\TX_OUT_COUNT_reg_n_0_[9] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[9]_i_1_n_0 ));
  FDRE \TX_OUT_COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in),
        .Q(\TX_OUT_COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(\TX_OUT_COUNT[10]_i_2_n_0 ),
        .Q(\TX_OUT_COUNT_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(\TX_OUT_COUNT[1]_i_1_n_0 ),
        .Q(\TX_OUT_COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(\TX_OUT_COUNT[2]_i_1_n_0 ),
        .Q(\TX_OUT_COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(\TX_OUT_COUNT[3]_i_1_n_0 ),
        .Q(\TX_OUT_COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(\TX_OUT_COUNT[4]_i_1_n_0 ),
        .Q(\TX_OUT_COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(\TX_OUT_COUNT[5]_i_1_n_0 ),
        .Q(\TX_OUT_COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(\TX_OUT_COUNT[6]_i_1_n_0 ),
        .Q(\TX_OUT_COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(\TX_OUT_COUNT[7]_i_1_n_0 ),
        .Q(\TX_OUT_COUNT_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(\TX_OUT_COUNT[8]_i_1_n_0 ),
        .Q(\TX_OUT_COUNT_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(\TX_OUT_COUNT[9]_i_1_n_0 ),
        .Q(\TX_OUT_COUNT_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFF007C7C)) 
    \TX_PACKET_STATE[0]_i_1 
       (.I0(\TX_PACKET_STATE_reg[1]_i_2_n_2 ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(S_TX_ACK_reg_n_0),
        .I3(DONE_SYNC),
        .I4(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_PACKET_STATE[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFF338080)) 
    \TX_PACKET_STATE[1]_i_1 
       (.I0(\TX_PACKET_STATE_reg[1]_i_2_n_2 ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(S_TX_ACK_reg_n_0),
        .I3(DONE_SYNC),
        .I4(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_PACKET_STATE[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_PACKET_STATE[1]_i_10 
       (.I0(TX_IN_COUNT[6]),
        .I1(TX_IN_COUNT[7]),
        .O(\TX_PACKET_STATE[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_PACKET_STATE[1]_i_11 
       (.I0(TX_IN_COUNT[4]),
        .I1(TX_IN_COUNT[5]),
        .O(\TX_PACKET_STATE[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_PACKET_STATE[1]_i_12 
       (.I0(TX_IN_COUNT[2]),
        .I1(TX_IN_COUNT[3]),
        .O(\TX_PACKET_STATE[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TX_PACKET_STATE[1]_i_13 
       (.I0(TX_IN_COUNT[1]),
        .O(\TX_PACKET_STATE[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \TX_PACKET_STATE[1]_i_4 
       (.I0(TX_IN_COUNT[9]),
        .I1(TX_IN_COUNT[8]),
        .O(\TX_PACKET_STATE[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TX_PACKET_STATE[1]_i_5 
       (.I0(TX_IN_COUNT[10]),
        .O(\TX_PACKET_STATE[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_PACKET_STATE[1]_i_6 
       (.I0(TX_IN_COUNT[8]),
        .I1(TX_IN_COUNT[9]),
        .O(\TX_PACKET_STATE[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \TX_PACKET_STATE[1]_i_7 
       (.I0(TX_IN_COUNT[7]),
        .I1(TX_IN_COUNT[6]),
        .O(\TX_PACKET_STATE[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \TX_PACKET_STATE[1]_i_8 
       (.I0(TX_IN_COUNT[5]),
        .I1(TX_IN_COUNT[4]),
        .O(\TX_PACKET_STATE[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \TX_PACKET_STATE[1]_i_9 
       (.I0(TX_IN_COUNT[3]),
        .I1(TX_IN_COUNT[2]),
        .O(\TX_PACKET_STATE[1]_i_9_n_0 ));
  FDRE \TX_PACKET_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_PACKET_STATE[0]_i_1_n_0 ),
        .Q(\TX_PACKET_STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PACKET_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_PACKET_STATE[1]_i_1_n_0 ),
        .Q(\TX_PACKET_STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \TX_PACKET_STATE_reg[1]_i_2 
       (.CI(\TX_PACKET_STATE_reg[1]_i_3_n_0 ),
        .CO({\NLW_TX_PACKET_STATE_reg[1]_i_2_CO_UNCONNECTED [3:2],\TX_PACKET_STATE_reg[1]_i_2_n_2 ,\NLW_TX_PACKET_STATE_reg[1]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,TX_IN_COUNT[10],\TX_PACKET_STATE[1]_i_4_n_0 }),
        .O(\NLW_TX_PACKET_STATE_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\TX_PACKET_STATE[1]_i_5_n_0 ,\TX_PACKET_STATE[1]_i_6_n_0 }));
  CARRY4 \TX_PACKET_STATE_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\TX_PACKET_STATE_reg[1]_i_3_n_0 ,\NLW_TX_PACKET_STATE_reg[1]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\TX_PACKET_STATE[1]_i_7_n_0 ,\TX_PACKET_STATE[1]_i_8_n_0 ,\TX_PACKET_STATE[1]_i_9_n_0 ,TX_IN_COUNT[1]}),
        .O(\NLW_TX_PACKET_STATE_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\TX_PACKET_STATE[1]_i_10_n_0 ,\TX_PACKET_STATE[1]_i_11_n_0 ,\TX_PACKET_STATE[1]_i_12_n_0 ,\TX_PACKET_STATE[1]_i_13_n_0 }));
  LUT6 #(
    .INIT(64'h80000000DFFFFFFF)) 
    \TX_PHY_STATE[0]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .I4(\TX_PHY_STATE_reg_n_0_[4] ),
        .I5(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\TX_PHY_STATE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFFDFFF0000)) 
    \TX_PHY_STATE[1]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .I5(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\TX_PHY_STATE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8ABABA8ABA8ABA8A)) 
    \TX_PHY_STATE[2]_i_1 
       (.I0(\TX_PHY_STATE[2]_i_2_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BB88BBBB8888)) 
    \TX_PHY_STATE[2]_i_2 
       (.I0(\TX_PHY_STATE[2]_i_3_n_0 ),
        .I1(\TX_PHY_STATE[2]_i_4_n_0 ),
        .I2(GO_SYNC),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .I5(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0FF0F8F0)) 
    \TX_PHY_STATE[2]_i_3 
       (.I0(\TX_PHY_STATE[3]_i_5_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \TX_PHY_STATE[2]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_PHY_STATE[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFAAC0AAC0AAC0AA)) 
    \TX_PHY_STATE[3]_i_1 
       (.I0(\TX_PHY_STATE[3]_i_2_n_0 ),
        .I1(\TX_PHY_STATE[3]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .I5(\TX_PHY_STATE[3]_i_4_n_0 ),
        .O(\TX_PHY_STATE[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3CCC8CCC)) 
    \TX_PHY_STATE[3]_i_2 
       (.I0(\TX_PHY_STATE[3]_i_5_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \TX_PHY_STATE[3]_i_3 
       (.I0(GO_SYNC),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TX_PHY_STATE[3]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\TX_PHY_STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \TX_PHY_STATE[3]_i_5 
       (.I0(\TX_OUT_COUNT[10]_i_6_n_0 ),
        .I1(\TX_OUT_COUNT[10]_i_7_n_0 ),
        .I2(\TX_OUT_COUNT[10]_i_8_n_0 ),
        .I3(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[2] ),
        .O(\TX_PHY_STATE[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFBEAABE)) 
    \TX_PHY_STATE[4]_i_1 
       (.I0(\TX_PHY_STATE[4]_i_3_n_0 ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE[4]_i_4_n_0 ),
        .O(\TX_PHY_STATE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF5FF8800FFFF0000)) 
    \TX_PHY_STATE[4]_i_2 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(GO_SYNC),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_PHY_STATE_reg_n_0_[4] ),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_PHY_STATE[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFE)) 
    \TX_PHY_STATE[4]_i_3 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .O(\TX_PHY_STATE[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \TX_PHY_STATE[4]_i_4 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I2(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[4] ),
        .I4(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .O(\TX_PHY_STATE[4]_i_4_n_0 ));
  FDRE \TX_PHY_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[0]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[1]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[2]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[3]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[4]_i_2_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_READ_ADDRESS_reg_rep[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[0]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[0]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(TX_READ_ADDRESS0[10]),
        .Q(TX_READ_ADDRESS[10]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(TX_READ_ADDRESS0[1]),
        .Q(TX_READ_ADDRESS[1]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(TX_READ_ADDRESS0[2]),
        .Q(TX_READ_ADDRESS[2]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(TX_READ_ADDRESS0[3]),
        .Q(TX_READ_ADDRESS[3]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(TX_READ_ADDRESS0[4]),
        .Q(TX_READ_ADDRESS[4]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(TX_READ_ADDRESS0[5]),
        .Q(TX_READ_ADDRESS[5]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(TX_READ_ADDRESS0[6]),
        .Q(TX_READ_ADDRESS[6]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(TX_READ_ADDRESS0[7]),
        .Q(TX_READ_ADDRESS[7]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(TX_READ_ADDRESS0[8]),
        .Q(TX_READ_ADDRESS[8]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(TX_READ_ADDRESS0[9]),
        .Q(TX_READ_ADDRESS[9]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TX_READ_ADDRESS_rep[0]_i_1 
       (.I0(TX_READ_ADDRESS[0]),
        .O(\TX_READ_ADDRESS_rep[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \TX_READ_ADDRESS_rep[10]_i_1 
       (.I0(TX_READ_ADDRESS[8]),
        .I1(TX_READ_ADDRESS[6]),
        .I2(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I3(TX_READ_ADDRESS[7]),
        .I4(TX_READ_ADDRESS[9]),
        .I5(TX_READ_ADDRESS[10]),
        .O(TX_READ_ADDRESS0[10]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \TX_READ_ADDRESS_rep[1]_i_1 
       (.I0(TX_READ_ADDRESS[0]),
        .I1(TX_READ_ADDRESS[1]),
        .O(TX_READ_ADDRESS0[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \TX_READ_ADDRESS_rep[2]_i_1 
       (.I0(TX_READ_ADDRESS[0]),
        .I1(TX_READ_ADDRESS[1]),
        .I2(TX_READ_ADDRESS[2]),
        .O(TX_READ_ADDRESS0[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \TX_READ_ADDRESS_rep[3]_i_1 
       (.I0(TX_READ_ADDRESS[1]),
        .I1(TX_READ_ADDRESS[0]),
        .I2(TX_READ_ADDRESS[2]),
        .I3(TX_READ_ADDRESS[3]),
        .O(TX_READ_ADDRESS0[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \TX_READ_ADDRESS_rep[4]_i_1 
       (.I0(TX_READ_ADDRESS[2]),
        .I1(TX_READ_ADDRESS[0]),
        .I2(TX_READ_ADDRESS[1]),
        .I3(TX_READ_ADDRESS[3]),
        .I4(TX_READ_ADDRESS[4]),
        .O(TX_READ_ADDRESS0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \TX_READ_ADDRESS_rep[5]_i_1 
       (.I0(TX_READ_ADDRESS[3]),
        .I1(TX_READ_ADDRESS[1]),
        .I2(TX_READ_ADDRESS[0]),
        .I3(TX_READ_ADDRESS[2]),
        .I4(TX_READ_ADDRESS[4]),
        .I5(TX_READ_ADDRESS[5]),
        .O(TX_READ_ADDRESS0[5]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \TX_READ_ADDRESS_rep[6]_i_1 
       (.I0(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I1(TX_READ_ADDRESS[6]),
        .O(TX_READ_ADDRESS0[6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \TX_READ_ADDRESS_rep[7]_i_1 
       (.I0(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I1(TX_READ_ADDRESS[6]),
        .I2(TX_READ_ADDRESS[7]),
        .O(TX_READ_ADDRESS0[7]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \TX_READ_ADDRESS_rep[8]_i_1 
       (.I0(TX_READ_ADDRESS[6]),
        .I1(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I2(TX_READ_ADDRESS[7]),
        .I3(TX_READ_ADDRESS[8]),
        .O(TX_READ_ADDRESS0[8]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \TX_READ_ADDRESS_rep[9]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100010000010000)) 
    \TX_READ_ADDRESS_rep[9]_i_2 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .I4(GO_SYNC),
        .I5(\TX_PHY_STATE_reg_n_0_[2] ),
        .O(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \TX_READ_ADDRESS_rep[9]_i_3 
       (.I0(TX_READ_ADDRESS[7]),
        .I1(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I2(TX_READ_ADDRESS[6]),
        .I3(TX_READ_ADDRESS[8]),
        .I4(TX_READ_ADDRESS[9]),
        .O(TX_READ_ADDRESS0[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \TX_READ_ADDRESS_rep[9]_i_4 
       (.I0(TX_READ_ADDRESS[5]),
        .I1(TX_READ_ADDRESS[3]),
        .I2(TX_READ_ADDRESS[1]),
        .I3(TX_READ_ADDRESS[0]),
        .I4(TX_READ_ADDRESS[2]),
        .I5(TX_READ_ADDRESS[4]),
        .O(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \TX_WRITE_ADDRESS[0]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(TX_WRITE_ADDRESS[0]),
        .O(\TX_WRITE_ADDRESS[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h04F0)) 
    \TX_WRITE_ADDRESS[10]_i_1 
       (.I0(\TX_PACKET_STATE_reg[1]_i_2_n_2 ),
        .I1(S_TX_ACK_reg_n_0),
        .I2(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I3(\TX_PACKET_STATE_reg_n_0_[0] ),
        .O(\TX_WRITE_ADDRESS[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \TX_WRITE_ADDRESS[10]_i_2 
       (.I0(\TX_WRITE_ADDRESS[10]_i_3_n_0 ),
        .I1(TX_WRITE_ADDRESS[9]),
        .I2(TX_WRITE_ADDRESS[10]),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \TX_WRITE_ADDRESS[10]_i_3 
       (.I0(TX_WRITE_ADDRESS[8]),
        .I1(TX_WRITE_ADDRESS[7]),
        .I2(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I3(TX_WRITE_ADDRESS[6]),
        .O(\TX_WRITE_ADDRESS[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \TX_WRITE_ADDRESS[1]_i_1 
       (.I0(TX_WRITE_ADDRESS[1]),
        .I1(TX_WRITE_ADDRESS[0]),
        .I2(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \TX_WRITE_ADDRESS[2]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(TX_WRITE_ADDRESS[0]),
        .I2(TX_WRITE_ADDRESS[1]),
        .I3(TX_WRITE_ADDRESS[2]),
        .O(\TX_WRITE_ADDRESS[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \TX_WRITE_ADDRESS[3]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(TX_WRITE_ADDRESS[1]),
        .I2(TX_WRITE_ADDRESS[0]),
        .I3(TX_WRITE_ADDRESS[2]),
        .I4(TX_WRITE_ADDRESS[3]),
        .O(\TX_WRITE_ADDRESS[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \TX_WRITE_ADDRESS[4]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(TX_WRITE_ADDRESS[2]),
        .I2(TX_WRITE_ADDRESS[0]),
        .I3(TX_WRITE_ADDRESS[1]),
        .I4(TX_WRITE_ADDRESS[3]),
        .I5(TX_WRITE_ADDRESS[4]),
        .O(\TX_WRITE_ADDRESS[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \TX_WRITE_ADDRESS[5]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(\TX_WRITE_ADDRESS[5]_i_2_n_0 ),
        .I2(TX_WRITE_ADDRESS[5]),
        .O(\TX_WRITE_ADDRESS[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \TX_WRITE_ADDRESS[5]_i_2 
       (.I0(TX_WRITE_ADDRESS[3]),
        .I1(TX_WRITE_ADDRESS[1]),
        .I2(TX_WRITE_ADDRESS[0]),
        .I3(TX_WRITE_ADDRESS[2]),
        .I4(TX_WRITE_ADDRESS[4]),
        .O(\TX_WRITE_ADDRESS[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \TX_WRITE_ADDRESS[6]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I2(TX_WRITE_ADDRESS[6]),
        .O(\TX_WRITE_ADDRESS[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h4510)) 
    \TX_WRITE_ADDRESS[7]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I2(TX_WRITE_ADDRESS[6]),
        .I3(TX_WRITE_ADDRESS[7]),
        .O(\TX_WRITE_ADDRESS[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h51550400)) 
    \TX_WRITE_ADDRESS[8]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(TX_WRITE_ADDRESS[6]),
        .I2(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I3(TX_WRITE_ADDRESS[7]),
        .I4(TX_WRITE_ADDRESS[8]),
        .O(\TX_WRITE_ADDRESS[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5515555500400000)) 
    \TX_WRITE_ADDRESS[9]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(TX_WRITE_ADDRESS[8]),
        .I2(TX_WRITE_ADDRESS[7]),
        .I3(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I4(TX_WRITE_ADDRESS[6]),
        .I5(TX_WRITE_ADDRESS[9]),
        .O(\TX_WRITE_ADDRESS[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \TX_WRITE_ADDRESS[9]_i_2 
       (.I0(TX_WRITE_ADDRESS[4]),
        .I1(TX_WRITE_ADDRESS[2]),
        .I2(TX_WRITE_ADDRESS[0]),
        .I3(TX_WRITE_ADDRESS[1]),
        .I4(TX_WRITE_ADDRESS[3]),
        .I5(TX_WRITE_ADDRESS[5]),
        .O(\TX_WRITE_ADDRESS[9]_i_2_n_0 ));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[0]),
        .Q(TX_WRITE_ADDRESS_DEL[0]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[10]),
        .Q(TX_WRITE_ADDRESS_DEL[10]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[1]),
        .Q(TX_WRITE_ADDRESS_DEL[1]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[2]),
        .Q(TX_WRITE_ADDRESS_DEL[2]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[3]),
        .Q(TX_WRITE_ADDRESS_DEL[3]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[4]),
        .Q(TX_WRITE_ADDRESS_DEL[4]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[5]),
        .Q(TX_WRITE_ADDRESS_DEL[5]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[6]),
        .Q(TX_WRITE_ADDRESS_DEL[6]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[7]),
        .Q(TX_WRITE_ADDRESS_DEL[7]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[8]),
        .Q(TX_WRITE_ADDRESS_DEL[8]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[9]),
        .Q(TX_WRITE_ADDRESS_DEL[9]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[0]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[0]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .Q(TX_WRITE_ADDRESS[10]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[1]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[1]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[2]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[2]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[3]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[3]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[4]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[4]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[5]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[5]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[6]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[6]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[7]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[7]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[8]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[8]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[9]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[9]),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h20)) 
    TX_WRITE_i_1
       (.I0(S_TX_ACK_reg_n_0),
        .I1(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .O(TX_WRITE_i_1_n_0));
  FDRE TX_WRITE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_i_1_n_0),
        .Q(TX_WRITE),
        .R(1'b0));
endmodule

module serial_output
   (IN1_ACK,
    RS232_TX_OBUF,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF,
    IN1_STB,
    Q);
  output IN1_ACK;
  output RS232_TX_OBUF;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;
  input IN1_STB;
  input [7:0]Q;

  wire [11:0]BAUD_COUNT;
  wire \BAUD_COUNT[11]_i_2__0_n_0 ;
  wire \BAUD_COUNT[11]_i_3_n_0 ;
  wire \BAUD_COUNT_reg[4]_i_2_n_0 ;
  wire \BAUD_COUNT_reg[8]_i_2_n_0 ;
  wire \BAUD_COUNT_reg_n_0_[0] ;
  wire \BAUD_COUNT_reg_n_0_[10] ;
  wire \BAUD_COUNT_reg_n_0_[11] ;
  wire \BAUD_COUNT_reg_n_0_[1] ;
  wire \BAUD_COUNT_reg_n_0_[2] ;
  wire \BAUD_COUNT_reg_n_0_[3] ;
  wire \BAUD_COUNT_reg_n_0_[4] ;
  wire \BAUD_COUNT_reg_n_0_[5] ;
  wire \BAUD_COUNT_reg_n_0_[6] ;
  wire \BAUD_COUNT_reg_n_0_[7] ;
  wire \BAUD_COUNT_reg_n_0_[8] ;
  wire \BAUD_COUNT_reg_n_0_[9] ;
  wire \DATA[7]_i_1_n_0 ;
  wire \DATA_reg_n_0_[0] ;
  wire ETH_CLK_OBUF;
  wire \FSM_sequential_STATE[0]_i_1_n_0 ;
  wire \FSM_sequential_STATE[1]_i_1_n_0 ;
  wire \FSM_sequential_STATE[2]_i_1_n_0 ;
  wire \FSM_sequential_STATE[3]_i_1_n_0 ;
  wire \FSM_sequential_STATE[3]_i_2_n_0 ;
  wire IN1_ACK;
  wire IN1_STB;
  wire INTERNAL_RST_reg;
  wire [7:0]Q;
  wire RS232_TX_OBUF;
  (* RTL_KEEP = "yes" *) wire [3:0]STATE;
  wire S_IN1_ACK1;
  wire S_IN1_ACK_i_1_n_0;
  wire TX_i_1_n_0;
  wire TX_i_3_n_0;
  wire TX_i_4_n_0;
  wire TX_i_5_n_0;
  wire TX_i_6_n_0;
  wire TX_reg_i_2_n_0;
  wire X16CLK_EN_i_1__0_n_0;
  wire X16CLK_EN_reg_n_0;
  wire [11:1]data0;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_6_in;
  wire [3:0]\NLW_BAUD_COUNT_reg[11]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_BAUD_COUNT_reg[11]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_BAUD_COUNT_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_BAUD_COUNT_reg[8]_i_2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \BAUD_COUNT[0]_i_1 
       (.I0(\BAUD_COUNT_reg_n_0_[0] ),
        .O(BAUD_COUNT[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[10]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[10]),
        .O(BAUD_COUNT[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[11]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[11]),
        .O(BAUD_COUNT[11]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \BAUD_COUNT[11]_i_2__0 
       (.I0(\BAUD_COUNT_reg_n_0_[10] ),
        .I1(\BAUD_COUNT_reg_n_0_[9] ),
        .I2(\BAUD_COUNT_reg_n_0_[6] ),
        .I3(\BAUD_COUNT_reg_n_0_[7] ),
        .I4(\BAUD_COUNT_reg_n_0_[11] ),
        .I5(\BAUD_COUNT_reg_n_0_[5] ),
        .O(\BAUD_COUNT[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \BAUD_COUNT[11]_i_3 
       (.I0(\BAUD_COUNT_reg_n_0_[8] ),
        .I1(\BAUD_COUNT_reg_n_0_[1] ),
        .I2(\BAUD_COUNT_reg_n_0_[4] ),
        .I3(\BAUD_COUNT_reg_n_0_[0] ),
        .I4(\BAUD_COUNT_reg_n_0_[2] ),
        .I5(\BAUD_COUNT_reg_n_0_[3] ),
        .O(\BAUD_COUNT[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[1]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[1]),
        .O(BAUD_COUNT[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[2]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[2]),
        .O(BAUD_COUNT[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[3]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[3]),
        .O(BAUD_COUNT[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[4]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[4]),
        .O(BAUD_COUNT[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[5]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[5]),
        .O(BAUD_COUNT[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[6]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[6]),
        .O(BAUD_COUNT[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[7]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[7]),
        .O(BAUD_COUNT[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[8]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[8]),
        .O(BAUD_COUNT[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[9]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[9]),
        .O(BAUD_COUNT[9]));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[0]),
        .Q(\BAUD_COUNT_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[10]),
        .Q(\BAUD_COUNT_reg_n_0_[10] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[11]),
        .Q(\BAUD_COUNT_reg_n_0_[11] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[11]_i_4 
       (.CI(\BAUD_COUNT_reg[8]_i_2_n_0 ),
        .CO(\NLW_BAUD_COUNT_reg[11]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_BAUD_COUNT_reg[11]_i_4_O_UNCONNECTED [3],data0[11:9]}),
        .S({1'b0,\BAUD_COUNT_reg_n_0_[11] ,\BAUD_COUNT_reg_n_0_[10] ,\BAUD_COUNT_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[1]),
        .Q(\BAUD_COUNT_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[2]),
        .Q(\BAUD_COUNT_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[3]),
        .Q(\BAUD_COUNT_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[4]),
        .Q(\BAUD_COUNT_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\BAUD_COUNT_reg[4]_i_2_n_0 ,\NLW_BAUD_COUNT_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\BAUD_COUNT_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\BAUD_COUNT_reg_n_0_[4] ,\BAUD_COUNT_reg_n_0_[3] ,\BAUD_COUNT_reg_n_0_[2] ,\BAUD_COUNT_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[5]),
        .Q(\BAUD_COUNT_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[6]),
        .Q(\BAUD_COUNT_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[7]),
        .Q(\BAUD_COUNT_reg_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[8]),
        .Q(\BAUD_COUNT_reg_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[8]_i_2 
       (.CI(\BAUD_COUNT_reg[4]_i_2_n_0 ),
        .CO({\BAUD_COUNT_reg[8]_i_2_n_0 ,\NLW_BAUD_COUNT_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\BAUD_COUNT_reg_n_0_[8] ,\BAUD_COUNT_reg_n_0_[7] ,\BAUD_COUNT_reg_n_0_[6] ,\BAUD_COUNT_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[9]),
        .Q(\BAUD_COUNT_reg_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DATA[7]_i_1 
       (.I0(STATE[1]),
        .I1(STATE[3]),
        .I2(IN1_ACK),
        .I3(IN1_STB),
        .I4(STATE[2]),
        .I5(STATE[0]),
        .O(\DATA[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\DATA_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(Q[1]),
        .Q(p_6_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(Q[2]),
        .Q(p_5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(Q[3]),
        .Q(p_4_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(Q[4]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(Q[5]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(Q[6]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DATA_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\DATA[7]_i_1_n_0 ),
        .D(Q[7]),
        .Q(p_0_in),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_STATE[0]_i_1 
       (.I0(STATE[2]),
        .I1(STATE[3]),
        .I2(STATE[0]),
        .O(\FSM_sequential_STATE[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h152A)) 
    \FSM_sequential_STATE[1]_i_1 
       (.I0(STATE[0]),
        .I1(STATE[2]),
        .I2(STATE[3]),
        .I3(STATE[1]),
        .O(\FSM_sequential_STATE[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0078)) 
    \FSM_sequential_STATE[2]_i_1 
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(STATE[2]),
        .I3(STATE[3]),
        .O(\FSM_sequential_STATE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F00FF010F00FE00)) 
    \FSM_sequential_STATE[3]_i_1 
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .I2(STATE[2]),
        .I3(X16CLK_EN_reg_n_0),
        .I4(STATE[3]),
        .I5(S_IN1_ACK1),
        .O(\FSM_sequential_STATE[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0870)) 
    \FSM_sequential_STATE[3]_i_2 
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .O(\FSM_sequential_STATE[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_STATE[3]_i_3 
       (.I0(IN1_ACK),
        .I1(IN1_STB),
        .O(S_IN1_ACK1));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[0]_i_1_n_0 ),
        .Q(STATE[0]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[1]_i_1_n_0 ),
        .Q(STATE[1]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[2]_i_1_n_0 ),
        .Q(STATE[2]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[3]_i_2_n_0 ),
        .Q(STATE[3]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000003)) 
    S_IN1_ACK_i_1
       (.I0(IN1_STB),
        .I1(STATE[1]),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .I4(STATE[0]),
        .I5(IN1_ACK),
        .O(S_IN1_ACK_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    S_IN1_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_IN1_ACK_i_1_n_0),
        .Q(IN1_ACK),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFAAAABA00AAAA8A)) 
    TX_i_1
       (.I0(TX_reg_i_2_n_0),
        .I1(STATE[1]),
        .I2(STATE[0]),
        .I3(STATE[3]),
        .I4(STATE[2]),
        .I5(RS232_TX_OBUF),
        .O(TX_i_1_n_0));
  LUT6 #(
    .INIT(64'h0AC0FFFF0AC00000)) 
    TX_i_3
       (.I0(p_4_in),
        .I1(p_0_in),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .I4(STATE[1]),
        .I5(TX_i_5_n_0),
        .O(TX_i_3_n_0));
  LUT6 #(
    .INIT(64'h0AFCFFFF0AFC0000)) 
    TX_i_4
       (.I0(p_3_in),
        .I1(\DATA_reg_n_0_[0] ),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .I4(STATE[1]),
        .I5(TX_i_6_n_0),
        .O(TX_i_4_n_0));
  LUT4 #(
    .INIT(16'h0ACF)) 
    TX_i_5
       (.I0(p_6_in),
        .I1(p_2_in),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .O(TX_i_5_n_0));
  LUT4 #(
    .INIT(16'h30BB)) 
    TX_i_6
       (.I0(p_5_in),
        .I1(STATE[2]),
        .I2(p_1_in),
        .I3(STATE[3]),
        .O(TX_i_6_n_0));
  FDSE #(
    .INIT(1'b1)) 
    TX_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_i_1_n_0),
        .Q(RS232_TX_OBUF),
        .S(INTERNAL_RST_reg));
  MUXF7 TX_reg_i_2
       (.I0(TX_i_3_n_0),
        .I1(TX_i_4_n_0),
        .O(TX_reg_i_2_n_0),
        .S(STATE[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h1)) 
    X16CLK_EN_i_1__0
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .O(X16CLK_EN_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    X16CLK_EN_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(X16CLK_EN_i_1__0_n_0),
        .Q(X16CLK_EN_reg_n_0),
        .R(INTERNAL_RST_reg));
endmodule

module user_design
   (IN1_STB,
    output_rs232_tx,
    INTERNAL_RST_reg,
    IN1_ACK,
    ETH_CLK_OBUF);
  output IN1_STB;
  output [7:0]output_rs232_tx;
  input INTERNAL_RST_reg;
  input IN1_ACK;
  input ETH_CLK_OBUF;

  wire ETH_CLK_OBUF;
  wire \FSM_sequential_state[3]_i_7__0_n_0 ;
  wire IN1_ACK;
  wire IN1_STB;
  wire INTERNAL_RST_reg;
  wire adder_a_ack;
  wire adder_a_stb;
  wire adder_a_stb_i_1_n_0;
  wire adder_b_ack;
  wire adder_b_stb;
  wire adder_b_stb_i_1_n_0;
  wire adder_z_ack;
  wire adder_z_ack_i_1_n_0;
  wire adder_z_stb;
  wire divider_a_ack;
  wire divider_a_stb;
  wire divider_a_stb_i_1_n_0;
  wire divider_b_ack;
  wire divider_b_stb;
  wire divider_b_stb_i_1_n_0;
  wire divider_z_ack;
  wire divider_z_ack_i_1_n_0;
  wire divider_z_stb;
  wire float_to_int_in_ack;
  wire float_to_int_in_stb;
  wire float_to_int_in_stb_i_1_n_0;
  wire float_to_int_out_ack;
  wire float_to_int_out_ack_i_1_n_0;
  wire float_to_int_out_stb;
  wire int_to_float_in_ack;
  wire int_to_float_in_stb;
  wire int_to_float_in_stb_i_1_n_0;
  wire int_to_float_out_ack;
  wire int_to_float_out_ack_i_1_n_0;
  wire int_to_float_out_stb;
  wire main_0_139862650834528_n_17;
  wire main_0_139862650834528_n_23;
  wire main_0_139862650834528_n_32;
  wire main_0_139862650834528_n_33;
  wire main_0_139862650834528_n_34;
  wire main_0_139862650834528_n_35;
  wire main_0_139862650834528_n_36;
  wire main_0_139862650834528_n_42;
  wire main_0_139862650834528_n_47;
  wire main_0_139862650834528_n_48;
  wire main_0_139862650834528_n_49;
  wire main_0_139862650834528_n_50;
  wire main_0_139862650834528_n_51;
  wire multiplier_a_ack;
  wire multiplier_a_stb;
  wire multiplier_a_stb_i_1_n_0;
  wire multiplier_b_ack;
  wire multiplier_b_stb;
  wire multiplier_b_stb_i_1_n_0;
  wire multiplier_z_ack;
  wire multiplier_z_ack_i_1_n_0;
  wire multiplier_z_stb;
  wire [7:0]output_rs232_tx;
  wire [4:0]state;
  wire \state[3]_i_11_n_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[3]_i_7__0 
       (.I0(divider_z_ack),
        .I1(divider_z_stb),
        .O(\FSM_sequential_state[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5FFF0000FC00)) 
    adder_a_stb_i_1
       (.I0(adder_a_ack),
        .I1(main_0_139862650834528_n_51),
        .I2(state[3]),
        .I3(main_0_139862650834528_n_23),
        .I4(state[4]),
        .I5(adder_a_stb),
        .O(adder_a_stb_i_1_n_0));
  LUT5 #(
    .INIT(32'hFDFF0300)) 
    adder_b_stb_i_1
       (.I0(adder_b_ack),
        .I1(state[4]),
        .I2(state[1]),
        .I3(main_0_139862650834528_n_48),
        .I4(adder_b_stb),
        .O(adder_b_stb_i_1_n_0));
  LUT6 #(
    .INIT(64'hFDFFFFFF03000000)) 
    adder_z_ack_i_1
       (.I0(adder_z_stb),
        .I1(state[4]),
        .I2(state[1]),
        .I3(main_0_139862650834528_n_50),
        .I4(state[2]),
        .I5(adder_z_ack),
        .O(adder_z_ack_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFBBBF0000FFF0)) 
    divider_a_stb_i_1
       (.I0(state[0]),
        .I1(divider_a_ack),
        .I2(main_0_139862650834528_n_49),
        .I3(state[3]),
        .I4(main_0_139862650834528_n_32),
        .I5(divider_a_stb),
        .O(divider_a_stb_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF7FFF0000C000)) 
    divider_b_stb_i_1
       (.I0(divider_b_ack),
        .I1(state[3]),
        .I2(state[0]),
        .I3(main_0_139862650834528_n_33),
        .I4(state[1]),
        .I5(divider_b_stb),
        .O(divider_b_stb_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00000C00)) 
    divider_z_ack_i_1
       (.I0(divider_z_stb),
        .I1(state[3]),
        .I2(state[0]),
        .I3(main_0_139862650834528_n_47),
        .I4(state[4]),
        .I5(divider_z_ack),
        .O(divider_z_ack_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00000300)) 
    float_to_int_in_stb_i_1
       (.I0(float_to_int_in_ack),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[4]),
        .I4(main_0_139862650834528_n_17),
        .I5(float_to_int_in_stb),
        .O(float_to_int_in_stb_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFDFFFFF00300000)) 
    float_to_int_out_ack_i_1
       (.I0(float_to_int_out_stb),
        .I1(state[0]),
        .I2(state[4]),
        .I3(state[3]),
        .I4(main_0_139862650834528_n_42),
        .I5(float_to_int_out_ack),
        .O(float_to_int_out_ack_i_1_n_0));
  LUT5 #(
    .INIT(32'hDFFF3000)) 
    int_to_float_in_stb_i_1
       (.I0(int_to_float_in_ack),
        .I1(state[1]),
        .I2(state[0]),
        .I3(main_0_139862650834528_n_36),
        .I4(int_to_float_in_stb),
        .O(int_to_float_in_stb_i_1_n_0));
  LUT5 #(
    .INIT(32'hF7FF0C00)) 
    int_to_float_out_ack_i_1
       (.I0(int_to_float_out_stb),
        .I1(main_0_139862650834528_n_36),
        .I2(state[0]),
        .I3(state[1]),
        .I4(int_to_float_out_ack),
        .O(int_to_float_out_ack_i_1_n_0));
  main_0 main_0_139862650834528
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .IN1_ACK(IN1_ACK),
        .IN1_STB(IN1_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .Q(state),
        .adder_a_ack(adder_a_ack),
        .adder_a_stb(adder_a_stb),
        .adder_a_stb_reg_0(main_0_139862650834528_n_23),
        .adder_a_stb_reg_1(main_0_139862650834528_n_51),
        .adder_b_ack(adder_b_ack),
        .adder_b_stb(adder_b_stb),
        .adder_b_stb_reg_0(main_0_139862650834528_n_48),
        .adder_z_ack(adder_z_ack),
        .adder_z_ack_reg_0(main_0_139862650834528_n_50),
        .adder_z_stb(adder_z_stb),
        .divider_a_ack(divider_a_ack),
        .divider_a_stb(divider_a_stb),
        .divider_a_stb_reg_0(main_0_139862650834528_n_32),
        .divider_a_stb_reg_1(main_0_139862650834528_n_49),
        .divider_b_ack(divider_b_ack),
        .divider_b_stb(divider_b_stb),
        .divider_b_stb_reg_0(main_0_139862650834528_n_33),
        .divider_z_ack(divider_z_ack),
        .divider_z_ack_reg_0(main_0_139862650834528_n_47),
        .divider_z_ack_reg_1(\FSM_sequential_state[3]_i_7__0_n_0 ),
        .divider_z_stb(divider_z_stb),
        .float_to_int_in_ack(float_to_int_in_ack),
        .float_to_int_in_stb(float_to_int_in_stb),
        .float_to_int_out_ack(float_to_int_out_ack),
        .float_to_int_out_ack_reg_0(main_0_139862650834528_n_42),
        .float_to_int_out_stb(float_to_int_out_stb),
        .int_to_float_in_ack(int_to_float_in_ack),
        .int_to_float_in_stb(int_to_float_in_stb),
        .int_to_float_out_ack(int_to_float_out_ack),
        .int_to_float_out_ack_reg_0(main_0_139862650834528_n_36),
        .int_to_float_out_stb(int_to_float_out_stb),
        .multiplier_a_ack(multiplier_a_ack),
        .multiplier_a_stb(multiplier_a_stb),
        .multiplier_a_stb_reg_0(main_0_139862650834528_n_34),
        .multiplier_b_ack(multiplier_b_ack),
        .multiplier_b_stb(multiplier_b_stb),
        .multiplier_b_stb_reg_0(main_0_139862650834528_n_35),
        .multiplier_b_stb_reg_1(\state[3]_i_11_n_0 ),
        .multiplier_z_ack(multiplier_z_ack),
        .multiplier_z_stb(multiplier_z_stb),
        .output_rs232_tx(output_rs232_tx),
        .program_counter_reg_rep_1_0(main_0_139862650834528_n_17),
        .s_input_a_ack_reg(adder_a_stb_i_1_n_0),
        .s_input_a_ack_reg_0(int_to_float_in_stb_i_1_n_0),
        .s_input_a_ack_reg_1(float_to_int_in_stb_i_1_n_0),
        .s_input_b_ack_reg(divider_b_stb_i_1_n_0),
        .s_input_b_ack_reg_0(adder_b_stb_i_1_n_0),
        .s_input_b_ack_reg_1(multiplier_b_stb_i_1_n_0),
        .s_output_z_stb_reg(divider_z_ack_i_1_n_0),
        .s_output_z_stb_reg_0(adder_z_ack_i_1_n_0),
        .s_output_z_stb_reg_1(multiplier_z_ack_i_1_n_0),
        .s_output_z_stb_reg_2(int_to_float_out_ack_i_1_n_0),
        .s_output_z_stb_reg_3(float_to_int_out_ack_i_1_n_0),
        .\state_reg[0]_0 (divider_a_stb_i_1_n_0),
        .\state_reg[0]_1 (multiplier_a_stb_i_1_n_0));
  LUT4 #(
    .INIT(16'hBFF0)) 
    multiplier_a_stb_i_1
       (.I0(state[0]),
        .I1(multiplier_a_ack),
        .I2(main_0_139862650834528_n_34),
        .I3(multiplier_a_stb),
        .O(multiplier_a_stb_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFC0000000)) 
    multiplier_b_stb_i_1
       (.I0(multiplier_b_ack),
        .I1(main_0_139862650834528_n_35),
        .I2(state[0]),
        .I3(state[3]),
        .I4(state[2]),
        .I5(multiplier_b_stb),
        .O(multiplier_b_stb_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFF7000C)) 
    multiplier_z_ack_i_1
       (.I0(multiplier_z_stb),
        .I1(main_0_139862650834528_n_36),
        .I2(state[1]),
        .I3(state[0]),
        .I4(multiplier_z_ack),
        .O(multiplier_z_ack_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_11 
       (.I0(multiplier_b_stb),
        .I1(multiplier_b_ack),
        .O(\state[3]_i_11_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
