

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:53:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1575787|  1575787|  8.022 ms|  8.022 ms|  1575788|  1575788|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                         |                                               |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78  |main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2  |   131074|   131074|   0.655 ms|   0.655 ms|  131074|  131074|       no|
        |grp_main_Pipeline_loop_0_loop_1_fu_92                    |main_Pipeline_loop_0_loop_1                    |   720928|   720928|   3.605 ms|   3.605 ms|  720928|  720928|       no|
        |grp_main_Pipeline_loop_2_fu_99                           |main_Pipeline_loop_2                           |     2570|     2570|  13.084 us|  13.084 us|    2570|    2570|       no|
        |grp_main_Pipeline_loop_0_loop_11_fu_106                  |main_Pipeline_loop_0_loop_11                   |   720928|   720928|   3.605 ms|   3.605 ms|  720928|  720928|       no|
        |grp_main_Pipeline_loop_22_fu_113                         |main_Pipeline_loop_22                          |     2580|     2580|  13.135 us|  13.135 us|    2580|    2580|       no|
        |grp_main_Pipeline_VITIS_LOOP_83_3_fu_120                 |main_Pipeline_VITIS_LOOP_83_3                  |      263|      263|   1.315 us|   1.315 us|     263|     263|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     17|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|    3686|   3994|    -|
|Memory           |      132|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    630|    -|
|Register         |        -|    -|      85|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      132|   10|    3771|   4641|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       47|    4|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U32                      |fadd_32ns_32ns_32_10_full_dsp_1                |        0|   2|  365|  421|    0|
    |fcmp_32ns_32ns_1_4_no_dsp_1_U34                          |fcmp_32ns_32ns_1_4_no_dsp_1                    |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U33                        |fmul_32ns_32ns_32_8_max_dsp_1                  |        0|   3|  199|  324|    0|
    |grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78  |main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2  |        0|   0|  112|  257|    0|
    |grp_main_Pipeline_VITIS_LOOP_83_3_fu_120                 |main_Pipeline_VITIS_LOOP_83_3                  |        0|   0|  421|  346|    0|
    |grp_main_Pipeline_loop_0_loop_1_fu_92                    |main_Pipeline_loop_0_loop_1                    |        0|   0|  691|  675|    0|
    |grp_main_Pipeline_loop_0_loop_11_fu_106                  |main_Pipeline_loop_0_loop_11                   |        0|   0|  691|  675|    0|
    |grp_main_Pipeline_loop_2_fu_99                           |main_Pipeline_loop_2                           |        0|   5|  821|  963|    0|
    |grp_main_Pipeline_loop_22_fu_113                         |main_Pipeline_loop_22                          |        0|   0|  386|  333|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                               |        0|  10| 3686| 3994|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |A_U      |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |B_U      |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |sum_U    |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |sum_s_U  |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   32|     1|         8192|
    |w_U      |w_RAM_AUTO_1R1W  |      128|  0|   0|    0|  65536|   32|     1|      2097152|
    +---------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                 |      132|  0|   0|    0|  66560|  160|     5|      2129920|
    +---------+-----------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln86_fu_130_p2              |      icmp|   0|  0|  13|           9|          10|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_return                        |    select|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  17|          11|          13|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_address0         |  31|          6|    8|         48|
    |A_ce0              |  31|          6|    1|          6|
    |A_d0               |  14|          3|   32|         96|
    |A_we0              |  14|          3|    1|          3|
    |B_address0         |  31|          6|    8|         48|
    |B_ce0              |  31|          6|    1|          6|
    |B_d0               |  14|          3|   32|         96|
    |B_we0              |  14|          3|    1|          3|
    |ap_NS_fsm          |  65|         16|    1|         16|
    |grp_fu_170_ce      |  20|          4|    1|          4|
    |grp_fu_170_p0      |  20|          4|   32|        128|
    |grp_fu_170_p1      |  20|          4|   32|        128|
    |grp_fu_174_ce      |  20|          4|    1|          4|
    |grp_fu_174_p0      |  20|          4|   32|        128|
    |grp_fu_174_p1      |  20|          4|   32|        128|
    |grp_fu_178_ce      |  20|          4|    1|          4|
    |grp_fu_178_opcode  |  20|          4|    5|         20|
    |grp_fu_178_p0      |  20|          4|   32|        128|
    |grp_fu_178_p1      |  20|          4|   32|        128|
    |sum_address0       |  20|          4|    8|         32|
    |sum_ce0            |  20|          4|    1|          4|
    |sum_d0             |  14|          3|   32|         96|
    |sum_s_address0     |  20|          4|    8|         32|
    |sum_s_ce0          |  20|          4|    1|          4|
    |sum_s_d0           |  14|          3|   32|         96|
    |sum_s_we0          |  14|          3|    1|          3|
    |sum_we0            |  14|          3|    1|          3|
    |w_address0         |  20|          4|   16|         64|
    |w_ce0              |  20|          4|    1|          4|
    |w_we0              |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 630|        130|  387|       1462|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |A_load_reg_165                                                        |  32|   0|   32|          0|
    |B_load_reg_155                                                        |  32|   0|   32|          0|
    |ap_CS_fsm                                                             |  15|   0|   15|          0|
    |grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg                 |   1|   0|    1|          0|
    |grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg                  |   1|   0|    1|          0|
    |grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg                    |   1|   0|    1|          0|
    |grp_main_Pipeline_loop_22_fu_113_ap_start_reg                         |   1|   0|    1|          0|
    |grp_main_Pipeline_loop_2_fu_99_ap_start_reg                           |   1|   0|    1|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  85|   0|   85|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

