<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p137" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_137{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_137{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_137{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_137{left:190px;bottom:998px;letter-spacing:-0.13px;}
#t5_137{left:531px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6_137{left:531px;bottom:976px;letter-spacing:-0.11px;}
#t7_137{left:531px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t8_137{left:531px;bottom:943px;letter-spacing:-0.14px;}
#t9_137{left:82px;bottom:918px;letter-spacing:-0.17px;}
#ta_137{left:139px;bottom:918px;letter-spacing:-0.16px;}
#tb_137{left:190px;bottom:918px;letter-spacing:-0.14px;}
#tc_137{left:438px;bottom:918px;letter-spacing:-0.14px;}
#td_137{left:531px;bottom:918px;letter-spacing:-0.12px;}
#te_137{left:531px;bottom:897px;letter-spacing:-0.12px;}
#tf_137{left:531px;bottom:880px;letter-spacing:-0.12px;word-spacing:-0.58px;}
#tg_137{left:531px;bottom:863px;letter-spacing:-0.11px;}
#th_137{left:531px;bottom:842px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#ti_137{left:531px;bottom:825px;letter-spacing:-0.11px;}
#tj_137{left:531px;bottom:808px;letter-spacing:-0.12px;}
#tk_137{left:82px;bottom:784px;letter-spacing:-0.16px;}
#tl_137{left:139px;bottom:784px;letter-spacing:-0.16px;}
#tm_137{left:190px;bottom:784px;letter-spacing:-0.14px;}
#tn_137{left:438px;bottom:784px;letter-spacing:-0.14px;}
#to_137{left:531px;bottom:784px;letter-spacing:-0.11px;}
#tp_137{left:714px;bottom:783px;}
#tq_137{left:718px;bottom:784px;letter-spacing:-0.13px;}
#tr_137{left:82px;bottom:759px;letter-spacing:-0.16px;}
#ts_137{left:139px;bottom:759px;letter-spacing:-0.16px;}
#tt_137{left:190px;bottom:759px;letter-spacing:-0.14px;}
#tu_137{left:438px;bottom:759px;letter-spacing:-0.13px;}
#tv_137{left:531px;bottom:759px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tw_137{left:531px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_137{left:82px;bottom:718px;letter-spacing:-0.15px;}
#ty_137{left:139px;bottom:718px;letter-spacing:-0.17px;}
#tz_137{left:190px;bottom:718px;letter-spacing:-0.15px;}
#t10_137{left:438px;bottom:718px;letter-spacing:-0.14px;}
#t11_137{left:531px;bottom:718px;letter-spacing:-0.12px;}
#t12_137{left:83px;bottom:694px;letter-spacing:-0.16px;}
#t13_137{left:139px;bottom:694px;letter-spacing:-0.16px;}
#t14_137{left:190px;bottom:694px;letter-spacing:-0.14px;}
#t15_137{left:438px;bottom:694px;letter-spacing:-0.13px;}
#t16_137{left:531px;bottom:694px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t17_137{left:83px;bottom:669px;letter-spacing:-0.16px;}
#t18_137{left:139px;bottom:669px;letter-spacing:-0.16px;}
#t19_137{left:190px;bottom:669px;letter-spacing:-0.14px;}
#t1a_137{left:438px;bottom:669px;letter-spacing:-0.13px;}
#t1b_137{left:531px;bottom:669px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1c_137{left:83px;bottom:645px;letter-spacing:-0.16px;}
#t1d_137{left:139px;bottom:645px;letter-spacing:-0.16px;}
#t1e_137{left:190px;bottom:645px;letter-spacing:-0.15px;}
#t1f_137{left:438px;bottom:645px;letter-spacing:-0.13px;}
#t1g_137{left:531px;bottom:645px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_137{left:531px;bottom:623px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1i_137{left:531px;bottom:606px;letter-spacing:-0.12px;}
#t1j_137{left:190px;bottom:582px;}
#t1k_137{left:531px;bottom:582px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1l_137{left:531px;bottom:561px;letter-spacing:-0.11px;}
#t1m_137{left:531px;bottom:544px;letter-spacing:-0.13px;}
#t1n_137{left:190px;bottom:519px;}
#t1o_137{left:531px;bottom:519px;letter-spacing:-0.14px;}
#t1p_137{left:190px;bottom:495px;}
#t1q_137{left:531px;bottom:495px;letter-spacing:-0.14px;}
#t1r_137{left:531px;bottom:474px;letter-spacing:-0.1px;}
#t1s_137{left:531px;bottom:457px;letter-spacing:-0.13px;}
#t1t_137{left:531px;bottom:440px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1u_137{left:531px;bottom:423px;letter-spacing:-0.12px;}
#t1v_137{left:531px;bottom:406px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_137{left:531px;bottom:385px;letter-spacing:-0.11px;}
#t1x_137{left:531px;bottom:368px;letter-spacing:-0.12px;}
#t1y_137{left:531px;bottom:351px;letter-spacing:-0.11px;}
#t1z_137{left:531px;bottom:334px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_137{left:190px;bottom:310px;letter-spacing:-0.14px;}
#t21_137{left:531px;bottom:310px;letter-spacing:-0.14px;}
#t22_137{left:83px;bottom:286px;letter-spacing:-0.16px;}
#t23_137{left:139px;bottom:286px;letter-spacing:-0.16px;}
#t24_137{left:190px;bottom:286px;letter-spacing:-0.15px;}
#t25_137{left:438px;bottom:286px;letter-spacing:-0.13px;}
#t26_137{left:531px;bottom:286px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t27_137{left:531px;bottom:264px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t28_137{left:531px;bottom:247px;letter-spacing:-0.11px;}
#t29_137{left:531px;bottom:231px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2a_137{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2b_137{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2c_137{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2d_137{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2e_137{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2f_137{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t2g_137{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2h_137{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2i_137{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_137{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_137{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_137{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_137{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_137{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_137{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts137" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg137Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg137" style="-webkit-user-select: none;"><object width="935" height="1210" data="137/137.svg" type="image/svg+xml" id="pdf137" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_137" class="t s1_137">Vol. 4 </span><span id="t2_137" class="t s1_137">2-121 </span>
<span id="t3_137" class="t s2_137">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_137" class="t s3_137">63:0 </span><span id="t5_137" class="t s3_137">CORE C3 Residency Counter (R/O) </span>
<span id="t6_137" class="t s3_137">Value since last reset that this core is in processor- </span>
<span id="t7_137" class="t s3_137">specific C3 states. Count at the same frequency as the </span>
<span id="t8_137" class="t s3_137">TSC. </span>
<span id="t9_137" class="t s3_137">406H </span><span id="ta_137" class="t s3_137">1030 </span><span id="tb_137" class="t s3_137">IA32_MC1_ADDR </span><span id="tc_137" class="t s3_137">Module </span><span id="td_137" class="t s3_137">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="te_137" class="t s3_137">The IA32_MC2_ADDR register is either not </span>
<span id="tf_137" class="t s3_137">implemented or contains no address if the ADDRV flag </span>
<span id="tg_137" class="t s3_137">in the IA32_MC2_STATUS register is clear. </span>
<span id="th_137" class="t s3_137">When not implemented in the processor, all reads and </span>
<span id="ti_137" class="t s3_137">writes to this MSR will cause a general-protection </span>
<span id="tj_137" class="t s3_137">exception. </span>
<span id="tk_137" class="t s3_137">418H </span><span id="tl_137" class="t s3_137">1048 </span><span id="tm_137" class="t s3_137">IA32_MC6_CTL </span><span id="tn_137" class="t s3_137">Package </span><span id="to_137" class="t s3_137">See Section 16.3.2.1, “IA32_MC</span><span id="tp_137" class="t s4_137">i</span><span id="tq_137" class="t s3_137">_CTL MSRs.” </span>
<span id="tr_137" class="t s3_137">419H </span><span id="ts_137" class="t s3_137">1049 </span><span id="tt_137" class="t s3_137">IA32_MC6_STATUS </span><span id="tu_137" class="t s3_137">Package </span><span id="tv_137" class="t s3_137">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="tw_137" class="t s3_137">Chapter 17. </span>
<span id="tx_137" class="t s3_137">41AH </span><span id="ty_137" class="t s3_137">1050 </span><span id="tz_137" class="t s3_137">IA32_MC6_ADDR </span><span id="t10_137" class="t s3_137">Package </span><span id="t11_137" class="t s3_137">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t12_137" class="t s3_137">4C3H </span><span id="t13_137" class="t s3_137">1219 </span><span id="t14_137" class="t s3_137">IA32_A_PMC2 </span><span id="t15_137" class="t s3_137">Core </span><span id="t16_137" class="t s3_137">See Table 2-2. </span>
<span id="t17_137" class="t s3_137">4C4H </span><span id="t18_137" class="t s3_137">1220 </span><span id="t19_137" class="t s3_137">IA32_A_PMC3 </span><span id="t1a_137" class="t s3_137">Core </span><span id="t1b_137" class="t s3_137">See Table 2-2. </span>
<span id="t1c_137" class="t s3_137">4E0H </span><span id="t1d_137" class="t s3_137">1248 </span><span id="t1e_137" class="t s3_137">MSR_SMM_FEATURE_CONTROL </span><span id="t1f_137" class="t s3_137">Package </span><span id="t1g_137" class="t s3_137">Enhanced SMM Feature Control (SMM-RW) </span>
<span id="t1h_137" class="t s3_137">Reports SMM capability Enhancement. Accessible only </span>
<span id="t1i_137" class="t s3_137">while in SMM. </span>
<span id="t1j_137" class="t s3_137">0 </span><span id="t1k_137" class="t s3_137">Lock (SMM-RWO) </span>
<span id="t1l_137" class="t s3_137">When set to ‘1’ locks this register from further </span>
<span id="t1m_137" class="t s3_137">changes. </span>
<span id="t1n_137" class="t s3_137">1 </span><span id="t1o_137" class="t s3_137">Reserved </span>
<span id="t1p_137" class="t s3_137">2 </span><span id="t1q_137" class="t s3_137">SMM_Code_Chk_En (SMM-RW) </span>
<span id="t1r_137" class="t s3_137">This control bit is available only if </span>
<span id="t1s_137" class="t s3_137">MSR_SMM_MCA_CAP[58] == 1. When set to ‘0’ </span>
<span id="t1t_137" class="t s3_137">(default) none of the logical processors are prevented </span>
<span id="t1u_137" class="t s3_137">from executing SMM code outside the ranges defined </span>
<span id="t1v_137" class="t s3_137">by the SMRR. </span>
<span id="t1w_137" class="t s3_137">When set to ‘1’ any logical processor in the package </span>
<span id="t1x_137" class="t s3_137">that attempts to execute SMM code not within the </span>
<span id="t1y_137" class="t s3_137">ranges defined by the SMRR will assert an </span>
<span id="t1z_137" class="t s3_137">unrecoverable MCE. </span>
<span id="t20_137" class="t s3_137">63:3 </span><span id="t21_137" class="t s3_137">Reserved </span>
<span id="t22_137" class="t s3_137">4E2H </span><span id="t23_137" class="t s3_137">1250 </span><span id="t24_137" class="t s3_137">MSR_SMM_DELAYED </span><span id="t25_137" class="t s3_137">Package </span><span id="t26_137" class="t s3_137">SMM Delayed (SMM-RO) </span>
<span id="t27_137" class="t s3_137">Reports the interruptible state of all logical processors </span>
<span id="t28_137" class="t s3_137">in the package. Available only while in SMM and </span>
<span id="t29_137" class="t s3_137">MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1. </span>
<span id="t2a_137" class="t s5_137">Table 2-12. </span><span id="t2b_137" class="t s5_137">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t2c_137" class="t s6_137">Register </span>
<span id="t2d_137" class="t s6_137">Address </span><span id="t2e_137" class="t s6_137">Register Name / Bit Fields </span><span id="t2f_137" class="t s6_137">Scope </span><span id="t2g_137" class="t s6_137">Bit Description </span>
<span id="t2h_137" class="t s6_137">Hex </span><span id="t2i_137" class="t s6_137">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
