GAS LISTING /tmp/ccpoUa1t.s 			page 1


   1              		.file	"system_gd32vf103.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.SystemInit,"ax",@progbits
  10              		.align	1
  11              		.globl	SystemInit
  13              	SystemInit:
  14              	.LFB3:
  15              		.file 1 "../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c"
   1:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
   2:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \file    system_gd32vf103.c
   3:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief   RISC-V Device Peripheral Access Layer Source File for
   4:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****              GD32VF103 Device Series
   5:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
   6:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \version 2019-06-05, V1.0.0, firmware for GD32VF103
   7:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \version 2020-08-04, V1.1.0, firmware for GD32VF103
   8:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
   9:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  10:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*
  11:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  12:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  13:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** are permitted provided that the following conditions are met:
  15:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  16:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****        list of conditions and the following disclaimer.
  18:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****        this list of conditions and the following disclaimer in the documentation
  20:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****        and/or other materials provided with the distribution.
  21:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****        may be used to endorse or promote products derived from this software without
  23:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****        specific prior written permission.
  24:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  25:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  30:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  31:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  32:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** OF SUCH DAMAGE.
  35:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
  36:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  37:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /* This file refers the RISC-V standard, some adjustments are made according to GigaDevice chips */
  38:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  39:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #include "gd32vf103.h"
  40:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  41:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /* system frequency define */
  42:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #define __IRC8M           (IRC8M_VALUE)            /* internal 8 MHz RC oscillator frequency */
  43:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #define __HXTAL           (HXTAL_VALUE)            /* high speed crystal oscillator frequency */
GAS LISTING /tmp/ccpoUa1t.s 			page 2


  44:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #define __SYS_OSC_CLK     (__IRC8M)                /* main oscillator frequency */
  45:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  46:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /* select a system clock by uncommenting the following line */
  47:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /* use IRC8M */
  48:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** //#define __SYSTEM_CLOCK_48M_PLL_IRC8M            (uint32_t)(48000000)
  49:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** //#define __SYSTEM_CLOCK_72M_PLL_IRC8M            (uint32_t)(72000000)
  50:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** //#define __SYSTEM_CLOCK_108M_PLL_IRC8M           (uint32_t)(108000000)
  51:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  52:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /********************************************************************/
  53:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** //#define __SYSTEM_CLOCK_HXTAL                    (HXTAL_VALUE)
  54:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** //#define __SYSTEM_CLOCK_24M_PLL_HXTAL            (uint32_t)(24000000)
  55:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /********************************************************************/
  56:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  57:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** //#define __SYSTEM_CLOCK_36M_PLL_HXTAL            (uint32_t)(36000000)
  58:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** //#define __SYSTEM_CLOCK_48M_PLL_HXTAL            (uint32_t)(48000000)
  59:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** //#define __SYSTEM_CLOCK_56M_PLL_HXTAL            (uint32_t)(56000000)
  60:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** //#define __SYSTEM_CLOCK_72M_PLL_HXTAL            (uint32_t)(72000000)
  61:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #define __SYSTEM_CLOCK_96M_PLL_HXTAL            (uint32_t)(96000000)
  62:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** //#define __SYSTEM_CLOCK_108M_PLL_HXTAL           (uint32_t)(108000000)
  63:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  64:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #define SEL_IRC8M       0x00U
  65:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #define SEL_HXTAL       0x01U
  66:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #define SEL_PLL         0x02U
  67:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  68:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /* set the system clock frequency and declare the system clock configuration function */
  69:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #ifdef __SYSTEM_CLOCK_48M_PLL_IRC8M
  70:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_48M_PLL_IRC8M;
  71:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_48m_irc8m(void);
  72:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M)
  73:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_IRC8M;
  74:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_72m_irc8m(void);
  75:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_IRC8M)
  76:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_IRC8M;
  77:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_108m_irc8m(void);
  78:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
  79:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_HXTAL)
  80:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_HXTAL;
  81:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_hxtal(void);
  82:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_24M_PLL_HXTAL)
  83:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_24M_PLL_HXTAL;
  84:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_24m_hxtal(void);
  85:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_36M_PLL_HXTAL)
  86:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_36M_PLL_HXTAL;
  87:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_36m_hxtal(void);
  88:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_HXTAL)
  89:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_48M_PLL_HXTAL;
  90:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_48m_hxtal(void);
  91:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_56M_PLL_HXTAL)
  92:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_56M_PLL_HXTAL;
  93:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_56m_hxtal(void);
  94:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
  95:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_HXTAL;
  96:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_72m_hxtal(void);
  97:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_96M_PLL_HXTAL)
  98:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_96M_PLL_HXTAL;
  99:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_96m_hxtal(void);
 100:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_HXTAL)
GAS LISTING /tmp/ccpoUa1t.s 			page 3


 101:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_HXTAL;
 102:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_108m_hxtal(void);
 103:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #else
 104:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** uint32_t SystemCoreClock = IRC8M_VALUE;
 105:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #endif /* __SYSTEM_CLOCK_48M_PLL_IRC8M */
 106:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 107:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /* configure the system clock */
 108:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_config(void);
 109:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 110:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
 111:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief      configure the system clock
 112:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[in]  none
 113:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[out] none
 114:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \retval     none
 115:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
 116:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_config(void)
 117:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** {
 118:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #ifdef __SYSTEM_CLOCK_HXTAL
 119:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_hxtal();
 120:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_24M_PLL_HXTAL)
 121:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_24m_hxtal();
 122:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_36M_PLL_HXTAL)
 123:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_36m_hxtal();
 124:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_HXTAL)
 125:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_48m_hxtal();
 126:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_56M_PLL_HXTAL)
 127:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_56m_hxtal();
 128:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
 129:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_72m_hxtal();
 130:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_96M_PLL_HXTAL)
 131:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_96m_hxtal();
 132:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_HXTAL)
 133:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_108m_hxtal();
 134:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 135:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_IRC8M)
 136:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_48m_irc8m();
 137:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M)
 138:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_72m_irc8m();
 139:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_IRC8M)
 140:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_108m_irc8m();
 141:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #endif /* __SYSTEM_CLOCK_HXTAL */
 142:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** }
 143:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 144:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
 145:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief      setup the microcontroller system, initialize the system
 146:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[in]  none
 147:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[out] none
 148:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \retval     none
 149:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
 150:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** void SystemInit(void)
 151:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** {
  16              		.loc 1 151 1
  17              		.cfi_startproc
 152:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* reset the RCC clock configuration to the default reset state */
 153:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable IRC8M */
 154:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  18              		.loc 1 154 5
GAS LISTING /tmp/ccpoUa1t.s 			page 4


  19              		.loc 1 154 13 is_stmt 0
  20 0000 B7170240 		li	a5,1073876992
  21 0004 9843     		lw	a4,0(a5)
 155:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     
 156:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* reset SCS, AHBPSC, APB1PSC, APB2PSC, ADCPSC, CKOUT0SEL bits */
 157:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  22              		.loc 1 157 14
  23 0006 B706FFE0 		li	a3,-520159232
  24 000a B106     		addi	a3,a3,12
 154:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     
  25              		.loc 1 154 13
  26 000c 13671700 		ori	a4,a4,1
  27 0010 98C3     		sw	a4,0(a5)
  28              		.loc 1 157 5 is_stmt 1
  29              		.loc 1 157 14 is_stmt 0
  30 0012 D843     		lw	a4,4(a5)
  31 0014 758F     		and	a4,a4,a3
  32 0016 D8C3     		sw	a4,4(a5)
 158:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_ADCPSC_2 | RCU_CFG0_CKOUT0SEL);
 159:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 160:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* reset HXTALEN, CKMEN, PLLEN bits */
 161:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  33              		.loc 1 161 5 is_stmt 1
  34              		.loc 1 161 13 is_stmt 0
  35 0018 9843     		lw	a4,0(a5)
  36 001a B706F7FE 		li	a3,-17367040
  37 001e FD16     		addi	a3,a3,-1
  38 0020 758F     		and	a4,a4,a3
  39 0022 98C3     		sw	a4,0(a5)
 162:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 163:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* Reset HXTALBPS bit */
 164:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL &= ~(RCU_CTL_HXTALBPS);
  40              		.loc 1 164 5 is_stmt 1
  41              		.loc 1 164 13 is_stmt 0
  42 0024 9843     		lw	a4,0(a5)
  43 0026 B706FCFF 		li	a3,-262144
  44 002a FD16     		addi	a3,a3,-1
  45 002c 758F     		and	a4,a4,a3
  46 002e 98C3     		sw	a4,0(a5)
 165:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 166:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* reset PLLSEL, PREDV0_LSB, PLLMF, USBFSPSC bits */
 167:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     
 168:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  47              		.loc 1 168 5 is_stmt 1
  48              		.loc 1 168 14 is_stmt 0
  49 0030 D843     		lw	a4,4(a5)
  50 0032 B70601DF 		li	a3,-553582592
  51 0036 FD16     		addi	a3,a3,-1
  52 0038 758F     		and	a4,a4,a3
  53 003a D8C3     		sw	a4,4(a5)
 169:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_PLLMF_4);
 170:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG1 = 0x00000000U;
  54              		.loc 1 170 5 is_stmt 1
  55              		.loc 1 170 14 is_stmt 0
  56 003c 23A60702 		sw	zero,44(a5)
 171:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 172:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* Reset HXTALEN, CKMEN, PLLEN, PLL1EN and PLL2EN bits */
GAS LISTING /tmp/ccpoUa1t.s 			page 5


 173:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL &= ~(RCU_CTL_PLLEN | RCU_CTL_PLL1EN | RCU_CTL_PLL2EN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN)
  57              		.loc 1 173 5 is_stmt 1
  58              		.loc 1 173 13 is_stmt 0
  59 0040 9843     		lw	a4,0(a5)
  60 0042 B706F7EA 		li	a3,-352911360
  61 0046 FD16     		addi	a3,a3,-1
  62 0048 758F     		and	a4,a4,a3
  63 004a 98C3     		sw	a4,0(a5)
 174:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* disable all interrupts */
 175:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_INT = 0x00FF0000U;
  64              		.loc 1 175 5 is_stmt 1
  65              		.loc 1 175 13 is_stmt 0
  66 004c 3707FF00 		li	a4,16711680
  67 0050 98C7     		sw	a4,8(a5)
 176:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 177:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* Configure the System clock source, PLL Multiplier, AHB/APBx prescalers and Flash settings */
 178:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     system_clock_config();
  68              		.loc 1 178 5 is_stmt 1
 131:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_HXTAL)
  69              		.loc 1 131 5
  70              	.LBB8:
  71              	.LBB9:
  72              	.LBB10:
 179:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** }
 180:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 181:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
 182:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief      update the SystemCoreClock with current core clock retrieved from cpu registers
 183:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[in]  none
 184:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[out] none
 185:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \retval     none
 186:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
 187:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** void SystemCoreClockUpdate(void)
 188:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** {
 189:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t scss;
 190:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t pllsel, predv0sel, pllmf, ck_src;
 191:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t predv0, predv1, pll1mf;
 192:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 193:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     scss = GET_BITS(RCU_CFG0, 2, 3);
 194:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 195:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     switch (scss)
 196:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     {
 197:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* IRC8M is selected as CK_SYS */
 198:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         case SEL_IRC8M:
 199:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             SystemCoreClock = IRC8M_VALUE;
 200:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             break;
 201:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             
 202:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* HXTAL is selected as CK_SYS */
 203:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         case SEL_HXTAL:
 204:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             SystemCoreClock = HXTAL_VALUE;
 205:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             break;
 206:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             
 207:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* PLL is selected as CK_SYS */
 208:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         case SEL_PLL:
 209:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             /* PLL clock source selection, HXTAL or IRC8M/2 */
 210:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
 211:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 212:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
GAS LISTING /tmp/ccpoUa1t.s 			page 6


 213:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             if(RCU_PLLSRC_IRC8M_DIV2 == pllsel){
 214:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 /* PLL clock source is IRC8M/2 */
 215:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 ck_src = IRC8M_VALUE / 2U;
 216:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }else{
 217:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 /* PLL clock source is HXTAL */
 218:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 ck_src = HXTAL_VALUE;
 219:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 220:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
 221:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 222:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 /* source clock use PLL1 */
 223:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
 224:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
 225:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     pll1mf = ((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 226:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     if(17U == pll1mf){
 227:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                         pll1mf = 20U;
 228:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     }
 229:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     ck_src = (ck_src / predv1) * pll1mf;
 230:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 }
 231:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
 232:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 ck_src /= predv0;
 233:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 234:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 235:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             /* PLL multiplication factor */
 236:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             pllmf = GET_BITS(RCU_CFG0, 18, 21);
 237:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 238:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 239:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 pllmf |= 0x10U;
 240:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 241:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 242:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             if(pllmf >= 15U){
 243:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 pllmf += 1U;
 244:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }else{
 245:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 pllmf += 2U;
 246:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 247:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 248:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             SystemCoreClock = ck_src * pllmf;
 249:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 250:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             if(15U == pllmf){
 251:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 /* PLL source clock multiply by 6.5 */
 252:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 SystemCoreClock = ck_src * 6U + ck_src / 2U;
 253:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 254:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 255:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             break;
 256:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 257:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* IRC8M is selected as CK_SYS */
 258:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         default:
 259:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             SystemCoreClock = IRC8M_VALUE;
 260:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             break;
 261:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 262:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** }
 263:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 264:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #ifdef __SYSTEM_CLOCK_HXTAL
 265:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
 266:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief      configure the system clock to HXTAL
 267:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[in]  none
 268:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[out] none
 269:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \retval     none
GAS LISTING /tmp/ccpoUa1t.s 			page 7


 270:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
 271:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_hxtal(void)
 272:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** {
 273:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t timeout = 0U;
 274:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t stab_flag = 0U;
 275:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     
 276:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable HXTAL */
 277:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 278:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     
 279:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 280:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     do{
 281:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         timeout++;
 282:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 283:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 284:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     
 285:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* if fail */
 286:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 287:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while(1){
 288:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 289:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 290:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     
 291:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* AHB = SYSCLK */
 292:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 293:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB2 = AHB/1 */
 294:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 295:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB1 = AHB/2 */
 296:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 297:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     
 298:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* select HXTAL as system clock */
 299:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 300:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_CKSYSSRC_HXTAL;
 301:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     
 302:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until HXTAL is selected as system clock */
 303:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0 == (RCU_CFG0 & RCU_SCSS_HXTAL)){
 304:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 305:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** }
 306:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 307:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_24M_PLL_HXTAL)
 308:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
 309:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief      configure the system clock to 24M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 310:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[in]  none
 311:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[out] none
 312:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \retval     none
 313:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
 314:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_24m_hxtal(void)
 315:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** {
 316:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t timeout = 0U;
 317:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t stab_flag = 0U;
 318:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 319:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable HXTAL */
 320:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 321:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 322:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 323:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     do{
 324:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         timeout++;
 325:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 326:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
GAS LISTING /tmp/ccpoUa1t.s 			page 8


 327:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 328:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* if fail */
 329:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 330:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while(1){
 331:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 332:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 333:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 334:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* HXTAL is stable */
 335:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* AHB = SYSCLK */
 336:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 337:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB2 = AHB/1 */
 338:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 339:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB1 = AHB/2 */
 340:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 341:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 342:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* CK_PLL = (CK_PREDIV0) * 6 = 24 MHz */
 343:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 344:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL6);
 345:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 346:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(HXTAL_VALUE==25000000){
 347:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 348:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 349:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 350:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 351:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* enable PLL1 */
 352:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CTL |= RCU_CTL_PLL1EN;
 353:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* wait till PLL1 is ready */
 354:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 355:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 356:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 357:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }else if(HXTAL_VALUE==8000000){
 358:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0);
 359:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 |= (RCU_PREDV0SRC_HXTAL | RCU_PREDV0_DIV2 );
 360:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 361:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 362:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable PLL */
 363:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 364:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 365:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is stable */
 366:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 367:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 368:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 369:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* select PLL as system clock */
 370:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 371:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 372:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 373:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is selected as system clock */
 374:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 375:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 376:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** }
 377:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 378:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_36M_PLL_HXTAL)
 379:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
 380:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief      configure the system clock to 36M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 381:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[in]  none
 382:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[out] none
 383:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \retval     none
GAS LISTING /tmp/ccpoUa1t.s 			page 9


 384:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
 385:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_36m_hxtal(void)
 386:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** {
 387:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t timeout = 0U;
 388:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t stab_flag = 0U;
 389:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 390:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable HXTAL */
 391:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 392:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 393:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 394:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     do{
 395:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         timeout++;
 396:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 397:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 398:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 399:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* if fail */
 400:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 401:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while(1){
 402:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 403:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 404:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 405:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* HXTAL is stable */
 406:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* AHB = SYSCLK */
 407:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 408:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB2 = AHB/1 */
 409:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 410:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB1 = AHB/2 */
 411:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 412:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 413:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* CK_PLL = (CK_PREDIV0) * 9 = 36 MHz */
 414:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 415:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL9);
 416:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 417:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(HXTAL_VALUE==25000000){
 418:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 419:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 420:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 421:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 422:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* enable PLL1 */
 423:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CTL |= RCU_CTL_PLL1EN;
 424:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* wait till PLL1 is ready */
 425:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 426:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 427:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 428:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }else if(HXTAL_VALUE==8000000){
 429:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0);
 430:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 |= (RCU_PREDV0SRC_HXTAL | RCU_PREDV0_DIV2 );
 431:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 432:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 433:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable PLL */
 434:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 435:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 436:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is stable */
 437:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 438:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 439:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 440:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* select PLL as system clock */
GAS LISTING /tmp/ccpoUa1t.s 			page 10


 441:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 442:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 443:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 444:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is selected as system clock */
 445:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 446:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 447:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** }
 448:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 449:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_HXTAL)
 450:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
 451:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief      configure the system clock to 48M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 452:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[in]  none
 453:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[out] none
 454:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \retval     none
 455:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
 456:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_48m_hxtal(void)
 457:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** {
 458:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t timeout = 0U;
 459:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t stab_flag = 0U;
 460:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 461:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable HXTAL */
 462:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 463:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 464:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 465:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     do{
 466:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         timeout++;
 467:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 468:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 469:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 470:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* if fail */
 471:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 472:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while(1){
 473:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 474:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 475:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 476:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* HXTAL is stable */
 477:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* AHB = SYSCLK */
 478:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 479:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB2 = AHB/1 */
 480:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 481:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB1 = AHB/2 */
 482:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 483:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 484:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* CK_PLL = (CK_PREDIV0) * 12 = 48 MHz */
 485:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 486:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL12);
 487:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 488:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(HXTAL_VALUE==25000000){
 489:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 490:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 491:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 492:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 493:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 494:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* enable PLL1 */
 495:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CTL |= RCU_CTL_PLL1EN;
 496:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* wait till PLL1 is ready */
 497:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
GAS LISTING /tmp/ccpoUa1t.s 			page 11


 498:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 499:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 500:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }else if(HXTAL_VALUE==8000000){
 501:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0);
 502:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 |= (RCU_PREDV0SRC_HXTAL | RCU_PREDV0_DIV2 );
 503:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 504:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 505:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 506:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 507:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable PLL */
 508:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 509:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 510:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is stable */
 511:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 512:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 513:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 514:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* select PLL as system clock */
 515:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 516:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 517:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 518:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is selected as system clock */
 519:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 520:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 521:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** }
 522:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 523:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_56M_PLL_HXTAL)
 524:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
 525:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief      configure the system clock to 56M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 526:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[in]  none
 527:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[out] none
 528:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \retval     none
 529:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
 530:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_56m_hxtal(void)
 531:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** {
 532:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t timeout = 0U;
 533:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t stab_flag = 0U;
 534:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 535:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable HXTAL */
 536:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 537:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 538:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 539:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     do{
 540:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         timeout++;
 541:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 542:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 543:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 544:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* if fail */
 545:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 546:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while(1){
 547:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 548:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 549:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 550:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* HXTAL is stable */
 551:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* AHB = SYSCLK */
 552:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 553:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB2 = AHB/1 */
 554:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
GAS LISTING /tmp/ccpoUa1t.s 			page 12


 555:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB1 = AHB/2 */
 556:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 557:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 558:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* CK_PLL = (CK_PREDIV0) * 14 = 56 MHz */
 559:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 560:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL14);
 561:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 562:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(HXTAL_VALUE==25000000){
 563:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 564:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 565:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 566:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 567:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 568:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* enable PLL1 */
 569:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CTL |= RCU_CTL_PLL1EN;
 570:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* wait till PLL1 is ready */
 571:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 572:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 573:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 574:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }else if(HXTAL_VALUE==8000000){
 575:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0);
 576:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 |= (RCU_PREDV0SRC_HXTAL | RCU_PREDV0_DIV2 );
 577:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 578:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 579:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable PLL */
 580:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 581:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 582:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is stable */
 583:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 584:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 585:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 586:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* select PLL as system clock */
 587:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 588:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 589:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 590:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is selected as system clock */
 591:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 592:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 593:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** }
 594:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 595:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
 596:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
 597:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief      configure the system clock to 72M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 598:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[in]  none
 599:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[out] none
 600:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \retval     none
 601:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
 602:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_72m_hxtal(void)
 603:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** {
 604:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t timeout = 0U;
 605:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t stab_flag = 0U;
 606:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 607:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable HXTAL */
 608:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 609:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 610:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 611:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     do{
GAS LISTING /tmp/ccpoUa1t.s 			page 13


 612:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         timeout++;
 613:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 614:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 615:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 616:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* if fail */
 617:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 618:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while(1){
 619:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 620:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 621:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 622:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* HXTAL is stable */
 623:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* AHB = SYSCLK */
 624:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 625:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB2 = AHB/1 */
 626:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 627:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB1 = AHB/2 */
 628:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 629:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 630:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* CK_PLL = (CK_PREDIV0) * 18 = 72 MHz */ 
 631:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 632:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL18);
 633:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 634:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 635:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(HXTAL_VALUE==25000000){
 636:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 637:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 638:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 639:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 640:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 641:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* enable PLL1 */
 642:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CTL |= RCU_CTL_PLL1EN;
 643:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* wait till PLL1 is ready */
 644:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 645:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 646:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 647:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }else if(HXTAL_VALUE==8000000){
 648:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0);
 649:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 |= (RCU_PREDV0SRC_HXTAL | RCU_PREDV0_DIV2 );
 650:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 651:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 652:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable PLL */
 653:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 654:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 655:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is stable */
 656:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 657:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 658:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 659:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* select PLL as system clock */
 660:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 661:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 662:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 663:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is selected as system clock */
 664:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 665:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 666:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** }
 667:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 668:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** #elif defined (__SYSTEM_CLOCK_96M_PLL_HXTAL)
GAS LISTING /tmp/ccpoUa1t.s 			page 14


 669:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** /*!
 670:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \brief      configure the system clock to 96M by PLL which selects HXTAL(MD/HD/XD:8M; CL:25M) a
 671:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[in]  none
 672:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \param[out] none
 673:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     \retval     none
 674:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** */
 675:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** static void system_clock_96m_hxtal(void)
 676:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** {
 677:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t timeout = 0U;
  73              		.loc 1 677 5
  74              	.LVL0:
 678:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t stab_flag = 0U;
  75              		.loc 1 678 5
 679:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 680:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable HXTAL */
 681:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
  76              		.loc 1 681 5
  77              		.loc 1 681 13 is_stmt 0
  78 0052 9443     		lw	a3,0(a5)
  79 0054 4167     		li	a4,65536
  80 0056 D98E     		or	a3,a3,a4
  81 0058 94C3     		sw	a3,0(a5)
  82 005a 9307F7FF 		addi	a5,a4,-1
 682:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 683:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 684:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     do{
 685:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         timeout++;
 686:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
  83              		.loc 1 686 22
  84 005e 37170240 		li	a4,1073876992
  85              	.LVL1:
  86              	.L3:
 684:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         timeout++;
  87              		.loc 1 684 5 is_stmt 1
 685:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
  88              		.loc 1 685 9
  89              		.loc 1 686 9
  90              		.loc 1 686 22 is_stmt 0
  91 0062 1443     		lw	a3,0(a4)
  92              	.LVL2:
 687:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
  93              		.loc 1 687 5
  94 0064 1396E600 		slli	a2,a3,14
  95 0068 63440600 		blt	a2,zero,.L2
  96 006c FD17     		addi	a5,a5,-1
  97              	.LVL3:
  98              		.loc 1 687 30
  99 006e F5FB     		bne	a5,zero,.L3
 100              	.LVL4:
 101              	.L2:
 688:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 689:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* if fail */
 690:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 102              		.loc 1 690 5 is_stmt 1
 103              		.loc 1 690 15 is_stmt 0
 104 0070 B7170240 		li	a5,1073876992
 105 0074 9843     		lw	a4,0(a5)
GAS LISTING /tmp/ccpoUa1t.s 			page 15


 106              		.loc 1 690 7
 107 0076 9316E700 		slli	a3,a4,14
 108              	.LVL5:
 109 007a 63C30600 		blt	a3,zero,.L4
 110              	.L5:
 691:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while(1){
 111              		.loc 1 691 9 is_stmt 1
 692:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 112              		.loc 1 692 9
 113 007e 01A0     		j	.L5
 114              	.L4:
 693:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 694:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 695:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* HXTAL is stable */
 696:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* AHB = SYSCLK */
 697:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 115              		.loc 1 697 5
 116              		.loc 1 697 14 is_stmt 0
 117 0080 D843     		lw	a4,4(a5)
 698:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB2 = AHB/1 */
 699:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 700:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB1 = AHB/2 */
 701:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 702:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 703:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     if(HXTAL_VALUE==25000000){
 704:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 705:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* CK_PLL = (CK_PREDIV0) * 24 = 96 MHz */
 706:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 707:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL24);
 708:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 709:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */
 710:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0);
 711:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG1 |= (RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU_PREDV0_DIV10);
 712:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* enable PLL1 */
 713:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CTL |= RCU_CTL_PLL1EN;
 714:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* wait till PLL1 is ready */
 715:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 716:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         }
 717:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 718:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }else if(HXTAL_VALUE==8000000){
 719:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* CK_PLL = (CK_PREDIV0) * 24 = 96 MHz */
 720:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 118              		.loc 1 720 18
 119 0082 B706C4DF 		li	a3,-540803072
 120 0086 FD16     		addi	a3,a3,-1
 697:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB2 = AHB/1 */
 121              		.loc 1 697 14
 122 0088 D8C3     		sw	a4,4(a5)
 699:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB1 = AHB/2 */
 123              		.loc 1 699 5 is_stmt 1
 699:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* APB1 = AHB/2 */
 124              		.loc 1 699 14 is_stmt 0
 125 008a D843     		lw	a4,4(a5)
 126 008c D8C3     		sw	a4,4(a5)
 701:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 127              		.loc 1 701 5 is_stmt 1
 701:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
GAS LISTING /tmp/ccpoUa1t.s 			page 16


 128              		.loc 1 701 14 is_stmt 0
 129 008e D843     		lw	a4,4(a5)
 130 0090 13670740 		ori	a4,a4,1024
 131 0094 D8C3     		sw	a4,4(a5)
 703:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 132              		.loc 1 703 5 is_stmt 1
 718:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         /* CK_PLL = (CK_PREDIV0) * 24 = 96 MHz */
 133              		.loc 1 718 11
 134              		.loc 1 720 9
 135              		.loc 1 720 18 is_stmt 0
 136 0096 D843     		lw	a4,4(a5)
 137 0098 758F     		and	a4,a4,a3
 138 009a D8C3     		sw	a4,4(a5)
 721:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****         RCU_CFG0 |= (RCU_PLLSRC_HXTAL | RCU_PLL_MUL24);
 139              		.loc 1 721 9 is_stmt 1
 140              		.loc 1 721 18 is_stmt 0
 141 009c D843     		lw	a4,4(a5)
 142 009e B7061D20 		li	a3,538771456
 143 00a2 558F     		or	a4,a4,a3
 144 00a4 D8C3     		sw	a4,4(a5)
 722:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 723:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0);
 145              		.loc 1 723 3 is_stmt 1
 146              		.loc 1 723 12 is_stmt 0
 147 00a6 D857     		lw	a4,44(a5)
 148 00a8 BD76     		li	a3,-69632
 149 00aa 758F     		and	a4,a4,a3
 150 00ac D8D7     		sw	a4,44(a5)
 724:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 |= (RCU_PREDV0SRC_HXTAL | RCU_PREDV0_DIV2 );
 151              		.loc 1 724 3 is_stmt 1
 152              		.loc 1 724 12 is_stmt 0
 153 00ae D857     		lw	a4,44(a5)
 725:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 726:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 727:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* enable PLL */
 728:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 154              		.loc 1 728 13
 155 00b0 B7060001 		li	a3,16777216
 724:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 		RCU_CFG1 |= (RCU_PREDV0SRC_HXTAL | RCU_PREDV0_DIV2 );
 156              		.loc 1 724 12
 157 00b4 13671700 		ori	a4,a4,1
 158 00b8 D8D7     		sw	a4,44(a5)
 159              		.loc 1 728 5 is_stmt 1
 160              		.loc 1 728 13 is_stmt 0
 161 00ba 9843     		lw	a4,0(a5)
 162 00bc 558F     		or	a4,a4,a3
 163 00be 98C3     		sw	a4,0(a5)
 729:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 730:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is stable */
 731:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 164              		.loc 1 731 5 is_stmt 1
 165              		.loc 1 731 18 is_stmt 0
 166 00c0 B7170240 		li	a5,1073876992
 167              	.L6:
 732:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 168              		.loc 1 732 5 is_stmt 1
 731:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
GAS LISTING /tmp/ccpoUa1t.s 			page 17


 169              		.loc 1 731 18 is_stmt 0
 170 00c4 9843     		lw	a4,0(a5)
 731:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 171              		.loc 1 731 10
 172 00c6 93166700 		slli	a3,a4,6
 173 00ca E3DD06FE 		bge	a3,zero,.L6
 733:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 734:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* select PLL as system clock */
 735:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 174              		.loc 1 735 5 is_stmt 1
 175              		.loc 1 735 14 is_stmt 0
 176 00ce D843     		lw	a4,4(a5)
 177 00d0 719B     		andi	a4,a4,-4
 178 00d2 D8C3     		sw	a4,4(a5)
 736:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 179              		.loc 1 736 5 is_stmt 1
 180              		.loc 1 736 14 is_stmt 0
 181 00d4 D843     		lw	a4,4(a5)
 182 00d6 13672700 		ori	a4,a4,2
 183 00da D8C3     		sw	a4,4(a5)
 737:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 738:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     /* wait until PLL is selected as system clock */
 739:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 184              		.loc 1 739 5 is_stmt 1
 185              		.loc 1 739 18 is_stmt 0
 186 00dc 37170240 		li	a4,1073876992
 187              	.L7:
 740:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 188              		.loc 1 740 5 is_stmt 1
 739:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 189              		.loc 1 739 18 is_stmt 0
 190 00e0 5C43     		lw	a5,4(a4)
 739:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 191              		.loc 1 739 27
 192 00e2 A18B     		andi	a5,a5,8
 739:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     }
 193              		.loc 1 739 10
 194 00e4 F5DF     		beq	a5,zero,.L7
 195              	.LBE10:
 196              	.LBE9:
 197              	.LBE8:
 179:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 198              		.loc 1 179 1
 199 00e6 8280     		ret
 200              		.cfi_endproc
 201              	.LFE3:
 203              		.section	.text.SystemCoreClockUpdate,"ax",@progbits
 204              		.align	1
 205              		.globl	SystemCoreClockUpdate
 207              	SystemCoreClockUpdate:
 208              	.LFB4:
 188:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t scss;
 209              		.loc 1 188 1 is_stmt 1
 210              		.cfi_startproc
 189:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t pllsel, predv0sel, pllmf, ck_src;
 211              		.loc 1 189 5
 190:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     uint32_t predv0, predv1, pll1mf;
GAS LISTING /tmp/ccpoUa1t.s 			page 18


 212              		.loc 1 190 5
 191:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 213              		.loc 1 191 5
 193:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 214              		.loc 1 193 5
 193:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 215              		.loc 1 193 12 is_stmt 0
 216 0000 37170240 		li	a4,1073876992
 217 0004 5C43     		lw	a5,4(a4)
 218 0006 37060000 		lui	a2,%hi(.LANCHOR0)
 195:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     {
 219              		.loc 1 195 5
 220 000a 8546     		li	a3,1
 193:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 221              		.loc 1 193 12
 222 000c 8983     		srli	a5,a5,2
 193:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 223              		.loc 1 193 10
 224 000e 8D8B     		andi	a5,a5,3
 225              	.LVL6:
 195:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****     {
 226              		.loc 1 195 5 is_stmt 1
 227 0010 13060600 		addi	a2,a2,%lo(.LANCHOR0)
 228 0014 6386D700 		beq	a5,a3,.L14
 229 0018 81C7     		beq	a5,zero,.L14
 230 001a 8946     		li	a3,2
 231 001c 6388D700 		beq	a5,a3,.L15
 232              	.L14:
 199:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             break;
 233              		.loc 1 199 13
 199:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             break;
 234              		.loc 1 199 29 is_stmt 0
 235 0020 B7177A00 		li	a5,7999488
 236              	.LVL7:
 237 0024 93870720 		addi	a5,a5,512
 238              	.L30:
 252:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 239              		.loc 1 252 33
 240 0028 1CC2     		sw	a5,0(a2)
 262:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 241              		.loc 1 262 1
 242 002a 8280     		ret
 243              	.LVL8:
 244              	.L15:
 210:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 245              		.loc 1 210 13 is_stmt 1
 210:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 246              		.loc 1 210 23 is_stmt 0
 247 002c 5C43     		lw	a5,4(a4)
 248              	.LVL9:
 213:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 /* PLL clock source is IRC8M/2 */
 249              		.loc 1 213 13 is_stmt 1
 213:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 /* PLL clock source is IRC8M/2 */
 250              		.loc 1 213 15 is_stmt 0
 251 002e 9396F700 		slli	a3,a5,15
 252 0032 63DB0606 		bge	a3,zero,.L25
 218:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
GAS LISTING /tmp/ccpoUa1t.s 			page 19


 253              		.loc 1 218 17 is_stmt 1
 254              	.LVL10:
 220:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 255              		.loc 1 220 17
 220:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 256              		.loc 1 220 30 is_stmt 0
 257 0036 5C57     		lw	a5,44(a4)
 258              	.LVL11:
 223:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
 259              		.loc 1 223 17 is_stmt 1
 223:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
 260              		.loc 1 223 19 is_stmt 0
 261 0038 9396F700 		slli	a3,a5,15
 262 003c 63D10606 		bge	a3,zero,.L26
 224:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     pll1mf = ((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 263              		.loc 1 224 21 is_stmt 1
 224:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     pll1mf = ((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 264              		.loc 1 224 32 is_stmt 0
 265 0040 5C57     		lw	a5,44(a4)
 266              	.LVL12:
 225:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     if(17U == pll1mf){
 267              		.loc 1 225 32
 268 0042 5857     		lw	a4,44(a4)
 224:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     pll1mf = ((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 269              		.loc 1 224 60
 270 0044 9183     		srli	a5,a5,4
 271 0046 BD8B     		andi	a5,a5,15
 225:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     if(17U == pll1mf){
 272              		.loc 1 225 60
 273 0048 2183     		srli	a4,a4,8
 224:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     pll1mf = ((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 274              		.loc 1 224 28
 275 004a 93861700 		addi	a3,a5,1
 276              	.LVL13:
 225:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     if(17U == pll1mf){
 277              		.loc 1 225 21 is_stmt 1
 225:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     if(17U == pll1mf){
 278              		.loc 1 225 60 is_stmt 0
 279 004e 9377F700 		andi	a5,a4,15
 225:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     if(17U == pll1mf){
 280              		.loc 1 225 28
 281 0052 13872700 		addi	a4,a5,2
 282              	.LVL14:
 226:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                         pll1mf = 20U;
 283              		.loc 1 226 21 is_stmt 1
 226:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                         pll1mf = 20U;
 284              		.loc 1 226 23 is_stmt 0
 285 0056 C547     		li	a5,17
 286 0058 6313F700 		bne	a4,a5,.L19
 227:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                     }
 287              		.loc 1 227 32
 288 005c 5147     		li	a4,20
 289              	.LVL15:
 290              	.L19:
 229:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 }
 291              		.loc 1 229 21 is_stmt 1
 229:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 }
GAS LISTING /tmp/ccpoUa1t.s 			page 20


 292              		.loc 1 229 38 is_stmt 0
 293 005e B7177A00 		li	a5,7999488
 294 0062 93870720 		addi	a5,a5,512
 295 0066 B3D7D702 		divu	a5,a5,a3
 229:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 }
 296              		.loc 1 229 28
 297 006a B387E702 		mul	a5,a5,a4
 298              	.LVL16:
 299              	.L18:
 231:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 ck_src /= predv0;
 300              		.loc 1 231 17 is_stmt 1
 231:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 ck_src /= predv0;
 301              		.loc 1 231 27 is_stmt 0
 302 006e 37170240 		li	a4,1073876992
 303 0072 5857     		lw	a4,44(a4)
 304              	.LVL17:
 232:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 305              		.loc 1 232 17 is_stmt 1
 231:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 ck_src /= predv0;
 306              		.loc 1 231 36 is_stmt 0
 307 0074 3D8B     		andi	a4,a4,15
 308              	.LVL18:
 231:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 ck_src /= predv0;
 309              		.loc 1 231 24
 310 0076 0507     		addi	a4,a4,1
 311              	.LVL19:
 232:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 312              		.loc 1 232 24
 313 0078 B3D7E702 		divu	a5,a5,a4
 314              	.LVL20:
 315              	.L17:
 236:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 316              		.loc 1 236 13 is_stmt 1
 236:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 317              		.loc 1 236 21 is_stmt 0
 318 007c B7160240 		li	a3,1073876992
 319 0080 D842     		lw	a4,4(a3)
 238:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 pllmf |= 0x10U;
 320              		.loc 1 238 17
 321 0082 D442     		lw	a3,4(a3)
 236:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 322              		.loc 1 236 21
 323 0084 4983     		srli	a4,a4,18
 238:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 pllmf |= 0x10U;
 324              		.loc 1 238 15
 325 0086 93952600 		slli	a1,a3,2
 236:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 326              		.loc 1 236 19
 327 008a 3D8B     		andi	a4,a4,15
 328              	.LVL21:
 238:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 pllmf |= 0x10U;
 329              		.loc 1 238 13 is_stmt 1
 238:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 pllmf |= 0x10U;
 330              		.loc 1 238 15 is_stmt 0
 331 008c 63D30502 		bge	a1,zero,.L20
 239:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 332              		.loc 1 239 17 is_stmt 1
GAS LISTING /tmp/ccpoUa1t.s 			page 21


 239:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 333              		.loc 1 239 23 is_stmt 0
 334 0090 13670701 		ori	a4,a4,16
 335              	.LVL22:
 242:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 pllmf += 1U;
 336              		.loc 1 242 13 is_stmt 1
 337              	.L21:
 243:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }else{
 338              		.loc 1 243 17
 243:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }else{
 339              		.loc 1 243 23 is_stmt 0
 340 0094 0507     		addi	a4,a4,1
 341              	.LVL23:
 248:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 342              		.loc 1 248 13 is_stmt 1
 250:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 /* PLL source clock multiply by 6.5 */
 343              		.loc 1 250 13
 344              	.L23:
 248:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 345              		.loc 1 248 38 is_stmt 0
 346 0096 3307F702 		mul	a4,a4,a5
 347              	.LVL24:
 248:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 348              		.loc 1 248 29
 349 009a 18C2     		sw	a4,0(a2)
 350 009c 8280     		ret
 351              	.LVL25:
 352              	.L26:
 218:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
 353              		.loc 1 218 24
 354 009e B7177A00 		li	a5,7999488
 355              	.LVL26:
 356 00a2 93870720 		addi	a5,a5,512
 357 00a6 E1B7     		j	.L18
 358              	.LVL27:
 359              	.L25:
 215:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }else{
 360              		.loc 1 215 24
 361 00a8 B7173D00 		li	a5,4001792
 362              	.LVL28:
 363 00ac 93870790 		addi	a5,a5,-1792
 364 00b0 F1B7     		j	.L17
 365              	.LVL29:
 366              	.L20:
 242:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 pllmf += 1U;
 367              		.loc 1 242 13 is_stmt 1
 242:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 pllmf += 1U;
 368              		.loc 1 242 15 is_stmt 0
 369 00b2 BD46     		li	a3,15
 370 00b4 E300D7FE 		beq	a4,a3,.L21
 245:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 371              		.loc 1 245 17 is_stmt 1
 245:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 372              		.loc 1 245 23 is_stmt 0
 373 00b8 0907     		addi	a4,a4,2
 374              	.LVL30:
 248:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c **** 
GAS LISTING /tmp/ccpoUa1t.s 			page 22


 375              		.loc 1 248 13 is_stmt 1
 250:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 /* PLL source clock multiply by 6.5 */
 376              		.loc 1 250 13
 250:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****                 /* PLL source clock multiply by 6.5 */
 377              		.loc 1 250 15 is_stmt 0
 378 00ba E31ED7FC 		bne	a4,a3,.L23
 252:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 379              		.loc 1 252 17 is_stmt 1
 252:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 380              		.loc 1 252 42 is_stmt 0
 381 00be 1947     		li	a4,6
 382              	.LVL31:
 383 00c0 3387E702 		mul	a4,a5,a4
 252:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 384              		.loc 1 252 56
 385 00c4 8583     		srli	a5,a5,1
 386              	.LVL32:
 252:../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.c ****             }
 387              		.loc 1 252 47
 388 00c6 BA97     		add	a5,a4,a5
 389 00c8 85B7     		j	.L30
 390              		.cfi_endproc
 391              	.LFE4:
 393              		.globl	SystemCoreClock
 394              		.section	.sdata.SystemCoreClock,"aw"
 395              		.align	2
 396              		.set	.LANCHOR0,. + 0
 399              	SystemCoreClock:
 400 0000 00D8B805 		.word	96000000
 401              		.text
 402              	.Letext0:
 403              		.file 2 "/home/karzan/Documents/toolchain-gd32v-v202-linux/compiler/riscv64-unknown-elf/include/ma
 404              		.file 3 "/home/karzan/Documents/toolchain-gd32v-v202-linux/compiler/riscv64-unknown-elf/include/sy
 405              		.file 4 "../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.h"
GAS LISTING /tmp/ccpoUa1t.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_gd32vf103.c
     /tmp/ccpoUa1t.s:13     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccpoUa1t.s:17     .text.SystemInit:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:18     .text.SystemInit:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:19     .text.SystemInit:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:20     .text.SystemInit:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:23     .text.SystemInit:0000000000000006 .L0 
     /tmp/ccpoUa1t.s:26     .text.SystemInit:000000000000000c .L0 
     /tmp/ccpoUa1t.s:29     .text.SystemInit:0000000000000012 .L0 
     /tmp/ccpoUa1t.s:30     .text.SystemInit:0000000000000012 .L0 
     /tmp/ccpoUa1t.s:34     .text.SystemInit:0000000000000018 .L0 
     /tmp/ccpoUa1t.s:35     .text.SystemInit:0000000000000018 .L0 
     /tmp/ccpoUa1t.s:41     .text.SystemInit:0000000000000024 .L0 
     /tmp/ccpoUa1t.s:42     .text.SystemInit:0000000000000024 .L0 
     /tmp/ccpoUa1t.s:48     .text.SystemInit:0000000000000030 .L0 
     /tmp/ccpoUa1t.s:49     .text.SystemInit:0000000000000030 .L0 
     /tmp/ccpoUa1t.s:55     .text.SystemInit:000000000000003c .L0 
     /tmp/ccpoUa1t.s:56     .text.SystemInit:000000000000003c .L0 
     /tmp/ccpoUa1t.s:58     .text.SystemInit:0000000000000040 .L0 
     /tmp/ccpoUa1t.s:59     .text.SystemInit:0000000000000040 .L0 
     /tmp/ccpoUa1t.s:65     .text.SystemInit:000000000000004c .L0 
     /tmp/ccpoUa1t.s:66     .text.SystemInit:000000000000004c .L0 
     /tmp/ccpoUa1t.s:69     .text.SystemInit:0000000000000052 .L0 
     /tmp/ccpoUa1t.s:73     .text.SystemInit:0000000000000052 .L0 
     /tmp/ccpoUa1t.s:75     .text.SystemInit:0000000000000052 .L0 
     /tmp/ccpoUa1t.s:76     .text.SystemInit:0000000000000052 .L0 
     /tmp/ccpoUa1t.s:77     .text.SystemInit:0000000000000052 .L0 
     /tmp/ccpoUa1t.s:78     .text.SystemInit:0000000000000052 .L0 
     /tmp/ccpoUa1t.s:84     .text.SystemInit:000000000000005e .L0 
     /tmp/ccpoUa1t.s:88     .text.SystemInit:0000000000000062 .L0 
     /tmp/ccpoUa1t.s:89     .text.SystemInit:0000000000000062 .L0 
     /tmp/ccpoUa1t.s:90     .text.SystemInit:0000000000000062 .L0 
     /tmp/ccpoUa1t.s:91     .text.SystemInit:0000000000000062 .L0 
     /tmp/ccpoUa1t.s:94     .text.SystemInit:0000000000000064 .L0 
     /tmp/ccpoUa1t.s:99     .text.SystemInit:000000000000006e .L0 
     /tmp/ccpoUa1t.s:103    .text.SystemInit:0000000000000070 .L0 
     /tmp/ccpoUa1t.s:104    .text.SystemInit:0000000000000070 .L0 
     /tmp/ccpoUa1t.s:107    .text.SystemInit:0000000000000076 .L0 
     /tmp/ccpoUa1t.s:112    .text.SystemInit:000000000000007e .L0 
     /tmp/ccpoUa1t.s:113    .text.SystemInit:000000000000007e .L0 
     /tmp/ccpoUa1t.s:116    .text.SystemInit:0000000000000080 .L0 
     /tmp/ccpoUa1t.s:117    .text.SystemInit:0000000000000080 .L0 
     /tmp/ccpoUa1t.s:119    .text.SystemInit:0000000000000082 .L0 
     /tmp/ccpoUa1t.s:122    .text.SystemInit:0000000000000088 .L0 
     /tmp/ccpoUa1t.s:124    .text.SystemInit:000000000000008a .L0 
     /tmp/ccpoUa1t.s:125    .text.SystemInit:000000000000008a .L0 
     /tmp/ccpoUa1t.s:128    .text.SystemInit:000000000000008e .L0 
     /tmp/ccpoUa1t.s:129    .text.SystemInit:000000000000008e .L0 
     /tmp/ccpoUa1t.s:133    .text.SystemInit:0000000000000096 .L0 
     /tmp/ccpoUa1t.s:134    .text.SystemInit:0000000000000096 .L0 
     /tmp/ccpoUa1t.s:135    .text.SystemInit:0000000000000096 .L0 
     /tmp/ccpoUa1t.s:136    .text.SystemInit:0000000000000096 .L0 
     /tmp/ccpoUa1t.s:140    .text.SystemInit:000000000000009c .L0 
     /tmp/ccpoUa1t.s:141    .text.SystemInit:000000000000009c .L0 
     /tmp/ccpoUa1t.s:146    .text.SystemInit:00000000000000a6 .L0 
     /tmp/ccpoUa1t.s:147    .text.SystemInit:00000000000000a6 .L0 
GAS LISTING /tmp/ccpoUa1t.s 			page 24


     /tmp/ccpoUa1t.s:152    .text.SystemInit:00000000000000ae .L0 
     /tmp/ccpoUa1t.s:153    .text.SystemInit:00000000000000ae .L0 
     /tmp/ccpoUa1t.s:155    .text.SystemInit:00000000000000b0 .L0 
     /tmp/ccpoUa1t.s:157    .text.SystemInit:00000000000000b4 .L0 
     /tmp/ccpoUa1t.s:160    .text.SystemInit:00000000000000ba .L0 
     /tmp/ccpoUa1t.s:161    .text.SystemInit:00000000000000ba .L0 
     /tmp/ccpoUa1t.s:165    .text.SystemInit:00000000000000c0 .L0 
     /tmp/ccpoUa1t.s:166    .text.SystemInit:00000000000000c0 .L0 
     /tmp/ccpoUa1t.s:169    .text.SystemInit:00000000000000c4 .L0 
     /tmp/ccpoUa1t.s:170    .text.SystemInit:00000000000000c4 .L0 
     /tmp/ccpoUa1t.s:172    .text.SystemInit:00000000000000c6 .L0 
     /tmp/ccpoUa1t.s:175    .text.SystemInit:00000000000000ce .L0 
     /tmp/ccpoUa1t.s:176    .text.SystemInit:00000000000000ce .L0 
     /tmp/ccpoUa1t.s:180    .text.SystemInit:00000000000000d4 .L0 
     /tmp/ccpoUa1t.s:181    .text.SystemInit:00000000000000d4 .L0 
     /tmp/ccpoUa1t.s:185    .text.SystemInit:00000000000000dc .L0 
     /tmp/ccpoUa1t.s:186    .text.SystemInit:00000000000000dc .L0 
     /tmp/ccpoUa1t.s:189    .text.SystemInit:00000000000000e0 .L0 
     /tmp/ccpoUa1t.s:190    .text.SystemInit:00000000000000e0 .L0 
     /tmp/ccpoUa1t.s:192    .text.SystemInit:00000000000000e2 .L0 
     /tmp/ccpoUa1t.s:194    .text.SystemInit:00000000000000e4 .L0 
     /tmp/ccpoUa1t.s:199    .text.SystemInit:00000000000000e6 .L0 
     /tmp/ccpoUa1t.s:200    .text.SystemInit:00000000000000e8 .L0 
     /tmp/ccpoUa1t.s:207    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccpoUa1t.s:210    .text.SystemCoreClockUpdate:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:211    .text.SystemCoreClockUpdate:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:212    .text.SystemCoreClockUpdate:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:213    .text.SystemCoreClockUpdate:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:214    .text.SystemCoreClockUpdate:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:215    .text.SystemCoreClockUpdate:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:216    .text.SystemCoreClockUpdate:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:220    .text.SystemCoreClockUpdate:000000000000000a .L0 
     /tmp/ccpoUa1t.s:222    .text.SystemCoreClockUpdate:000000000000000c .L0 
     /tmp/ccpoUa1t.s:224    .text.SystemCoreClockUpdate:000000000000000e .L0 
     /tmp/ccpoUa1t.s:227    .text.SystemCoreClockUpdate:0000000000000010 .L0 
     /tmp/ccpoUa1t.s:234    .text.SystemCoreClockUpdate:0000000000000020 .L0 
     /tmp/ccpoUa1t.s:235    .text.SystemCoreClockUpdate:0000000000000020 .L0 
     /tmp/ccpoUa1t.s:240    .text.SystemCoreClockUpdate:0000000000000028 .L0 
     /tmp/ccpoUa1t.s:242    .text.SystemCoreClockUpdate:000000000000002a .L0 
     /tmp/ccpoUa1t.s:246    .text.SystemCoreClockUpdate:000000000000002c .L0 
     /tmp/ccpoUa1t.s:247    .text.SystemCoreClockUpdate:000000000000002c .L0 
     /tmp/ccpoUa1t.s:250    .text.SystemCoreClockUpdate:000000000000002e .L0 
     /tmp/ccpoUa1t.s:251    .text.SystemCoreClockUpdate:000000000000002e .L0 
     /tmp/ccpoUa1t.s:255    .text.SystemCoreClockUpdate:0000000000000036 .L0 
     /tmp/ccpoUa1t.s:256    .text.SystemCoreClockUpdate:0000000000000036 .L0 
     /tmp/ccpoUa1t.s:257    .text.SystemCoreClockUpdate:0000000000000036 .L0 
     /tmp/ccpoUa1t.s:260    .text.SystemCoreClockUpdate:0000000000000038 .L0 
     /tmp/ccpoUa1t.s:261    .text.SystemCoreClockUpdate:0000000000000038 .L0 
     /tmp/ccpoUa1t.s:264    .text.SystemCoreClockUpdate:0000000000000040 .L0 
     /tmp/ccpoUa1t.s:265    .text.SystemCoreClockUpdate:0000000000000040 .L0 
     /tmp/ccpoUa1t.s:268    .text.SystemCoreClockUpdate:0000000000000042 .L0 
     /tmp/ccpoUa1t.s:270    .text.SystemCoreClockUpdate:0000000000000044 .L0 
     /tmp/ccpoUa1t.s:273    .text.SystemCoreClockUpdate:0000000000000048 .L0 
     /tmp/ccpoUa1t.s:275    .text.SystemCoreClockUpdate:000000000000004a .L0 
     /tmp/ccpoUa1t.s:278    .text.SystemCoreClockUpdate:000000000000004e .L0 
     /tmp/ccpoUa1t.s:279    .text.SystemCoreClockUpdate:000000000000004e .L0 
     /tmp/ccpoUa1t.s:281    .text.SystemCoreClockUpdate:0000000000000052 .L0 
GAS LISTING /tmp/ccpoUa1t.s 			page 25


     /tmp/ccpoUa1t.s:284    .text.SystemCoreClockUpdate:0000000000000056 .L0 
     /tmp/ccpoUa1t.s:285    .text.SystemCoreClockUpdate:0000000000000056 .L0 
     /tmp/ccpoUa1t.s:288    .text.SystemCoreClockUpdate:000000000000005c .L0 
     /tmp/ccpoUa1t.s:292    .text.SystemCoreClockUpdate:000000000000005e .L0 
     /tmp/ccpoUa1t.s:293    .text.SystemCoreClockUpdate:000000000000005e .L0 
     /tmp/ccpoUa1t.s:297    .text.SystemCoreClockUpdate:000000000000006a .L0 
     /tmp/ccpoUa1t.s:301    .text.SystemCoreClockUpdate:000000000000006e .L0 
     /tmp/ccpoUa1t.s:302    .text.SystemCoreClockUpdate:000000000000006e .L0 
     /tmp/ccpoUa1t.s:306    .text.SystemCoreClockUpdate:0000000000000074 .L0 
     /tmp/ccpoUa1t.s:307    .text.SystemCoreClockUpdate:0000000000000074 .L0 
     /tmp/ccpoUa1t.s:310    .text.SystemCoreClockUpdate:0000000000000076 .L0 
     /tmp/ccpoUa1t.s:313    .text.SystemCoreClockUpdate:0000000000000078 .L0 
     /tmp/ccpoUa1t.s:317    .text.SystemCoreClockUpdate:000000000000007c .L0 
     /tmp/ccpoUa1t.s:318    .text.SystemCoreClockUpdate:000000000000007c .L0 
     /tmp/ccpoUa1t.s:321    .text.SystemCoreClockUpdate:0000000000000082 .L0 
     /tmp/ccpoUa1t.s:323    .text.SystemCoreClockUpdate:0000000000000084 .L0 
     /tmp/ccpoUa1t.s:325    .text.SystemCoreClockUpdate:0000000000000086 .L0 
     /tmp/ccpoUa1t.s:327    .text.SystemCoreClockUpdate:000000000000008a .L0 
     /tmp/ccpoUa1t.s:330    .text.SystemCoreClockUpdate:000000000000008c .L0 
     /tmp/ccpoUa1t.s:331    .text.SystemCoreClockUpdate:000000000000008c .L0 
     /tmp/ccpoUa1t.s:333    .text.SystemCoreClockUpdate:0000000000000090 .L0 
     /tmp/ccpoUa1t.s:334    .text.SystemCoreClockUpdate:0000000000000090 .L0 
     /tmp/ccpoUa1t.s:338    .text.SystemCoreClockUpdate:0000000000000094 .L0 
     /tmp/ccpoUa1t.s:339    .text.SystemCoreClockUpdate:0000000000000094 .L0 
     /tmp/ccpoUa1t.s:340    .text.SystemCoreClockUpdate:0000000000000094 .L0 
     /tmp/ccpoUa1t.s:343    .text.SystemCoreClockUpdate:0000000000000096 .L0 
     /tmp/ccpoUa1t.s:345    .text.SystemCoreClockUpdate:0000000000000096 .L0 
     /tmp/ccpoUa1t.s:346    .text.SystemCoreClockUpdate:0000000000000096 .L0 
     /tmp/ccpoUa1t.s:349    .text.SystemCoreClockUpdate:000000000000009a .L0 
     /tmp/ccpoUa1t.s:354    .text.SystemCoreClockUpdate:000000000000009e .L0 
     /tmp/ccpoUa1t.s:361    .text.SystemCoreClockUpdate:00000000000000a8 .L0 
     /tmp/ccpoUa1t.s:368    .text.SystemCoreClockUpdate:00000000000000b2 .L0 
     /tmp/ccpoUa1t.s:369    .text.SystemCoreClockUpdate:00000000000000b2 .L0 
     /tmp/ccpoUa1t.s:372    .text.SystemCoreClockUpdate:00000000000000b8 .L0 
     /tmp/ccpoUa1t.s:373    .text.SystemCoreClockUpdate:00000000000000b8 .L0 
     /tmp/ccpoUa1t.s:376    .text.SystemCoreClockUpdate:00000000000000ba .L0 
     /tmp/ccpoUa1t.s:377    .text.SystemCoreClockUpdate:00000000000000ba .L0 
     /tmp/ccpoUa1t.s:378    .text.SystemCoreClockUpdate:00000000000000ba .L0 
     /tmp/ccpoUa1t.s:380    .text.SystemCoreClockUpdate:00000000000000be .L0 
     /tmp/ccpoUa1t.s:381    .text.SystemCoreClockUpdate:00000000000000be .L0 
     /tmp/ccpoUa1t.s:385    .text.SystemCoreClockUpdate:00000000000000c4 .L0 
     /tmp/ccpoUa1t.s:388    .text.SystemCoreClockUpdate:00000000000000c6 .L0 
     /tmp/ccpoUa1t.s:390    .text.SystemCoreClockUpdate:00000000000000ca .L0 
     /tmp/ccpoUa1t.s:399    .sdata.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccpoUa1t.s:396    .sdata.SystemCoreClock:0000000000000000 .LANCHOR0
     /tmp/ccpoUa1t.s:203    .text.SystemInit:00000000000000e8 .L0 
     /tmp/ccpoUa1t.s:394    .text.SystemCoreClockUpdate:00000000000000ca .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccpoUa1t.s:101    .text.SystemInit:0000000000000070 .L2
     /tmp/ccpoUa1t.s:86     .text.SystemInit:0000000000000062 .L3
     /tmp/ccpoUa1t.s:114    .text.SystemInit:0000000000000080 .L4
     /tmp/ccpoUa1t.s:110    .text.SystemInit:000000000000007e .L5
     /tmp/ccpoUa1t.s:167    .text.SystemInit:00000000000000c4 .L6
     /tmp/ccpoUa1t.s:187    .text.SystemInit:00000000000000e0 .L7
     /tmp/ccpoUa1t.s:232    .text.SystemCoreClockUpdate:0000000000000020 .L14
     /tmp/ccpoUa1t.s:244    .text.SystemCoreClockUpdate:000000000000002c .L15
     /tmp/ccpoUa1t.s:359    .text.SystemCoreClockUpdate:00000000000000a8 .L25
GAS LISTING /tmp/ccpoUa1t.s 			page 26


     /tmp/ccpoUa1t.s:352    .text.SystemCoreClockUpdate:000000000000009e .L26
     /tmp/ccpoUa1t.s:290    .text.SystemCoreClockUpdate:000000000000005e .L19
     /tmp/ccpoUa1t.s:366    .text.SystemCoreClockUpdate:00000000000000b2 .L20
     /tmp/ccpoUa1t.s:299    .text.SystemCoreClockUpdate:000000000000006e .L18
     /tmp/ccpoUa1t.s:315    .text.SystemCoreClockUpdate:000000000000007c .L17
     /tmp/ccpoUa1t.s:337    .text.SystemCoreClockUpdate:0000000000000094 .L21
     /tmp/ccpoUa1t.s:344    .text.SystemCoreClockUpdate:0000000000000096 .L23
     /tmp/ccpoUa1t.s:238    .text.SystemCoreClockUpdate:0000000000000028 .L30
     /tmp/ccpoUa1t.s:659    .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccpoUa1t.s:1133   .debug_str:00000000000001cb .LASF28
     /tmp/ccpoUa1t.s:1097   .debug_str:000000000000007d .LASF29
     /tmp/ccpoUa1t.s:1101   .debug_str:00000000000000c8 .LASF30
     /tmp/ccpoUa1t.s:1067   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccpoUa1t.s:1075   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccpoUa1t.s:1107   .debug_str:0000000000000125 .LASF0
     /tmp/ccpoUa1t.s:1143   .debug_str:0000000000000277 .LASF1
     /tmp/ccpoUa1t.s:1077   .debug_str:0000000000000000 .LASF4
     /tmp/ccpoUa1t.s:1091   .debug_str:000000000000004a .LASF2
     /tmp/ccpoUa1t.s:1125   .debug_str:000000000000019d .LASF3
     /tmp/ccpoUa1t.s:1103   .debug_str:0000000000000113 .LASF5
     /tmp/ccpoUa1t.s:1095   .debug_str:000000000000006a .LASF6
     /tmp/ccpoUa1t.s:1137   .debug_str:000000000000025c .LASF7
     /tmp/ccpoUa1t.s:1099   .debug_str:00000000000000bd .LASF8
     /tmp/ccpoUa1t.s:1093   .debug_str:0000000000000058 .LASF9
     /tmp/ccpoUa1t.s:1117   .debug_str:0000000000000161 .LASF10
     /tmp/ccpoUa1t.s:1109   .debug_str:0000000000000132 .LASF11
     /tmp/ccpoUa1t.s:1111   .debug_str:0000000000000149 .LASF12
     /tmp/ccpoUa1t.s:1129   .debug_str:00000000000001ae .LASF13
     /tmp/ccpoUa1t.s:1135   .debug_str:0000000000000253 .LASF14
     /tmp/ccpoUa1t.s:1121   .debug_str:0000000000000177 .LASF31
     /tmp/ccpoUa1t.s:1141   .debug_str:000000000000026b .LASF15
     /tmp/ccpoUa1t.s:1087   .debug_str:0000000000000029 .LASF32
     /tmp/ccpoUa1t.s:1119   .debug_str:000000000000016f .LASF16
     /tmp/ccpoUa1t.s:1089   .debug_str:0000000000000040 .LASF17
     /tmp/ccpoUa1t.s:1123   .debug_str:0000000000000187 .LASF26
     /tmp/ccpoUa1t.s:208    .text.SystemCoreClockUpdate:0000000000000000 .LFB4
     /tmp/ccpoUa1t.s:391    .text.SystemCoreClockUpdate:00000000000000ca .LFE4
     /tmp/ccpoUa1t.s:1113   .debug_str:0000000000000151 .LASF18
     /tmp/ccpoUa1t.s:885    .debug_loc:0000000000000000 .LLST2
     /tmp/ccpoUa1t.s:1127   .debug_str:00000000000001a7 .LASF19
     /tmp/ccpoUa1t.s:896    .debug_loc:000000000000001e .LLST3
     /tmp/ccpoUa1t.s:1079   .debug_str:000000000000000a .LASF20
     /tmp/ccpoUa1t.s:919    .debug_loc:0000000000000048 .LLST4
     /tmp/ccpoUa1t.s:1139   .debug_str:0000000000000265 .LASF21
     /tmp/ccpoUa1t.s:942    .debug_loc:0000000000000072 .LLST5
     /tmp/ccpoUa1t.s:1105   .debug_str:000000000000011e .LASF22
     /tmp/ccpoUa1t.s:953    .debug_loc:0000000000000090 .LLST6
     /tmp/ccpoUa1t.s:1081   .debug_str:0000000000000014 .LASF23
     /tmp/ccpoUa1t.s:976    .debug_loc:00000000000000ce .LLST7
     /tmp/ccpoUa1t.s:1083   .debug_str:000000000000001b .LASF24
     /tmp/ccpoUa1t.s:993    .debug_loc:00000000000000f2 .LLST8
     /tmp/ccpoUa1t.s:1085   .debug_str:0000000000000022 .LASF25
     /tmp/ccpoUa1t.s:1000   .debug_loc:0000000000000105 .LLST9
     /tmp/ccpoUa1t.s:1115   .debug_str:0000000000000156 .LASF27
     /tmp/ccpoUa1t.s:14     .text.SystemInit:0000000000000000 .LFB3
     /tmp/ccpoUa1t.s:201    .text.SystemInit:00000000000000e8 .LFE3
     /tmp/ccpoUa1t.s:70     .text.SystemInit:0000000000000052 .LBB8
GAS LISTING /tmp/ccpoUa1t.s 			page 27


     /tmp/ccpoUa1t.s:197    .text.SystemInit:00000000000000e6 .LBE8
     /tmp/ccpoUa1t.s:71     .text.SystemInit:0000000000000052 .LBB9
     /tmp/ccpoUa1t.s:196    .text.SystemInit:00000000000000e6 .LBE9
     /tmp/ccpoUa1t.s:72     .text.SystemInit:0000000000000052 .LBB10
     /tmp/ccpoUa1t.s:195    .text.SystemInit:00000000000000e6 .LBE10
     /tmp/ccpoUa1t.s:1007   .debug_loc:0000000000000118 .LLST0
     /tmp/ccpoUa1t.s:1034   .debug_loc:000000000000014e .LLST1
     /tmp/ccpoUa1t.s:1131   .debug_str:00000000000001b7 .LASF33
     /tmp/ccpoUa1t.s:225    .text.SystemCoreClockUpdate:0000000000000010 .LVL6
     /tmp/ccpoUa1t.s:236    .text.SystemCoreClockUpdate:0000000000000024 .LVL7
     /tmp/ccpoUa1t.s:243    .text.SystemCoreClockUpdate:000000000000002c .LVL8
     /tmp/ccpoUa1t.s:248    .text.SystemCoreClockUpdate:000000000000002e .LVL9
     /tmp/ccpoUa1t.s:258    .text.SystemCoreClockUpdate:0000000000000038 .LVL11
     /tmp/ccpoUa1t.s:358    .text.SystemCoreClockUpdate:00000000000000a8 .LVL27
     /tmp/ccpoUa1t.s:362    .text.SystemCoreClockUpdate:00000000000000ac .LVL28
     /tmp/ccpoUa1t.s:266    .text.SystemCoreClockUpdate:0000000000000042 .LVL12
     /tmp/ccpoUa1t.s:351    .text.SystemCoreClockUpdate:000000000000009e .LVL25
     /tmp/ccpoUa1t.s:355    .text.SystemCoreClockUpdate:00000000000000a2 .LVL26
     /tmp/ccpoUa1t.s:328    .text.SystemCoreClockUpdate:000000000000008c .LVL21
     /tmp/ccpoUa1t.s:347    .text.SystemCoreClockUpdate:000000000000009a .LVL24
     /tmp/ccpoUa1t.s:365    .text.SystemCoreClockUpdate:00000000000000b2 .LVL29
     /tmp/ccpoUa1t.s:382    .text.SystemCoreClockUpdate:00000000000000c0 .LVL31
     /tmp/ccpoUa1t.s:254    .text.SystemCoreClockUpdate:0000000000000036 .LVL10
     /tmp/ccpoUa1t.s:298    .text.SystemCoreClockUpdate:000000000000006e .LVL16
     /tmp/ccpoUa1t.s:386    .text.SystemCoreClockUpdate:00000000000000c6 .LVL32
     /tmp/ccpoUa1t.s:304    .text.SystemCoreClockUpdate:0000000000000074 .LVL17
     /tmp/ccpoUa1t.s:308    .text.SystemCoreClockUpdate:0000000000000076 .LVL18
     /tmp/ccpoUa1t.s:311    .text.SystemCoreClockUpdate:0000000000000078 .LVL19
     /tmp/ccpoUa1t.s:314    .text.SystemCoreClockUpdate:000000000000007c .LVL20
     /tmp/ccpoUa1t.s:276    .text.SystemCoreClockUpdate:000000000000004e .LVL13
     /tmp/ccpoUa1t.s:282    .text.SystemCoreClockUpdate:0000000000000056 .LVL14
     /tmp/ccpoUa1t.s:74     .text.SystemInit:0000000000000052 .LVL0
     /tmp/ccpoUa1t.s:85     .text.SystemInit:0000000000000062 .LVL1
     /tmp/ccpoUa1t.s:97     .text.SystemInit:000000000000006e .LVL3
     /tmp/ccpoUa1t.s:100    .text.SystemInit:0000000000000070 .LVL4
     /tmp/ccpoUa1t.s:92     .text.SystemInit:0000000000000064 .LVL2
     /tmp/ccpoUa1t.s:108    .text.SystemInit:000000000000007a .LVL5
     /tmp/ccpoUa1t.s:407    .debug_info:0000000000000000 .Ldebug_info0

NO UNDEFINED SYMBOLS
