#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000003cebb0 .scope module, "notgate_tb" "notgate_tb" 2 1;
 .timescale 0 0;
v0000000000896a40_0 .var "t_a", 0 0;
v0000000000896ae0_0 .net "t_y", 0 0, L_00000000003cea80;  1 drivers
S_00000000003ced30 .scope module, "my_gate" "notgate" 2 5, 3 1 0, S_00000000003cebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "y"
L_00000000003cea80 .functor NAND 1, v0000000000896a40_0, v0000000000896a40_0, C4<1>, C4<1>;
v00000000003ceeb0_0 .net "a", 0 0, v0000000000896a40_0;  1 drivers
v00000000008969a0_0 .net "y", 0 0, L_00000000003cea80;  alias, 1 drivers
    .scope S_00000000003cebb0;
T_0 ;
    %vpi_call 2 9 "$monitor", "%b:%b", v0000000000896a40_0, v0000000000896ae0_0 {0 0 0};
    %vpi_call 2 10 "$display", "A B C D E F G Y" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000896a40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000896a40_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "notusingnand.v";
    "not.v";
