;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL 320, 220
	SPL 320, 220
	JMP @12, #0
	SUB 23, @20
	SPL <123, 102
	MOV @121, 106
	SUB @0, @2
	JMZ -1, @-26
	SUB @13, <2
	MOV @121, 106
	JMP <123, 102
	SUB @400, @402
	SUB #12, @0
	JMN 3, 720
	JMP 0, #2
	DAT #270, #60
	SUB @123, 102
	JMZ <121, 106
	SUB 210, 60
	SPL <123, 102
	JMZ -1, @-26
	SUB <700, @-600
	SUB #12, @0
	MOV -1, <-26
	SUB #12, @0
	MOV -7, <-20
	SUB @0, @2
	SLT 121, 0
	SUB @127, 106
	ADD -3, <-20
	SUB 210, 60
	SUB 121, 176
	JMP 0, #2
	SUB @121, 106
	SLT 0, 272
	SPL 0, #2
	SUB <700, @-600
	DAT #210, #60
	CMP 140, -240
	JMP 0, #2
	CMP 140, -240
	CMP 140, -240
	DAT <270, #1
	DAT <270, #1
	SPL 0, <402
	SUB @127, 106
	SUB @13, <2
