# 0 "arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts"







/dts-v1/;

# 1 "arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi" 1







/dts-v1/;

# 1 "arch/arm64/boot/dts/ti/k3-j721s2.dtsi" 1
# 11 "arch/arm64/boot/dts/ti/k3-j721s2.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 12 "arch/arm64/boot/dts/ti/k3-j721s2.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 13 "arch/arm64/boot/dts/ti/k3-j721s2.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/ti,sci_pm_domain.h" 1
# 14 "arch/arm64/boot/dts/ti/k3-j721s2.dtsi" 2

# 1 "arch/arm64/boot/dts/ti/k3-pinctrl.h" 1
# 16 "arch/arm64/boot/dts/ti/k3-j721s2.dtsi" 2

/ {

 model = "Texas Instruments K3 J721S2 SoC";
 compatible = "ti,j721s2";
 interrupt-parent = <&gic500>;
 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0: cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };
   };
  };

  cpu0: cpu@0 {
   compatible = "arm,cortex-a72";
   reg = <0x000>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a72";
   reg = <0x001>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };
 };

 L2_0: l2-cache0 {
  compatible = "cache";
  cache-unified;
  cache-level = <2>;
  cache-size = <0x100000>;
  cache-line-size = <64>;
  cache-sets = <1024>;
  next-level-cache = <&msmc_l3>;
 };

 msmc_l3: l3-cache0 {
  compatible = "cache";
  cache-level = <3>;
  cache-unified;
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };

  psci: psci {
   compatible = "arm,psci-1.0";
   method = "smc";
  };
 };

 a72_timer0: timer-cl0-cpu0 {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;

 };

 pmu: pmu {
  compatible = "arm,cortex-a72-pmu";

  interrupts = <1 7 4>;
 };

 cbass_main: bus@100000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>,
    <0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>,
    <0x00 0x01000000 0x00 0x01000000 0x00 0x0d000000>,
    <0x00 0x0d800000 0x00 0x0d800000 0x00 0x00800000>,
    <0x00 0x18000000 0x00 0x18000000 0x00 0x08000000>,
    <0x00 0x64800000 0x00 0x64800000 0x00 0x0070c000>,
    <0x00 0x65800000 0x00 0x65800000 0x00 0x0070c000>,
    <0x00 0x6f000000 0x00 0x6f000000 0x00 0x00310000>,
    <0x00 0x70000000 0x00 0x70000000 0x00 0x00400000>,
    <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>,
    <0x41 0x00000000 0x41 0x00000000 0x01 0x00000000>,
    <0x4e 0x20000000 0x4e 0x20000000 0x00 0x00080000>,


    <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
    <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
    <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
    <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
    <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
    <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
    <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
    <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
    <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
    <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
    <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
    <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
    <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;

  cbass_mcu_wakeup: bus@28380000 {
   compatible = "simple-bus";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
     <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
     <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
     <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
     <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
     <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
     <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
     <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
     <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
     <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
     <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
     <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
     <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;

  };

 };

 thermal_zones: thermal-zones {
# 1 "arch/arm64/boot/dts/ti/k3-j721s2-thermal.dtsi" 1


# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 4 "arch/arm64/boot/dts/ti/k3-j721s2-thermal.dtsi" 2

wkup0_thermal: wkup0-thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;
 thermal-sensors = <&wkup_vtm0 0>;

 trips {
  wkup0_crit: wkup0-crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};

wkup1_thermal: wkup1-thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;
 thermal-sensors = <&wkup_vtm0 1>;

 trips {
  wkup1_crit: wkup1-crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};

main0_thermal: main0-thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;
 thermal-sensors = <&wkup_vtm0 2>;

 trips {
  main0_crit: main0-crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};

main1_thermal: main1-thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;
 thermal-sensors = <&wkup_vtm0 3>;

 trips {
  main1_crit: main1-crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};

main2_thermal: main2-thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;
 thermal-sensors = <&wkup_vtm0 4>;

 trips {
  main2_crit: main2-crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};

main3_thermal: main3-thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;
 thermal-sensors = <&wkup_vtm0 5>;

 trips {
  main3_crit: main3-crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};

main4_thermal: main4-thermal {
 polling-delay-passive = <250>;
 polling-delay = <500>;
 thermal-sensors = <&wkup_vtm0 6>;

 trips {
  main4_crit: main4-crit {
   temperature = <125000>;
   hysteresis = <2000>;
   type = "critical";
  };
 };
};
# 170 "arch/arm64/boot/dts/ti/k3-j721s2.dtsi" 2
 };
};


# 1 "arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-cadence.h" 1
# 9 "arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-ti.h" 1
# 10 "arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi" 2

/ {
 serdes_refclk: clock-cmnrefclk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };
};

&cbass_main {
 msmc_ram: sram@70000000 {
  compatible = "mmio-sram";
  reg = <0x0 0x70000000 0x0 0x400000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x70000000 0x400000>;

  atf-sram@0 {
   reg = <0x0 0x20000>;
  };

  tifs-sram@1f0000 {
   reg = <0x1f0000 0x10000>;
  };

  l3cache-sram@200000 {
   reg = <0x200000 0x200000>;
  };
 };

 scm_conf: syscon@104000 {
  compatible = "ti,j721e-system-controller", "syscon", "simple-mfd";
  reg = <0x00 0x00104000 0x00 0x18000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00 0x00 0x00104000 0x18000>;

  usb_serdes_mux: mux-controller@0 {
   compatible = "mmio-mux";
   reg = <0x0 0x4>;
   #mux-control-cells = <1>;
   mux-reg-masks = <0x0 0x8000000>;
  };

  phy_gmii_sel_cpsw: phy@34 {
   compatible = "ti,am654-phy-gmii-sel";
   reg = <0x34 0x4>;
   #phy-cells = <1>;
  };

  serdes_ln_ctrl: mux-controller@80 {
   compatible = "mmio-mux";
   reg = <0x80 0x10>;
   #mux-control-cells = <1>;
   mux-reg-masks = <0x80 0x3>, <0x84 0x3>,
     <0x88 0x3>, <0x8c 0x3>;
  };

  ehrpwm_tbclk: clock-controller@140 {
   compatible = "ti,am654-ehrpwm-tbclk";
   reg = <0x140 0x18>;
   #clock-cells = <1>;
  };
 };

 main_ehrpwm0: pwm@3000000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3000000 0x00 0x100>;
  power-domains = <&k3_pds 160 1>;
  clocks = <&ehrpwm_tbclk 0>, <&k3_clks 160 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 main_ehrpwm1: pwm@3010000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3010000 0x00 0x100>;
  power-domains = <&k3_pds 161 1>;
  clocks = <&ehrpwm_tbclk 1>, <&k3_clks 161 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 main_ehrpwm2: pwm@3020000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3020000 0x00 0x100>;
  power-domains = <&k3_pds 162 1>;
  clocks = <&ehrpwm_tbclk 2>, <&k3_clks 162 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 main_ehrpwm3: pwm@3030000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3030000 0x00 0x100>;
  power-domains = <&k3_pds 163 1>;
  clocks = <&ehrpwm_tbclk 3>, <&k3_clks 163 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 main_ehrpwm4: pwm@3040000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3040000 0x00 0x100>;
  power-domains = <&k3_pds 164 1>;
  clocks = <&ehrpwm_tbclk 4>, <&k3_clks 164 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 main_ehrpwm5: pwm@3050000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3050000 0x00 0x100>;
  power-domains = <&k3_pds 165 1>;
  clocks = <&ehrpwm_tbclk 5>, <&k3_clks 165 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 gic500: interrupt-controller@1800000 {
  compatible = "arm,gic-v3";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00 0x01800000 0x00 0x100000>,
        <0x00 0x01900000 0x00 0x100000>,
        <0x00 0x6f000000 0x00 0x2000>,
        <0x00 0x6f010000 0x00 0x1000>,
        <0x00 0x6f020000 0x00 0x2000>;


  interrupts = <1 9 4>;

  gic_its: msi-controller@1820000 {
   compatible = "arm,gic-v3-its";
   reg = <0x00 0x01820000 0x00 0x10000>;
   socionext,synquacer-pre-its = <0x1000000 0x400000>;
   msi-controller;
   #msi-cells = <1>;
  };
 };

 main_gpio_intr: interrupt-controller@a00000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x00a00000 0x00 0x800>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&sms>;
  ti,sci-dev-id = <148>;
  ti,interrupt-ranges = <8 392 56>;
 };

 main_pmx0: pinctrl@11c000 {
  compatible = "pinctrl-single";

  reg = <0x0 0x11c000 0x0 0x120>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };


 main_timerio_input: pinctrl@104200 {
  compatible = "pinctrl-single";
  reg = <0x00 0x104200 0x00 0x50>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0x00000007>;
 };


 main_timerio_output: pinctrl@104280 {
  compatible = "pinctrl-single";
  reg = <0x00 0x104280 0x00 0x20>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0x0000001f>;
 };

 main_crypto: crypto@4e00000 {
  compatible = "ti,j721e-sa2ul";
  reg = <0x00 0x04e00000 0x00 0x1200>;
  power-domains = <&k3_pds 297 1>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x04e00000 0x00 0x04e00000 0x00 0x30000>;

  dmas = <&main_udmap 0xca40>, <&main_udmap 0x4a40>,
         <&main_udmap 0x4a41>;
  dma-names = "tx", "rx1", "rx2";

  rng: rng@4e10000 {
   compatible = "inside-secure,safexcel-eip76";
   reg = <0x00 0x04e10000 0x00 0x7d>;
   interrupts = <0 11 4>;
  };
 };

 main_timer0: timer@2400000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2400000 0x00 0x400>;
  interrupts = <0 224 4>;
  clocks = <&k3_clks 63 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 63 1>;
  assigned-clock-parents = <&k3_clks 63 2>;
  power-domains = <&k3_pds 63 1>;
  ti,timer-pwm;
 };

 main_timer1: timer@2410000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2410000 0x00 0x400>;
  interrupts = <0 225 4>;
  clocks = <&k3_clks 64 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 64 1>;
  assigned-clock-parents = <&k3_clks 64 2>;
  power-domains = <&k3_pds 64 1>;
  ti,timer-pwm;
 };

 main_timer2: timer@2420000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2420000 0x00 0x400>;
  interrupts = <0 226 4>;
  clocks = <&k3_clks 65 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 65 1>;
  assigned-clock-parents = <&k3_clks 65 2>;
  power-domains = <&k3_pds 65 1>;
  ti,timer-pwm;
 };

 main_timer3: timer@2430000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2430000 0x00 0x400>;
  interrupts = <0 227 4>;
  clocks = <&k3_clks 66 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 66 1>;
  assigned-clock-parents = <&k3_clks 66 2>;
  power-domains = <&k3_pds 66 1>;
  ti,timer-pwm;
 };

 main_timer4: timer@2440000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2440000 0x00 0x400>;
  interrupts = <0 228 4>;
  clocks = <&k3_clks 67 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 67 1>;
  assigned-clock-parents = <&k3_clks 67 2>;
  power-domains = <&k3_pds 67 1>;
  ti,timer-pwm;
 };

 main_timer5: timer@2450000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2450000 0x00 0x400>;
  interrupts = <0 229 4>;
  clocks = <&k3_clks 68 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 68 1>;
  assigned-clock-parents = <&k3_clks 68 2>;
  power-domains = <&k3_pds 68 1>;
  ti,timer-pwm;
 };

 main_timer6: timer@2460000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2460000 0x00 0x400>;
  interrupts = <0 230 4>;
  clocks = <&k3_clks 69 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 69 1>;
  assigned-clock-parents = <&k3_clks 69 2>;
  power-domains = <&k3_pds 69 1>;
  ti,timer-pwm;
 };

 main_timer7: timer@2470000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2470000 0x00 0x400>;
  interrupts = <0 231 4>;
  clocks = <&k3_clks 70 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 70 1>;
  assigned-clock-parents = <&k3_clks 70 2>;
  power-domains = <&k3_pds 70 1>;
  ti,timer-pwm;
 };

 main_timer8: timer@2480000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2480000 0x00 0x400>;
  interrupts = <0 232 4>;
  clocks = <&k3_clks 71 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 71 1>;
  assigned-clock-parents = <&k3_clks 71 2>;
  power-domains = <&k3_pds 71 1>;
  ti,timer-pwm;
 };

 main_timer9: timer@2490000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2490000 0x00 0x400>;
  interrupts = <0 233 4>;
  clocks = <&k3_clks 72 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 72 1>;
  assigned-clock-parents = <&k3_clks 72 2>;
  power-domains = <&k3_pds 72 1>;
  ti,timer-pwm;
 };

 main_timer10: timer@24a0000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x24a0000 0x00 0x400>;
  interrupts = <0 234 4>;
  clocks = <&k3_clks 73 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 73 1>;
  assigned-clock-parents = <&k3_clks 73 2>;
  power-domains = <&k3_pds 73 1>;
  ti,timer-pwm;
 };

 main_timer11: timer@24b0000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x24b0000 0x00 0x400>;
  interrupts = <0 235 4>;
  clocks = <&k3_clks 74 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 74 1>;
  assigned-clock-parents = <&k3_clks 74 2>;
  power-domains = <&k3_pds 74 1>;
  ti,timer-pwm;
 };

 main_timer12: timer@24c0000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x24c0000 0x00 0x400>;
  interrupts = <0 236 4>;
  clocks = <&k3_clks 75 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 75 1>;
  assigned-clock-parents = <&k3_clks 75 2>;
  power-domains = <&k3_pds 75 1>;
  ti,timer-pwm;
 };

 main_timer13: timer@24d0000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x24d0000 0x00 0x400>;
  interrupts = <0 237 4>;
  clocks = <&k3_clks 76 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 76 1>;
  assigned-clock-parents = <&k3_clks 76 2>;
  power-domains = <&k3_pds 76 1>;
  ti,timer-pwm;
 };

 main_timer14: timer@24e0000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x24e0000 0x00 0x400>;
  interrupts = <0 238 4>;
  clocks = <&k3_clks 77 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 77 1>;
  assigned-clock-parents = <&k3_clks 77 2>;
  power-domains = <&k3_pds 77 1>;
  ti,timer-pwm;
 };

 main_timer15: timer@24f0000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x24f0000 0x00 0x400>;
  interrupts = <0 239 4>;
  clocks = <&k3_clks 78 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 78 1>;
  assigned-clock-parents = <&k3_clks 78 2>;
  power-domains = <&k3_pds 78 1>;
  ti,timer-pwm;
 };

 main_timer16: timer@2500000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2500000 0x00 0x400>;
  interrupts = <0 240 4>;
  clocks = <&k3_clks 79 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 79 1>;
  assigned-clock-parents = <&k3_clks 79 2>;
  power-domains = <&k3_pds 79 1>;
  ti,timer-pwm;
 };

 main_timer17: timer@2510000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2510000 0x00 0x400>;
  interrupts = <0 241 4>;
  clocks = <&k3_clks 80 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 80 1>;
  assigned-clock-parents = <&k3_clks 80 2>;
  power-domains = <&k3_pds 80 1>;
  ti,timer-pwm;
 };

 main_timer18: timer@2520000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2520000 0x00 0x400>;
  interrupts = <0 242 4>;
  clocks = <&k3_clks 81 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 81 1>;
  assigned-clock-parents = <&k3_clks 81 2>;
  power-domains = <&k3_pds 81 1>;
  ti,timer-pwm;
 };

 main_timer19: timer@2530000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2530000 0x00 0x400>;
  interrupts = <0 243 4>;
  clocks = <&k3_clks 82 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 82 1>;
  assigned-clock-parents = <&k3_clks 82 2>;
  power-domains = <&k3_pds 82 1>;
  ti,timer-pwm;
 };

 main_uart0: serial@2800000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02800000 0x00 0x200>;
  interrupts = <0 192 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 146 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 146 1>;
  status = "disabled";
 };

 main_uart1: serial@2810000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02810000 0x00 0x200>;
  interrupts = <0 193 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 350 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 350 1>;
  status = "disabled";
 };

 main_uart2: serial@2820000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02820000 0x00 0x200>;
  interrupts = <0 194 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 351 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 351 1>;
  status = "disabled";
 };

 main_uart3: serial@2830000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02830000 0x00 0x200>;
  interrupts = <0 195 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 352 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 352 1>;
  status = "disabled";
 };

 main_uart4: serial@2840000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02840000 0x00 0x200>;
  interrupts = <0 196 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 353 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 353 1>;
  status = "disabled";
 };

 main_uart5: serial@2850000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02850000 0x00 0x200>;
  interrupts = <0 197 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 354 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 354 1>;
  status = "disabled";
 };

 main_uart6: serial@2860000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02860000 0x00 0x200>;
  interrupts = <0 198 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 355 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 355 1>;
  status = "disabled";
 };

 main_uart7: serial@2870000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02870000 0x00 0x200>;
  interrupts = <0 199 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 356 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 356 1>;
  status = "disabled";
 };

 main_uart8: serial@2880000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02880000 0x00 0x200>;
  interrupts = <0 248 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 357 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 357 1>;
  status = "disabled";
 };

 main_uart9: serial@2890000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02890000 0x00 0x200>;
  interrupts = <0 249 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 358 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 358 1>;
  status = "disabled";
 };

 main_gpio0: gpio@600000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00600000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <145>, <146>, <147>, <148>, <149>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <66>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 111 1>;
  clocks = <&k3_clks 111 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 main_gpio2: gpio@610000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00610000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <154>, <155>, <156>, <157>, <158>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <66>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 112 1>;
  clocks = <&k3_clks 112 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 main_gpio4: gpio@620000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00620000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <163>, <164>, <165>, <166>, <167>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <66>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 113 1>;
  clocks = <&k3_clks 113 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 main_gpio6: gpio@630000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00630000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <172>, <173>, <174>, <175>, <176>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <66>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 114 1>;
  clocks = <&k3_clks 114 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 main_i2c0: i2c@2000000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02000000 0x00 0x100>;
  interrupts = <0 200 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 214 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 214 1>;
 };

 main_i2c1: i2c@2010000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02010000 0x00 0x100>;
  interrupts = <0 201 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 215 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 215 1>;
  status = "disabled";
 };

 main_i2c2: i2c@2020000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02020000 0x00 0x100>;
  interrupts = <0 202 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 216 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 216 1>;
  status = "disabled";
 };

 main_i2c3: i2c@2030000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02030000 0x00 0x100>;
  interrupts = <0 203 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 217 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 217 1>;
  status = "disabled";
 };

 main_i2c4: i2c@2040000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02040000 0x00 0x100>;
  interrupts = <0 204 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 218 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 218 1>;
  status = "disabled";
 };

 main_i2c5: i2c@2050000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02050000 0x00 0x100>;
  interrupts = <0 205 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 219 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 219 1>;
  status = "disabled";
 };

 main_i2c6: i2c@2060000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x02060000 0x00 0x100>;
  interrupts = <0 206 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 220 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 220 1>;
  status = "disabled";
 };

 main_sdhci0: mmc@4f80000 {
  compatible = "ti,j721e-sdhci-8bit";
  reg = <0x00 0x04f80000 0x00 0x1000>,
        <0x00 0x04f88000 0x00 0x400>;
  interrupts = <0 3 4>;
  power-domains = <&k3_pds 98 1>;
  clocks = <&k3_clks 98 7>, <&k3_clks 98 1>;
  clock-names = "clk_ahb", "clk_xin";
  assigned-clocks = <&k3_clks 98 1>;
  assigned-clock-parents = <&k3_clks 98 2>;
  bus-width = <8>;
  ti,otap-del-sel-legacy = <0x0>;
  ti,otap-del-sel-mmc-hs = <0x0>;
  ti,otap-del-sel-ddr52 = <0x6>;
  ti,otap-del-sel-hs200 = <0x8>;
  ti,otap-del-sel-hs400 = <0x5>;
  ti,itap-del-sel-legacy = <0x10>;
  ti,itap-del-sel-mmc-hs = <0xa>;
  ti,strobe-sel = <0x77>;
  ti,clkbuf-sel = <0x7>;
  ti,trm-icp = <0x8>;
  mmc-ddr-1_8v;
  mmc-hs200-1_8v;
  mmc-hs400-1_8v;
  dma-coherent;
  status = "disabled";
 };

 main_sdhci1: mmc@4fb0000 {
  compatible = "ti,j721e-sdhci-4bit";
  reg = <0x00 0x04fb0000 0x00 0x1000>,
        <0x00 0x04fb8000 0x00 0x400>;
  interrupts = <0 4 4>;
  power-domains = <&k3_pds 99 1>;
  clocks = <&k3_clks 99 8>, <&k3_clks 99 1>;
  clock-names = "clk_ahb", "clk_xin";
  assigned-clocks = <&k3_clks 99 1>;
  assigned-clock-parents = <&k3_clks 99 2>;
  bus-width = <4>;
  ti,otap-del-sel-legacy = <0x0>;
  ti,otap-del-sel-sd-hs = <0x0>;
  ti,otap-del-sel-sdr12 = <0xf>;
  ti,otap-del-sel-sdr25 = <0xf>;
  ti,otap-del-sel-sdr50 = <0xc>;
  ti,otap-del-sel-sdr104 = <0x5>;
  ti,otap-del-sel-ddr50 = <0xc>;
  ti,itap-del-sel-legacy = <0x0>;
  ti,itap-del-sel-sd-hs = <0x0>;
  ti,itap-del-sel-sdr12 = <0x0>;
  ti,itap-del-sel-sdr25 = <0x0>;
  ti,clkbuf-sel = <0x7>;
  ti,trm-icp = <0x8>;
  dma-coherent;

  sdhci-caps-mask = <0x00000003 0x00000000>;
  status = "disabled";
 };

 main_navss: bus@30000000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>;
  ti,sci-dev-id = <224>;
  dma-coherent;
  dma-ranges;

  main_navss_intr: interrupt-controller@310e0000 {
   compatible = "ti,sci-intr";
   reg = <0x00 0x310e0000 0x00 0x4000>;
   ti,intr-trigger-type = <4>;
   interrupt-controller;
   interrupt-parent = <&gic500>;
   #interrupt-cells = <1>;
   ti,sci = <&sms>;
   ti,sci-dev-id = <227>;
   ti,interrupt-ranges = <0 64 64>,
           <64 448 64>,
           <128 672 64>;
  };

  main_udmass_inta: msi-controller@33d00000 {
   compatible = "ti,sci-inta";
   reg = <0x00 0x33d00000 0x00 0x100000>;
   interrupt-controller;
   #interrupt-cells = <0>;
   interrupt-parent = <&main_navss_intr>;
   msi-controller;
   ti,sci = <&sms>;
   ti,sci-dev-id = <265>;
   ti,interrupt-ranges = <0 0 256>;
   ti,unmapped-event-sources = <&main_bcdma_csi>;
  };

  secure_proxy_main: mailbox@32c00000 {
   compatible = "ti,am654-secure-proxy";
   #mbox-cells = <1>;
   reg-names = "target_data", "rt", "scfg";
   reg = <0x00 0x32c00000 0x00 0x100000>,
         <0x00 0x32400000 0x00 0x100000>,
         <0x00 0x32800000 0x00 0x100000>;
   interrupt-names = "rx_011";
   interrupts = <0 37 4>;
  };

  hwspinlock: spinlock@30e00000 {
   compatible = "ti,am654-hwspinlock";
   reg = <0x00 0x30e00000 0x00 0x1000>;
   #hwlock-cells = <1>;
  };

  mailbox0_cluster0: mailbox@31f80000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f80000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster1: mailbox@31f81000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f81000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster2: mailbox@31f82000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f82000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster3: mailbox@31f83000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f83000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster4: mailbox@31f84000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f84000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster5: mailbox@31f85000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f85000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster6: mailbox@31f86000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f86000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster7: mailbox@31f87000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f87000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster8: mailbox@31f88000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f88000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster9: mailbox@31f89000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f89000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster10: mailbox@31f8a000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f8a000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster11: mailbox@31f8b000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f8b000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster0: mailbox@31f90000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f90000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster1: mailbox@31f91000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f91000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster2: mailbox@31f92000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f92000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster3: mailbox@31f93000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f93000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster4: mailbox@31f94000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f94000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster5: mailbox@31f95000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f95000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster6: mailbox@31f96000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f96000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster7: mailbox@31f97000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f97000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster8: mailbox@31f98000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f98000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster9: mailbox@31f99000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f99000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster10: mailbox@31f9a000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f9a000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox1_cluster11: mailbox@31f9b000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f9b000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  main_ringacc: ringacc@3c000000 {
   compatible = "ti,am654-navss-ringacc";
   reg = <0x0 0x3c000000 0x0 0x400000>,
         <0x0 0x38000000 0x0 0x400000>,
         <0x0 0x31120000 0x0 0x100>,
         <0x0 0x33000000 0x0 0x40000>,
         <0x0 0x31080000 0x0 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target", "cfg";
   ti,num-rings = <1024>;
   ti,sci-rm-range-gp-rings = <0x1>;
   ti,sci = <&sms>;
   ti,sci-dev-id = <259>;
   msi-parent = <&main_udmass_inta>;
  };

  main_udmap: dma-controller@31150000 {
   compatible = "ti,j721e-navss-main-udmap";
   reg = <0x0 0x31150000 0x0 0x100>,
         <0x0 0x34000000 0x0 0x80000>,
         <0x0 0x35000000 0x0 0x200000>;
   reg-names = "gcfg", "rchanrt", "tchanrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <1>;

   ti,sci = <&sms>;
   ti,sci-dev-id = <263>;
   ti,ringacc = <&main_ringacc>;

   ti,sci-rm-range-tchan = <0x0d>,
      <0x0f>,
      <0x10>;
   ti,sci-rm-range-rchan = <0x0a>,
      <0x0b>,
      <0x0c>;
   ti,sci-rm-range-rflow = <0x00>;
  };

  main_bcdma_csi: dma-controller@311a0000 {
   compatible = "ti,j721s2-dmss-bcdma-csi";
   reg = <0x00 0x311a0000 0x00 0x100>,
         <0x00 0x35d00000 0x00 0x20000>,
         <0x00 0x35c00000 0x00 0x10000>,
         <0x00 0x35e00000 0x00 0x80000>;
   reg-names = "gcfg", "rchanrt", "tchanrt", "ringrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <3>;
   ti,sci = <&sms>;
   ti,sci-dev-id = <225>;
   ti,sci-rm-range-rchan = <0x21>;
   ti,sci-rm-range-tchan = <0x22>;
   status = "disabled";
  };

  cpts@310d0000 {
   compatible = "ti,j721e-cpts";
   reg = <0x0 0x310d0000 0x0 0x400>;
   reg-names = "cpts";
   clocks = <&k3_clks 226 5>;
   clock-names = "cpts";
   assigned-clocks = <&k3_clks 226 5>;
   assigned-clock-parents = <&k3_clks 226 7>;
   interrupts-extended = <&main_navss_intr 391>;
   interrupt-names = "cpts";
   ti,cpts-periodic-outputs = <6>;
   ti,cpts-ext-ts-inputs = <8>;
  };
 };

 main_cpsw: ethernet@c200000 {
  compatible = "ti,j721e-cpsw-nuss";
  reg = <0x00 0xc200000 0x00 0x200000>;
  reg-names = "cpsw_nuss";
  ranges = <0x0 0x0 0x0 0xc200000 0x0 0x200000>;
  #address-cells = <2>;
  #size-cells = <2>;
  dma-coherent;
  clocks = <&k3_clks 28 28>;
  clock-names = "fck";
  power-domains = <&k3_pds 28 1>;

  dmas = <&main_udmap 0xc640>,
         <&main_udmap 0xc641>,
         <&main_udmap 0xc642>,
         <&main_udmap 0xc643>,
         <&main_udmap 0xc644>,
         <&main_udmap 0xc645>,
         <&main_udmap 0xc646>,
         <&main_udmap 0xc647>,
         <&main_udmap 0x4640>;
  dma-names = "tx0", "tx1", "tx2", "tx3",
       "tx4", "tx5", "tx6", "tx7",
       "rx";

  status = "disabled";

  ethernet-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   main_cpsw_port1: port@1 {
    reg = <1>;
    ti,mac-only;
    label = "port1";
    phys = <&phy_gmii_sel_cpsw 1>;
    status = "disabled";
   };
  };

  main_cpsw_mdio: mdio@f00 {
   compatible = "ti,cpsw-mdio","ti,davinci_mdio";
   reg = <0x00 0xf00 0x00 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&k3_clks 28 28>;
   clock-names = "fck";
   bus_freq = <1000000>;
   status = "disabled";
  };

  cpts@3d000 {
   compatible = "ti,am65-cpts";
   reg = <0x00 0x3d000 0x00 0x400>;
   clocks = <&k3_clks 28 3>;
   clock-names = "cpts";
   interrupts-extended = <&gic500 0 21 4>;
   interrupt-names = "cpts";
   ti,cpts-ext-ts-inputs = <4>;
   ti,cpts-periodic-outputs = <2>;
  };
 };

 usbss0: cdns-usb@4104000 {
  compatible = "ti,j721e-usb";
  reg = <0x00 0x04104000 0x00 0x100>;
  clocks = <&k3_clks 360 16>, <&k3_clks 360 15>;
  clock-names = "ref", "lpm";
  assigned-clocks = <&k3_clks 360 16>;
  assigned-clock-parents = <&k3_clks 360 17>;
  power-domains = <&k3_pds 360 1>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  dma-coherent;

  status = "disabled";

  usb0: usb@6000000 {
   compatible = "cdns,usb3";
   reg = <0x00 0x06000000 0x00 0x10000>,
         <0x00 0x06010000 0x00 0x10000>,
         <0x00 0x06020000 0x00 0x10000>;
   reg-names = "otg", "xhci", "dev";
   interrupts = <0 96 4>,
         <0 102 4>,
         <0 120 4>;
   interrupt-names = "host", "peripheral", "otg";
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };
 };

 serdes_wiz0: wiz@5060000 {
  compatible = "ti,j721s2-wiz-10g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 365 1>;
  clocks = <&k3_clks 365 0>, <&k3_clks 365 3>, <&serdes_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  num-lanes = <4>;
  #reset-cells = <1>;
  #clock-cells = <1>;
  ranges = <0x5060000 0x0 0x5060000 0x10000>;

  assigned-clocks = <&k3_clks 365 3>;
  assigned-clock-parents = <&k3_clks 365 7>;

  serdes0: serdes@5060000 {
   compatible = "ti,j721e-serdes-10g";
   reg = <0x05060000 0x00010000>;
   reg-names = "torrent_phy";
   resets = <&serdes_wiz0 0>;
   reset-names = "torrent_reset";
   clocks = <&serdes_wiz0 0>,
     <&serdes_wiz0 16>;
   clock-names = "refclk", "phy_en_refclk";
   assigned-clocks = <&serdes_wiz0 0>,
       <&serdes_wiz0 1>,
       <&serdes_wiz0 2>;
   assigned-clock-parents = <&k3_clks 365 3>,
       <&k3_clks 365 3>,
       <&k3_clks 365 3>;
   #address-cells = <1>;
   #size-cells = <0>;
   #clock-cells = <1>;

   status = "disabled";
  };
 };

 pcie1_rc: pcie@2910000 {
  compatible = "ti,j7200-pcie-host", "ti,j721e-pcie-host";
  reg = <0x00 0x02910000 0x00 0x1000>,
        <0x00 0x02917000 0x00 0x400>,
        <0x00 0x0d800000 0x00 0x800000>,
        <0x00 0x18000000 0x00 0x1000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
  interrupt-names = "link_state";
  interrupts = <0 330 1>;
  device_type = "pci";
  ti,syscon-pcie-ctrl = <&scm_conf 0x074>;
  max-link-speed = <3>;
  num-lanes = <4>;
  power-domains = <&k3_pds 276 1>;
  clocks = <&k3_clks 276 41>;
  clock-names = "fck";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xff>;
  vendor-id = <0x104c>;
  device-id = <0xb013>;
  msi-map = <0x0 &gic_its 0x0 0x10000>;
  dma-coherent;
  ranges = <0x01000000 0x0 0x18001000 0x00 0x18001000 0x0 0x0010000>,
    <0x02000000 0x0 0x18011000 0x00 0x18011000 0x0 0x7fef000>;
  dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &pcie1_intc 0>,
    <0 0 0 2 &pcie1_intc 0>,
    <0 0 0 3 &pcie1_intc 0>,
    <0 0 0 4 &pcie1_intc 0>;

  status = "disabled";

  pcie1_intc: interrupt-controller {
   interrupt-controller;
   #interrupt-cells = <1>;
   interrupt-parent = <&gic500>;
   interrupts = <0 324 1>;
  };
 };

 main_mcan0: can@2701000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02701000 0x00 0x200>,
        <0x00 0x02708000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 182 1>;
  clocks = <&k3_clks 182 0>, <&k3_clks 182 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 124 4>,
        <0 125 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan1: can@2711000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02711000 0x00 0x200>,
        <0x00 0x02718000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 183 1>;
  clocks = <&k3_clks 183 0>, <&k3_clks 183 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 127 4>,
        <0 128 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan2: can@2721000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02721000 0x00 0x200>,
        <0x00 0x02728000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 184 1>;
  clocks = <&k3_clks 184 0>, <&k3_clks 184 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 130 4>,
        <0 131 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan3: can@2731000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02731000 0x00 0x200>,
        <0x00 0x02738000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 185 1>;
  clocks = <&k3_clks 185 0>, <&k3_clks 185 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 133 4>,
        <0 134 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan4: can@2741000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02741000 0x00 0x200>,
        <0x00 0x02748000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 186 1>;
  clocks = <&k3_clks 186 0>, <&k3_clks 186 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 136 4>,
        <0 137 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan5: can@2751000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02751000 0x00 0x200>,
        <0x00 0x02758000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 187 1>;
  clocks = <&k3_clks 187 0>, <&k3_clks 187 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 139 4>,
        <0 140 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan6: can@2761000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02761000 0x00 0x200>,
        <0x00 0x02768000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 188 1>;
  clocks = <&k3_clks 188 0>, <&k3_clks 188 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 142 4>,
        <0 143 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan7: can@2771000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02771000 0x00 0x200>,
        <0x00 0x02778000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 189 1>;
  clocks = <&k3_clks 189 0>, <&k3_clks 189 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 145 4>,
        <0 146 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan8: can@2781000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02781000 0x00 0x200>,
        <0x00 0x02788000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 190 1>;
  clocks = <&k3_clks 190 0>, <&k3_clks 190 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 576 4>,
        <0 577 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan9: can@2791000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02791000 0x00 0x200>,
        <0x00 0x02798000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 191 1>;
  clocks = <&k3_clks 191 0>, <&k3_clks 191 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 579 4>,
        <0 580 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan10: can@27a1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027a1000 0x00 0x200>,
        <0x00 0x027a8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 192 1>;
  clocks = <&k3_clks 192 0>, <&k3_clks 192 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 582 4>,
        <0 583 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan11: can@27b1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027b1000 0x00 0x200>,
        <0x00 0x027b8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 193 1>;
  clocks = <&k3_clks 193 0>, <&k3_clks 193 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 585 4>,
        <0 586 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan12: can@27c1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027c1000 0x00 0x200>,
        <0x00 0x027c8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 194 1>;
  clocks = <&k3_clks 194 0>, <&k3_clks 194 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 588 4>,
        <0 589 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan13: can@27d1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027d1000 0x00 0x200>,
        <0x00 0x027d8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 195 1>;
  clocks = <&k3_clks 195 0>, <&k3_clks 195 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 591 4>,
        <0 592 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan14: can@2681000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02681000 0x00 0x200>,
        <0x00 0x02688000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 197 1>;
  clocks = <&k3_clks 197 0>, <&k3_clks 197 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 594 4>,
        <0 595 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan15: can@2691000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02691000 0x00 0x200>,
        <0x00 0x02698000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 199 1>;
  clocks = <&k3_clks 199 0>, <&k3_clks 199 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 597 4>,
        <0 598 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan16: can@26a1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x026a1000 0x00 0x200>,
        <0x00 0x026a8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 201 1>;
  clocks = <&k3_clks 201 0>, <&k3_clks 201 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 784 4>,
        <0 785 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan17: can@26b1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x026b1000 0x00 0x200>,
        <0x00 0x026b8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 206 1>;
  clocks = <&k3_clks 206 0>, <&k3_clks 206 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 787 4>,
        <0 788 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_spi0: spi@2100000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02100000 0x00 0x400>;
  interrupts = <0 184 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 339 1>;
  clocks = <&k3_clks 339 1>;
  status = "disabled";
 };

 main_spi1: spi@2110000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02110000 0x00 0x400>;
  interrupts = <0 185 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 340 1>;
  clocks = <&k3_clks 340 1>;
  status = "disabled";
 };

 main_spi2: spi@2120000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02120000 0x00 0x400>;
  interrupts = <0 186 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 341 1>;
  clocks = <&k3_clks 341 1>;
  status = "disabled";
 };

 main_spi3: spi@2130000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02130000 0x00 0x400>;
  interrupts = <0 187 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 342 1>;
  clocks = <&k3_clks 342 1>;
  status = "disabled";
 };

 main_spi4: spi@2140000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02140000 0x00 0x400>;
  interrupts = <0 188 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 343 1>;
  clocks = <&k3_clks 343 1>;
  status = "disabled";
 };

 main_spi5: spi@2150000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02150000 0x00 0x400>;
  interrupts = <0 189 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 344 1>;
  clocks = <&k3_clks 344 1>;
  status = "disabled";
 };

 main_spi6: spi@2160000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02160000 0x00 0x400>;
  interrupts = <0 190 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 345 1>;
  clocks = <&k3_clks 345 1>;
  status = "disabled";
 };

 main_spi7: spi@2170000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02170000 0x00 0x400>;
  interrupts = <0 191 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 346 1>;
  clocks = <&k3_clks 346 1>;
  status = "disabled";
 };

 dss: dss@4a00000 {
  compatible = "ti,j721e-dss";
  reg = <0x00 0x04a00000 0x00 0x10000>,
        <0x00 0x04a10000 0x00 0x10000>,
        <0x00 0x04b00000 0x00 0x10000>,
        <0x00 0x04b10000 0x00 0x10000>,
        <0x00 0x04a20000 0x00 0x10000>,
        <0x00 0x04a30000 0x00 0x10000>,
        <0x00 0x04a50000 0x00 0x10000>,
        <0x00 0x04a60000 0x00 0x10000>,
        <0x00 0x04a70000 0x00 0x10000>,
        <0x00 0x04a90000 0x00 0x10000>,
        <0x00 0x04ab0000 0x00 0x10000>,
        <0x00 0x04ad0000 0x00 0x10000>,
        <0x00 0x04a80000 0x00 0x10000>,
        <0x00 0x04aa0000 0x00 0x10000>,
        <0x00 0x04ac0000 0x00 0x10000>,
        <0x00 0x04ae0000 0x00 0x10000>,
        <0x00 0x04af0000 0x00 0x10000>;
  reg-names = "common_m", "common_s0",
       "common_s1", "common_s2",
       "vidl1", "vidl2","vid1","vid2",
       "ovr1", "ovr2", "ovr3", "ovr4",
       "vp1", "vp2", "vp3", "vp4",
       "wb";
  clocks = <&k3_clks 158 0>,
    <&k3_clks 158 2>,
    <&k3_clks 158 5>,
    <&k3_clks 158 14>,
    <&k3_clks 158 18>;
  clock-names = "fck", "vp1", "vp2", "vp3", "vp4";
  power-domains = <&k3_pds 158 1>;
  interrupts = <0 602 4>,
        <0 603 4>,
        <0 604 4>,
        <0 605 4>;
  interrupt-names = "common_m",
      "common_s0",
      "common_s1",
      "common_s2";
  status = "disabled";

  dss_ports: ports {
  };
 };

 main_r5fss0: r5fss@5c00000 {
  compatible = "ti,j721s2-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5c00000 0x00 0x5c00000 0x20000>,
    <0x5d00000 0x00 0x5d00000 0x20000>;
  power-domains = <&k3_pds 277 1>;

  main_r5fss0_core0: r5f@5c00000 {
   compatible = "ti,j721s2-r5f";
   reg = <0x5c00000 0x00010000>,
         <0x5c10000 0x00010000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&sms>;
   ti,sci-dev-id = <279>;
   ti,sci-proc-ids = <0x06 0xff>;
   resets = <&k3_reset 279 1>;
   firmware-name = "j721s2-main-r5f0_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  main_r5fss0_core1: r5f@5d00000 {
   compatible = "ti,j721s2-r5f";
   reg = <0x5d00000 0x00010000>,
         <0x5d10000 0x00010000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&sms>;
   ti,sci-dev-id = <280>;
   ti,sci-proc-ids = <0x07 0xff>;
   resets = <&k3_reset 280 1>;
   firmware-name = "j721s2-main-r5f0_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };

 main_r5fss1: r5fss@5e00000 {
  compatible = "ti,j721s2-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5e00000 0x00 0x5e00000 0x20000>,
    <0x5f00000 0x00 0x5f00000 0x20000>;
  power-domains = <&k3_pds 278 1>;

  main_r5fss1_core0: r5f@5e00000 {
   compatible = "ti,j721s2-r5f";
   reg = <0x5e00000 0x00010000>,
         <0x5e10000 0x00010000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&sms>;
   ti,sci-dev-id = <281>;
   ti,sci-proc-ids = <0x08 0xff>;
   resets = <&k3_reset 281 1>;
   firmware-name = "j721s2-main-r5f1_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  main_r5fss1_core1: r5f@5f00000 {
   compatible = "ti,j721s2-r5f";
   reg = <0x5f00000 0x00010000>,
         <0x5f10000 0x00010000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&sms>;
   ti,sci-dev-id = <282>;
   ti,sci-proc-ids = <0x09 0xff>;
   resets = <&k3_reset 282 1>;
   firmware-name = "j721s2-main-r5f1_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };

 c71_0: dsp@64800000 {
  compatible = "ti,j721s2-c71-dsp";
  reg = <0x00 0x64800000 0x00 0x00080000>,
        <0x00 0x64e00000 0x00 0x0000c000>;
  reg-names = "l2sram", "l1dram";
  ti,sci = <&sms>;
  ti,sci-dev-id = <8>;
  ti,sci-proc-ids = <0x30 0xff>;
  resets = <&k3_reset 8 1>;
  firmware-name = "j721s2-c71_0-fw";
  status = "disabled";
 };

 c71_1: dsp@65800000 {
  compatible = "ti,j721s2-c71-dsp";
  reg = <0x00 0x65800000 0x00 0x00080000>,
        <0x00 0x65e00000 0x00 0x0000c000>;
  reg-names = "l2sram", "l1dram";
  ti,sci = <&sms>;
  ti,sci-dev-id = <11>;
  ti,sci-proc-ids = <0x31 0xff>;
  resets = <&k3_reset 11 1>;
  firmware-name = "j721s2-c71_1-fw";
  status = "disabled";
 };

 main_esm: esm@700000 {
  compatible = "ti,j721e-esm";
  reg = <0x00 0x700000 0x00 0x1000>;
  ti,esm-pins = <688>, <689>;
  bootph-pre-ram;
 };

 watchdog0: watchdog@2200000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x2200000 0x00 0x100>;
  clocks = <&k3_clks 286 1>;
  power-domains = <&k3_pds 286 1>;
  assigned-clocks = <&k3_clks 286 1>;
  assigned-clock-parents = <&k3_clks 286 5>;
 };

 watchdog1: watchdog@2210000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x2210000 0x00 0x100>;
  clocks = <&k3_clks 287 1>;
  power-domains = <&k3_pds 287 1>;
  assigned-clocks = <&k3_clks 287 1>;
  assigned-clock-parents = <&k3_clks 287 5>;
 };






 watchdog2: watchdog@22f0000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x22f0000 0x00 0x100>;
  clocks = <&k3_clks 290 1>;
  power-domains = <&k3_pds 290 1>;
  assigned-clocks = <&k3_clks 290 1>;
  assigned-clock-parents = <&k3_clks 290 5>;

  status = "reserved";
 };

 watchdog3: watchdog@2300000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x2300000 0x00 0x100>;
  clocks = <&k3_clks 288 1>;
  power-domains = <&k3_pds 288 1>;
  assigned-clocks = <&k3_clks 288 1>;
  assigned-clock-parents = <&k3_clks 288 5>;

  status = "reserved";
 };

 watchdog4: watchdog@2310000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x2310000 0x00 0x100>;
  clocks = <&k3_clks 289 1>;
  power-domains = <&k3_pds 289 1>;
  assigned-clocks = <&k3_clks 289 1>;
  assigned-clock-parents = <&k3_clks 289 5>;

  status = "reserved";
 };

 watchdog5: watchdog@23c0000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x23c0000 0x00 0x100>;
  clocks = <&k3_clks 291 1>;
  power-domains = <&k3_pds 291 1>;
  assigned-clocks = <&k3_clks 291 1>;
  assigned-clock-parents = <&k3_clks 291 5>;

  status = "reserved";
 };

 watchdog6: watchdog@23d0000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x23d0000 0x00 0x100>;
  clocks = <&k3_clks 292 1>;
  power-domains = <&k3_pds 292 1>;
  assigned-clocks = <&k3_clks 292 1>;
  assigned-clock-parents = <&k3_clks 292 5>;

  status = "reserved";
 };

 watchdog7: watchdog@23e0000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x23e0000 0x00 0x100>;
  clocks = <&k3_clks 293 1>;
  power-domains = <&k3_pds 293 1>;
  assigned-clocks = <&k3_clks 293 1>;
  assigned-clock-parents = <&k3_clks 293 5>;

  status = "reserved";
 };

 watchdog8: watchdog@23f0000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x23f0000 0x00 0x100>;
  clocks = <&k3_clks 294 1>;
  power-domains = <&k3_pds 294 1>;
  assigned-clocks = <&k3_clks 294 1>;
  assigned-clock-parents = <&k3_clks 294 5>;

  status = "reserved";
 };
};
# 175 "arch/arm64/boot/dts/ti/k3-j721s2.dtsi" 2
# 1 "arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi" 1







&cbass_mcu_wakeup {
 sms: system-controller@44083000 {
  compatible = "ti,k2g-sci";
  ti,host-id = <12>;

  mbox-names = "rx", "tx";

  mboxes = <&secure_proxy_main 11>,
    <&secure_proxy_main 13>;

  reg-names = "debug_messages";
  reg = <0x00 0x44083000 0x00 0x1000>;

  k3_pds: power-controller {
   compatible = "ti,sci-pm-domain";
   #power-domain-cells = <2>;
  };

  k3_clks: clock-controller {
   compatible = "ti,k2g-sci-clk";
   #clock-cells = <2>;
  };

  k3_reset: reset-controller {
   compatible = "ti,sci-reset";
   #reset-cells = <2>;
  };
 };

 chipid@43000014 {
  compatible = "ti,am654-chipid";
  reg = <0x00 0x43000014 0x00 0x4>;
 };

 secure_proxy_sa3: mailbox@43600000 {
  compatible = "ti,am654-secure-proxy";
  #mbox-cells = <1>;
  reg-names = "target_data", "rt", "scfg";
  reg = <0x00 0x43600000 0x00 0x10000>,
        <0x00 0x44880000 0x00 0x20000>,
        <0x00 0x44860000 0x00 0x20000>;





  status = "disabled";
 };

 mcu_ram: sram@41c00000 {
  compatible = "mmio-sram";
  reg = <0x00 0x41c00000 0x00 0x100000>;
  ranges = <0x00 0x00 0x41c00000 0x100000>;
  #address-cells = <1>;
  #size-cells = <1>;
 };

 wkup_pmx0: pinctrl@4301c000 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c000 0x00 0x034>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_pmx1: pinctrl@4301c038 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c038 0x00 0x02C>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_pmx2: pinctrl@4301c068 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c068 0x00 0x120>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_pmx3: pinctrl@4301c190 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c190 0x00 0x004>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };


 mcu_timerio_input: pinctrl@40f04200 {
  compatible = "pinctrl-single";
  reg = <0x00 0x40f04200 0x00 0x28>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0x0000000f>;

  status = "reserved";
 };


 mcu_timerio_output: pinctrl@40f04280 {
  compatible = "pinctrl-single";
  reg = <0x00 0x40f04280 0x00 0x28>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0x0000000f>;

  status = "reserved";
 };

 wkup_gpio_intr: interrupt-controller@42200000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x42200000 0x00 0x400>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&sms>;
  ti,sci-dev-id = <125>;
  ti,interrupt-ranges = <16 960 16>;
 };

 mcu_conf: syscon@40f00000 {
  compatible = "syscon", "simple-mfd";
  reg = <0x0 0x40f00000 0x0 0x20000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x40f00000 0x20000>;

  phy_gmii_sel: phy@4040 {
   compatible = "ti,am654-phy-gmii-sel";
   reg = <0x4040 0x4>;
   #phy-cells = <1>;
  };

 };

 mcu_timer0: timer@40400000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x40400000 0x00 0x400>;
  interrupts = <0 816 4>;
  clocks = <&k3_clks 35 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 35 1>;
  assigned-clock-parents = <&k3_clks 35 2>;
  power-domains = <&k3_pds 35 1>;
  ti,timer-pwm;

  status = "reserved";
 };

 mcu_timer1: timer@40410000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x40410000 0x00 0x400>;
  interrupts = <0 817 4>;
  clocks = <&k3_clks 83 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 83 1>;
  assigned-clock-parents = <&k3_clks 83 2>;
  power-domains = <&k3_pds 83 1>;
  ti,timer-pwm;

  status = "reserved";
 };

 mcu_timer2: timer@40420000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x40420000 0x00 0x400>;
  interrupts = <0 818 4>;
  clocks = <&k3_clks 84 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 84 1>;
  assigned-clock-parents = <&k3_clks 84 2>;
  power-domains = <&k3_pds 84 1>;
  ti,timer-pwm;

  status = "reserved";
 };

 mcu_timer3: timer@40430000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x40430000 0x00 0x400>;
  interrupts = <0 819 4>;
  clocks = <&k3_clks 85 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 85 1>;
  assigned-clock-parents = <&k3_clks 85 2>;
  power-domains = <&k3_pds 85 1>;
  ti,timer-pwm;

  status = "reserved";
 };

 mcu_timer4: timer@40440000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x40440000 0x00 0x400>;
  interrupts = <0 820 4>;
  clocks = <&k3_clks 86 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 86 1>;
  assigned-clock-parents = <&k3_clks 86 2>;
  power-domains = <&k3_pds 86 1>;
  ti,timer-pwm;

  status = "reserved";
 };

 mcu_timer5: timer@40450000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x40450000 0x00 0x400>;
  interrupts = <0 821 4>;
  clocks = <&k3_clks 87 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 87 1>;
  assigned-clock-parents = <&k3_clks 87 2>;
  power-domains = <&k3_pds 87 1>;
  ti,timer-pwm;

  status = "reserved";
 };

 mcu_timer6: timer@40460000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x40460000 0x00 0x400>;
  interrupts = <0 822 4>;
  clocks = <&k3_clks 88 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 88 1>;
  assigned-clock-parents = <&k3_clks 88 2>;
  power-domains = <&k3_pds 88 1>;
  ti,timer-pwm;

  status = "reserved";
 };

 mcu_timer7: timer@40470000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x40470000 0x00 0x400>;
  interrupts = <0 823 4>;
  clocks = <&k3_clks 89 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 89 1>;
  assigned-clock-parents = <&k3_clks 89 2>;
  power-domains = <&k3_pds 89 1>;
  ti,timer-pwm;

  status = "reserved";
 };

 mcu_timer8: timer@40480000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x40480000 0x00 0x400>;
  interrupts = <0 824 4>;
  clocks = <&k3_clks 90 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 90 1>;
  assigned-clock-parents = <&k3_clks 90 2>;
  power-domains = <&k3_pds 90 1>;
  ti,timer-pwm;

  status = "reserved";
 };

 mcu_timer9: timer@40490000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x40490000 0x00 0x400>;
  interrupts = <0 825 4>;
  clocks = <&k3_clks 91 1>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 91 1>;
  assigned-clock-parents = <&k3_clks 91 2>;
  power-domains = <&k3_pds 91 1>;
  ti,timer-pwm;

  status = "reserved";
 };

 wkup_uart0: serial@42300000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x42300000 0x00 0x200>;
  interrupts = <0 897 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 359 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 359 1>;
  status = "disabled";
 };

 mcu_uart0: serial@40a00000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x40a00000 0x00 0x200>;
  interrupts = <0 846 4>;
  current-speed = <115200>;
  clocks = <&k3_clks 149 3>;
  clock-names = "fclk";
  power-domains = <&k3_pds 149 1>;
  status = "disabled";
 };

 wkup_gpio0: gpio@42110000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x42110000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <103>, <104>, <105>, <106>, <107>, <108>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <89>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 115 1>;
  clocks = <&k3_clks 115 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 wkup_gpio1: gpio@42100000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x42100000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <112>, <113>, <114>, <115>, <116>, <117>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <89>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 116 1>;
  clocks = <&k3_clks 116 0>;
  clock-names = "gpio";
  status = "disabled";
 };

 wkup_i2c0: i2c@42120000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x42120000 0x00 0x100>;
  interrupts = <0 896 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 223 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 223 1>;
  status = "disabled";
 };

 mcu_i2c0: i2c@40b00000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x40b00000 0x00 0x100>;
  interrupts = <0 852 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 221 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 221 1>;
  status = "disabled";
 };

 mcu_i2c1: i2c@40b10000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x40b10000 0x00 0x100>;
  interrupts = <0 853 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&k3_clks 222 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 222 1>;
  status = "disabled";
 };

 mcu_mcan0: can@40528000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x40528000 0x00 0x200>,
        <0x00 0x40500000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 207 1>;
  clocks = <&k3_clks 207 0>, <&k3_clks 207 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 832 4>,
        <0 833 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 mcu_mcan1: can@40568000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x40568000 0x00 0x200>,
        <0x00 0x40540000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 208 1>;
  clocks = <&k3_clks 208 0>, <&k3_clks 208 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 835 4>,
        <0 836 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 mcu_spi0: spi@40300000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040300000 0x00 0x400>;
  interrupts = <0 848 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 347 1>;
  clocks = <&k3_clks 347 0>;
  status = "disabled";
 };

 mcu_spi1: spi@40310000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040310000 0x00 0x400>;
  interrupts = <0 849 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 348 1>;
  clocks = <&k3_clks 348 0>;
  status = "disabled";
 };

 mcu_spi2: spi@40320000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040320000 0x00 0x400>;
  interrupts = <0 850 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 349 1>;
  clocks = <&k3_clks 349 0>;
  status = "disabled";
 };

 mcu_navss: bus@28380000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>;
  dma-coherent;
  dma-ranges;

  ti,sci-dev-id = <267>;

  mcu_ringacc: ringacc@2b800000 {
   compatible = "ti,am654-navss-ringacc";
   reg = <0x0 0x2b800000 0x0 0x400000>,
         <0x0 0x2b000000 0x0 0x400000>,
         <0x0 0x28590000 0x0 0x100>,
         <0x0 0x2a500000 0x0 0x40000>,
         <0x0 0x28440000 0x0 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target", "cfg";
   ti,num-rings = <286>;
   ti,sci-rm-range-gp-rings = <0x1>;
   ti,sci = <&sms>;
   ti,sci-dev-id = <272>;
   msi-parent = <&main_udmass_inta>;
  };

  mcu_udmap: dma-controller@285c0000 {
   compatible = "ti,j721e-navss-mcu-udmap";
   reg = <0x0 0x285c0000 0x0 0x100>,
         <0x0 0x2a800000 0x0 0x40000>,
         <0x0 0x2aa00000 0x0 0x40000>;
   reg-names = "gcfg", "rchanrt", "tchanrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <1>;

   ti,sci = <&sms>;
   ti,sci-dev-id = <273>;
   ti,ringacc = <&mcu_ringacc>;
   ti,sci-rm-range-tchan = <0x0d>,
      <0x0f>;
   ti,sci-rm-range-rchan = <0x0a>,
      <0x0b>;
   ti,sci-rm-range-rflow = <0x00>;
  };
 };

 secure_proxy_mcu: mailbox@2a480000 {
  compatible = "ti,am654-secure-proxy";
  #mbox-cells = <1>;
  reg-names = "target_data", "rt", "scfg";
  reg = <0x00 0x2a480000 0x00 0x80000>,
        <0x00 0x2a380000 0x00 0x80000>,
        <0x00 0x2a400000 0x00 0x80000>;





  status = "disabled";
 };

 mcu_cpsw: ethernet@46000000 {
  compatible = "ti,j721e-cpsw-nuss";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0x0 0x46000000 0x0 0x200000>;
  reg-names = "cpsw_nuss";
  ranges = <0x0 0x0 0x0 0x46000000 0x0 0x200000>;
  dma-coherent;
  clocks = <&k3_clks 29 28>;
  clock-names = "fck";
  power-domains = <&k3_pds 29 1>;

  dmas = <&mcu_udmap 0xf000>,
         <&mcu_udmap 0xf001>,
         <&mcu_udmap 0xf002>,
         <&mcu_udmap 0xf003>,
         <&mcu_udmap 0xf004>,
         <&mcu_udmap 0xf005>,
         <&mcu_udmap 0xf006>,
         <&mcu_udmap 0xf007>,
         <&mcu_udmap 0x7000>;
  dma-names = "tx0", "tx1", "tx2", "tx3",
       "tx4", "tx5", "tx6", "tx7",
       "rx";

  ethernet-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   cpsw_port1: port@1 {
    reg = <1>;
    ti,mac-only;
    label = "port1";
    ti,syscon-efuse = <&mcu_conf 0x200>;
    phys = <&phy_gmii_sel 1>;
   };
  };

  davinci_mdio: mdio@f00 {
   compatible = "ti,cpsw-mdio","ti,davinci_mdio";
   reg = <0x0 0xf00 0x0 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&k3_clks 29 28>;
   clock-names = "fck";
   bus_freq = <1000000>;
  };

  cpts@3d000 {
   compatible = "ti,am65-cpts";
   reg = <0x0 0x3d000 0x0 0x400>;
   clocks = <&k3_clks 29 3>;
   clock-names = "cpts";
   assigned-clocks = <&k3_clks 29 3>;
   assigned-clock-parents = <&k3_clks 29 5>;
   interrupts-extended = <&gic500 0 858 4>;
   interrupt-names = "cpts";
   ti,cpts-ext-ts-inputs = <4>;
   ti,cpts-periodic-outputs = <2>;
  };
 };

 tscadc0: tscadc@40200000 {
  compatible = "ti,am3359-tscadc";
  reg = <0x00 0x40200000 0x00 0x1000>;
  interrupts = <0 860 4>;
  power-domains = <&k3_pds 0 1>;
  clocks = <&k3_clks 0 0>;
  assigned-clocks = <&k3_clks 0 2>;
  assigned-clock-rates = <60000000>;
  clock-names = "fck";
  dmas = <&main_udmap 0x7400>,
   <&main_udmap 0x7401>;
  dma-names = "fifo0", "fifo1";
  status = "disabled";

  adc {
   #io-channel-cells = <1>;
   compatible = "ti,am3359-adc";
  };
 };

 tscadc1: tscadc@40210000 {
  compatible = "ti,am3359-tscadc";
  reg = <0x00 0x40210000 0x00 0x1000>;
  interrupts = <0 861 4>;
  power-domains = <&k3_pds 1 1>;
  clocks = <&k3_clks 1 0>;
  assigned-clocks = <&k3_clks 1 2>;
  assigned-clock-rates = <60000000>;
  clock-names = "fck";
  dmas = <&main_udmap 0x7402>,
   <&main_udmap 0x7403>;
  dma-names = "fifo0", "fifo1";
  status = "disabled";

  adc {
   #io-channel-cells = <1>;
   compatible = "ti,am3359-adc";
  };
 };

 fss: bus@47000000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
    <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
    <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;

  ospi0: spi@47040000 {
   compatible = "ti,am654-ospi", "cdns,qspi-nor";
   reg = <0x00 0x47040000 0x00 0x100>,
         <0x05 0x00000000 0x01 0x00000000>;
   interrupts = <0 840 4>;
   cdns,fifo-depth = <256>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x0>;
   clocks = <&k3_clks 109 5>;
   assigned-clocks = <&k3_clks 109 5>;
   assigned-clock-parents = <&k3_clks 109 7>;
   assigned-clock-rates = <166666666>;
   power-domains = <&k3_pds 109 1>;
   #address-cells = <1>;
   #size-cells = <0>;

   status = "disabled";
  };

  ospi1: spi@47050000 {
   compatible = "ti,am654-ospi", "cdns,qspi-nor";
   reg = <0x00 0x47050000 0x00 0x100>,
         <0x07 0x00000000 0x01 0x00000000>;
   interrupts = <0 841 4>;
   cdns,fifo-depth = <256>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x0>;
   clocks = <&k3_clks 110 5>;
   power-domains = <&k3_pds 110 1>;
   #address-cells = <1>;
   #size-cells = <0>;

   status = "disabled";
  };
 };

 wkup_vtm0: temperature-sensor@42040000 {
  compatible = "ti,j7200-vtm";
  reg = <0x00 0x42040000 0x0 0x350>,
        <0x00 0x42050000 0x0 0x350>;
  power-domains = <&k3_pds 154 0>;
  #thermal-sensor-cells = <1>;
 };

 mcu_r5fss0: r5fss@41000000 {
  compatible = "ti,j721s2-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x41000000 0x00 0x41000000 0x20000>,
    <0x41400000 0x00 0x41400000 0x20000>;
  power-domains = <&k3_pds 283 1>;

  mcu_r5fss0_core0: r5f@41000000 {
   compatible = "ti,j721s2-r5f";
   reg = <0x41000000 0x00010000>,
         <0x41010000 0x00010000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&sms>;
   ti,sci-dev-id = <284>;
   ti,sci-proc-ids = <0x01 0xff>;
   resets = <&k3_reset 284 1>;
   firmware-name = "j721s2-mcu-r5f0_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  mcu_r5fss0_core1: r5f@41400000 {
   compatible = "ti,j721s2-r5f";
   reg = <0x41400000 0x00010000>,
         <0x41410000 0x00010000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&sms>;
   ti,sci-dev-id = <285>;
   ti,sci-proc-ids = <0x02 0xff>;
   resets = <&k3_reset 285 1>;
   firmware-name = "j721s2-mcu-r5f0_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };

 mcu_esm: esm@40800000 {
  compatible = "ti,j721e-esm";
  reg = <0x00 0x40800000 0x00 0x1000>;
  ti,esm-pins = <95>;
  bootph-pre-ram;
 };

 wkup_esm: esm@42080000 {
  compatible = "ti,j721e-esm";
  reg = <0x00 0x42080000 0x00 0x1000>;
  ti,esm-pins = <63>;
  bootph-pre-ram;
 };





 mcu_watchdog0: watchdog@40600000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x40600000 0x00 0x100>;
  clocks = <&k3_clks 295 1>;
  power-domains = <&k3_pds 295 1>;
  assigned-clocks = <&k3_clks 295 1>;
  assigned-clock-parents = <&k3_clks 295 5>;

  status = "reserved";
 };

 mcu_watchdog1: watchdog@40610000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x40610000 0x00 0x100>;
  clocks = <&k3_clks 296 1>;
  power-domains = <&k3_pds 296 1>;
  assigned-clocks = <&k3_clks 296 1>;
  assigned-clock-parents = <&k3_clks 296 5>;

  status = "reserved";
 };
};
# 176 "arch/arm64/boot/dts/ti/k3-j721s2.dtsi" 2
# 11 "arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi" 2

/ {
 memory@80000000 {
  device_type = "memory";

  reg = <0x00 0x80000000 0x00 0x80000000>,
        <0x08 0x80000000 0x03 0x80000000>;
 };


 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  secure_ddr: optee@9e800000 {
   reg = <0x00 0x9e800000 0x00 0x01800000>;
   alignment = <0x1000>;
   no-map;
  };

  mcu_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa0000000 0x00 0x100000>;
   no-map;
  };

  mcu_r5fss0_core0_memory_region: r5f-memory@a0100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa0100000 0x00 0xf00000>;
   no-map;
  };

  mcu_r5fss0_core1_dma_memory_region: r5f-dma-memory@a1000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa1000000 0x00 0x100000>;
   no-map;
  };

  mcu_r5fss0_core1_memory_region: r5f-memory@a1100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa1100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss0_core0_dma_memory_region: r5f-dma-memory@a2000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa2000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss0_core0_memory_region: r5f-memory@a2100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa2100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss0_core1_dma_memory_region: r5f-dma-memory@a3000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa3000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss0_core1_memory_region: r5f-memory@a3100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa3100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss1_core0_dma_memory_region: r5f-dma-memory@a4000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa4000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss1_core0_memory_region: r5f-memory@a4100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa4100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss1_core1_dma_memory_region: r5f-dma-memory@a5000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa5000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss1_core1_memory_region: r5f-memory@a5100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa5100000 0x00 0xf00000>;
   no-map;
  };

  c71_0_dma_memory_region: c71-dma-memory@a6000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa6000000 0x00 0x100000>;
   no-map;
  };

  c71_0_memory_region: c71-memory@a6100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa6100000 0x00 0xf00000>;
   no-map;
  };

  c71_1_dma_memory_region: c71-dma-memory@a7000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa7000000 0x00 0x100000>;
   no-map;
  };

  c71_1_memory_region: c71-memory@a7100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa7100000 0x00 0xf00000>;
   no-map;
  };

  rtos_ipc_memory_region: ipc-memories@a8000000 {
   reg = <0x00 0xa8000000 0x00 0x01c00000>;
   alignment = <0x1000>;
   no-map;
  };
 };

 mux0: mux-controller {
  compatible = "gpio-mux";
  #mux-state-cells = <1>;
  mux-gpios = <&exp_som 1 0>;
 };

 mux1: mux-controller {
  compatible = "gpio-mux";
  #mux-state-cells = <1>;
  mux-gpios = <&exp_som 2 0>;
 };

 transceiver0: can-phy0 {

  compatible = "ti,tcan1042";
  #phy-cells = <0>;
  max-bitrate = <5000000>;
 };
};

&wkup_pmx0 {
 mcu_fss0_ospi0_pins_default: mcu-fss0-ospi0-default-pins {
  pinctrl-single,pins = <
   (((0x000) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x02c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x00c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x010) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x014) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x018) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x01c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x024) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x028) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x008) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x004) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&wkup_pmx2 {
 wkup_i2c0_pins_default: wkup-i2c0-default-pins {
  pinctrl-single,pins = <
   (((0x98) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x9c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&main_pmx0 {
 main_i2c0_pins_default: main-i2c0-default-pins {
  pinctrl-single,pins = <
   (((0x0e0) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x0e4) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };

 main_mcan16_pins_default: main-mcan16-default-pins {
  pinctrl-single,pins = <
   (((0x028) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x024) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&wkup_i2c0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&wkup_i2c0_pins_default>;
 clock-frequency = <400000>;

 eeprom@50 {

  compatible = "atmel,24c256";
  reg = <0x50>;
 };
};

&main_i2c0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c0_pins_default>;
 clock-frequency = <400000>;

 exp_som: gpio@21 {
  compatible = "ti,tca6408";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
  gpio-line-names = "USB2.0_MUX_SEL", "CANUART_MUX1_SEL0",
      "CANUART_MUX2_SEL0", "CANUART_MUX_SEL1",
      "GPIO_RGMII1_RST", "GPIO_eDP_ENABLE",
       "GPIO_LIN_EN", "CAN_STB";
 };
};

&main_mcan16 {
 status = "okay";
 pinctrl-0 = <&main_mcan16_pins_default>;
 pinctrl-names = "default";
 phys = <&transceiver0>;
};

&ospi0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_fss0_ospi0_pins_default>;

 flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0x0>;
  spi-tx-bus-width = <8>;
  spi-rx-bus-width = <8>;
  spi-max-frequency = <25000000>;
  cdns,tshsl-ns = <60>;
  cdns,tsd2d-ns = <60>;
  cdns,tchsh-ns = <60>;
  cdns,tslch-ns = <60>;
  cdns,read-delay = <4>;
 };
};

&mailbox0_cluster0 {
 status = "okay";
 interrupts = <436>;
 mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster1 {
 status = "okay";
 interrupts = <432>;
 mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_main_r5fss0_core1: mbox-main-r5fss0-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster2 {
 status = "okay";
 interrupts = <428>;
 mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_main_r5fss1_core1: mbox-main-r5fss1-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster4 {
 status = "okay";
 interrupts = <420>;
 mbox_c71_0: mbox-c71-0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_c71_1: mbox-c71-1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mcu_r5fss0_core0 {
 mboxes = <&mailbox0_cluster0>, <&mbox_mcu_r5fss0_core0>;
 memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
   <&mcu_r5fss0_core0_memory_region>;
};

&mcu_r5fss0_core1 {
 mboxes = <&mailbox0_cluster0>, <&mbox_mcu_r5fss0_core1>;
 memory-region = <&mcu_r5fss0_core1_dma_memory_region>,
   <&mcu_r5fss0_core1_memory_region>;
};

&main_r5fss0_core0 {
 mboxes = <&mailbox0_cluster1>, <&mbox_main_r5fss0_core0>;
 memory-region = <&main_r5fss0_core0_dma_memory_region>,
   <&main_r5fss0_core0_memory_region>;
};

&main_r5fss0_core1 {
 mboxes = <&mailbox0_cluster1>, <&mbox_main_r5fss0_core1>;
 memory-region = <&main_r5fss0_core1_dma_memory_region>,
   <&main_r5fss0_core1_memory_region>;
};

&main_r5fss1_core0 {
 mboxes = <&mailbox0_cluster2>, <&mbox_main_r5fss1_core0>;
 memory-region = <&main_r5fss1_core0_dma_memory_region>,
   <&main_r5fss1_core0_memory_region>;
};

&main_r5fss1_core1 {
 mboxes = <&mailbox0_cluster2>, <&mbox_main_r5fss1_core1>;
 memory-region = <&main_r5fss1_core1_dma_memory_region>,
   <&main_r5fss1_core1_memory_region>;
};

&c71_0 {
 status = "okay";
 mboxes = <&mailbox0_cluster4>, <&mbox_c71_0>;
 memory-region = <&c71_0_dma_memory_region>,
   <&c71_0_memory_region>;
};

&c71_1 {
 status = "okay";
 mboxes = <&mailbox0_cluster4>, <&mbox_c71_1>;
 memory-region = <&c71_1_dma_memory_region>,
   <&c71_1_memory_region>;
};
# 11 "arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 12 "arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 14 "arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts" 2

# 1 "arch/arm64/boot/dts/ti/k3-serdes.h" 1
# 16 "arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts" 2

/ {
 compatible = "ti,j721s2-evm", "ti,j721s2";
 model = "Texas Instruments J721S2 EVM";

 chosen {
  stdout-path = "serial2:115200n8";
 };

 aliases {
  serial1 = &mcu_uart0;
  serial2 = &main_uart8;
  mmc0 = &main_sdhci0;
  mmc1 = &main_sdhci1;
  can0 = &main_mcan16;
  can1 = &mcu_mcan0;
  can2 = &mcu_mcan1;
  can3 = &main_mcan3;
  can4 = &main_mcan5;
 };

 evm_12v0: fixedregulator-evm12v0 {

  compatible = "regulator-fixed";
  regulator-name = "evm_12v0";
  regulator-min-microvolt = <12000000>;
  regulator-max-microvolt = <12000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vsys_3v3: fixedregulator-vsys3v3 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  vin-supply = <&evm_12v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vsys_5v0: fixedregulator-vsys5v0 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  vin-supply = <&evm_12v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_mmc1: fixedregulator-sd {

  compatible = "regulator-fixed";
  regulator-name = "vdd_mmc1";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  enable-active-high;
  vin-supply = <&vsys_3v3>;
  gpio = <&exp2 2 0>;
 };

 vdd_sd_dv: gpio-regulator-TLV71033 {

  compatible = "regulator-gpio";
  regulator-name = "tlv71033";
  pinctrl-names = "default";
  pinctrl-0 = <&vdd_sd_dv_pins_default>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  vin-supply = <&vsys_5v0>;
  gpios = <&main_gpio0 8 0>;
  states = <1800000 0x0>,
    <3300000 0x1>;
 };

 transceiver1: can-phy1 {
  compatible = "ti,tcan1043";
  #phy-cells = <0>;
  max-bitrate = <5000000>;
  pinctrl-names = "default";
  pinctrl-0 = <&mcu_mcan0_gpio_pins_default>;
  standby-gpios = <&wkup_gpio0 69 1>;
  enable-gpios = <&wkup_gpio0 0 0>;
 };

 transceiver2: can-phy2 {
  compatible = "ti,tcan1042";
  #phy-cells = <0>;
  max-bitrate = <5000000>;
  pinctrl-names = "default";
  pinctrl-0 = <&mcu_mcan1_gpio_pins_default>;
  standby-gpios = <&wkup_gpio0 2 0>;
 };

 transceiver3: can-phy3 {
  compatible = "ti,tcan1043";
  #phy-cells = <0>;
  max-bitrate = <5000000>;
  standby-gpios = <&exp2 7 1>;
  enable-gpios = <&exp2 6 0>;
  mux-states = <&mux0 1>;
 };

 transceiver4: can-phy4 {
  compatible = "ti,tcan1042";
  #phy-cells = <0>;
  max-bitrate = <5000000>;
  standby-gpios = <&exp_som 7 0>;
  mux-states = <&mux1 1>;
 };
};

&main_pmx0 {
 main_uart8_pins_default: main-uart8-default-pins {
  pinctrl-single,pins = <
   (((0x040) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (14))
   (((0x044) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (14))
   (((0x0d0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (11))
   (((0x0d4) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (11))
  >;
 };

 main_i2c3_pins_default: main-i2c3-default-pins {
  pinctrl-single,pins = <
   (((0x064) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (13))
   (((0x060) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (13))
  >;
 };

 main_mmc1_pins_default: main-mmc1-default-pins {
  pinctrl-single,pins = <
   (((0x104) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x108) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x100) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0fc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0f8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0f4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0f0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0e8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (8))
  >;
 };

 vdd_sd_dv_pins_default: vdd-sd-dv-default-pins {
  pinctrl-single,pins = <
   (((0x020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 main_usbss0_pins_default: main-usbss0-default-pins {
  pinctrl-single,pins = <
   (((0x0ec) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (6))
  >;
 };

 main_mcan3_pins_default: main-mcan3-default-pins {
  pinctrl-single,pins = <
   (((0x080) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x07c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 main_mcan5_pins_default: main-mcan5-default-pins {
  pinctrl-single,pins = <
   (((0x03c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x038) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&wkup_pmx2 {
 wkup_uart0_pins_default: wkup-uart0-default-pins {
  pinctrl-single,pins = <
   (((0x070) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x074) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x048) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x04c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_uart0_pins_default: mcu-uart0-default-pins {
  pinctrl-single,pins = <
   (((0x090) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x094) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x08c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x088) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_cpsw_pins_default: mcu-cpsw-default-pins {
  pinctrl-single,pins = <
   (((0x02c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x028) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x024) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x01c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x004) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x014) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x010) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x00c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x008) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x018) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x000) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_mdio_pins_default: mcu-mdio-default-pins {
  pinctrl-single,pins = <
   (((0x034) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x030) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_mcan0_pins_default: mcu-mcan0-default-pins {
  pinctrl-single,pins = <
   (((0x054) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x050) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_mcan1_pins_default: mcu-mcan1-default-pins {
  pinctrl-single,pins = <
   (((0x06c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x068) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_mcan0_gpio_pins_default: mcu-mcan0-gpio-default-pins {
  pinctrl-single,pins = <
   (((0x058) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0x040) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 mcu_mcan1_gpio_pins_default: mcu-mcan1-gpio-default-pins {
  pinctrl-single,pins = <
   (((0x060) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 mcu_adc0_pins_default: mcu-adc0-default-pins {
  pinctrl-single,pins = <
   (((0x0cc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0d0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0d4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0d8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0dc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0e0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0e4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0e8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_adc1_pins_default: mcu-adc1-default-pins {
  pinctrl-single,pins = <
   (((0x0ec) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0f0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0f4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0f8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0fc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x100) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x104) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x108) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&wkup_pmx1 {
 mcu_fss0_ospi1_pins_default: mcu-fss0-ospi1-default-pins {
  pinctrl-single,pins = <
   (((0x008) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x024) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x014) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x018) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x01c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x010) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x00c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&main_gpio0 {
 status = "okay";
};

&wkup_gpio0 {
 status = "okay";
};

&wkup_uart0 {
 status = "reserved";
 pinctrl-names = "default";
 pinctrl-0 = <&wkup_uart0_pins_default>;
};

&mcu_uart0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_uart0_pins_default>;
};

&main_uart8 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_uart8_pins_default>;

 power-domains = <&k3_pds 357 0>;
};

&main_i2c0 {
 clock-frequency = <400000>;

 exp1: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
  gpio-line-names = "PCIE_2L_MODE_SEL", "PCIE_2L_PERSTZ", "PCIE_2L_RC_RSTZ",
      "PCIE_2L_EP_RST_EN", "PCIE_1L_MODE_SEL", "PCIE_1L_PERSTZ",
      "PCIE_1L_RC_RSTZ", "PCIE_1L_EP_RST_EN", "PCIE_2L_PRSNT#",
      "PCIE_1L_PRSNT#", "CDCI1_OE1/OE4", "CDCI1_OE2/OE3", "EXP_MUX1",
      "EXP_MUX2", "EXP_MUX3", "GESI_EXP_PHY_RSTz";
 };

 exp2: gpio@22 {
  compatible = "ti,tca6424";
  reg = <0x22>;
  gpio-controller;
  #gpio-cells = <2>;
  gpio-line-names = "APPLE_AUTH_RSTZ", "MLB_RSTZ", "GPIO_USD_PWR_EN", "USBC_PWR_EN",
      "USBC_MODE_SEL1", "USBC_MODE_SEL0", "MCAN0_EN", "MCAN0_STB#",
      "MUX_SPAREMUX_SPARE", "MCASP/TRACE_MUX_S0", "MCASP/TRACE_MUX_S1",
      "MLB_MUX_SEL", "MCAN_MUX_SEL", "MCASP2/SPI3_MUX_SEL", "PCIe_CLKREQn_MUX_SEL",
      "CDCI2_RSTZ", "ENET_EXP_PWRDN", "ENET_EXP_RESETZ", "ENET_I2CMUX_SEL",
      "ENET_EXP_SPARE2", "M2PCIE_RTSZ", "USER_INPUT1", "USER_LED1", "USER_LED2";
 };
};

&main_sdhci0 {

 status = "okay";
 non-removable;
 ti,driver-strength-ohm = <50>;
 disable-wp;
};

&main_sdhci1 {

 status = "okay";
 pinctrl-0 = <&main_mmc1_pins_default>;
 pinctrl-names = "default";
 disable-wp;
 vmmc-supply = <&vdd_mmc1>;
 vqmmc-supply = <&vdd_sd_dv>;
};

&mcu_cpsw {
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_cpsw_pins_default>, <&mcu_mdio_pins_default>;
};

&davinci_mdio {
 phy0: ethernet-phy@0 {
  reg = <0>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
  ti,min-output-impedance;
 };
};

&cpsw_port1 {
 phy-mode = "rgmii-rxid";
 phy-handle = <&phy0>;
};

&serdes_ln_ctrl {
 idle-states = <0x1>, <0x2>,
        <0x0>, <0x0>;
};

&serdes_refclk {
 clock-frequency = <100000000>;
};

&serdes0 {
 status = "okay";
 serdes0_pcie_link: phy@0 {
  reg = <0>;
  cdns,num-lanes = <1>;
  #phy-cells = <0>;
  cdns,phy-type = <2>;
  resets = <&serdes_wiz0 1>;
 };
};

&usb_serdes_mux {
 idle-states = <1>;
};

&usbss0 {
 status = "okay";
 pinctrl-0 = <&main_usbss0_pins_default>;
 pinctrl-names = "default";
 ti,vbus-divider;
 ti,usb2-only;
};

&usb0 {
 dr_mode = "otg";
 maximum-speed = "high-speed";
};

&ospi1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_fss0_ospi1_pins_default>;

 flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0x0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  spi-max-frequency = <40000000>;
  cdns,tshsl-ns = <60>;
  cdns,tsd2d-ns = <60>;
  cdns,tchsh-ns = <60>;
  cdns,tslch-ns = <60>;
  cdns,read-delay = <2>;
 };
};

&pcie1_rc {
 status = "okay";
 reset-gpios = <&exp1 2 0>;
 phys = <&serdes0_pcie_link>;
 phy-names = "pcie-phy";
 num-lanes = <1>;
};

&mcu_mcan0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_mcan0_pins_default>;
 phys = <&transceiver1>;
};

&mcu_mcan1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_mcan1_pins_default>;
 phys = <&transceiver2>;
};

&tscadc0 {
 pinctrl-0 = <&mcu_adc0_pins_default>;
 pinctrl-names = "default";
 status = "okay";
 adc {
  ti,adc-channels = <0 1 2 3 4 5 6 7>;
 };
};

&tscadc1 {
 pinctrl-0 = <&mcu_adc1_pins_default>;
 pinctrl-names = "default";
 status = "okay";
 adc {
  ti,adc-channels = <0 1 2 3 4 5 6 7>;
 };
};

&main_mcan3 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_mcan3_pins_default>;
 phys = <&transceiver3>;
};

&main_mcan5 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_mcan5_pins_default>;
 phys = <&transceiver4>;
};
