FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"ASYNC_DELAY_IN\I";
2"UN$1$DS102350$I46$LE";
3"VCC\G";
4"ASYNC_DELAY_OUT\I";
5"UN$1$10H124$I44$D";
6"CLK\I";
7"DATA\I";
8"LE\I";
9"GND\G";
10"VCC5\G";
%"10H124"
"1","(5250,950)","0","ecl","I44";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-100,100,50,-100"
SECTION"1";
"Y* \B"0;
"Q"4;
"D"5;
"C"3;
%"F06"
"1","(3725,1125)","0","ttl","I45";
MAX_DELAY"10000";
CDS_LIB"ttl"
PACK_TYPE"SOIC";
"A <SIZE-1..0>"8;
"Y <SIZE-1..0>* \B"2;
%"DS102350"
"1","(4325,900)","0","ttl","I46";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"D/P2"7;
"CLK/P1"6;
"Q/P0"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"IN"1;
"PS"10;
"MS"9;
"OUT"5;
"PWM"0;
"LE* \B"2;
END.
