Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  7 01:04:02 2020
| Host         : DESKTOP-E6CPFKC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_control_sets_placed.rpt
| Design       : Game
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |   230 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           12 |
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      5 |            1 |
|      8 |            1 |
|     10 |            8 |
|     12 |           12 |
|     13 |            5 |
|     14 |            6 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             375 |          174 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             101 |           50 |
| Yes          | No                    | No                     |             118 |           64 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|                         Clock Signal                         |                        Enable Signal                        |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  display/dodge_screen/bullet_unit_2/collision_reg_0          |                                                             |                                         |                1 |              1 |
|  display/dodge_screen/bullet_unit_1/collision_reg_0          |                                                             |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                               | uart_receiver/data[2]_i_1_n_0                               |                                         |                1 |              1 |
|  display/home_screen/sel__6_n_15                             |                                                             |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                               | uart_receiver/data[6]_i_1_n_0                               |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                               | uart_receiver/data[1]_i_1_n_0                               |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                               | uart_receiver/data[5]_i_1_n_0                               |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                               | uart_receiver/data[0]_i_1_n_0                               |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                               | uart_receiver/data[3]_i_1_n_0                               |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                               | uart_transmitter/tx6_out                                    |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                               | uart_receiver/data[7]_i_1_n_0                               |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                               | uart_receiver/data[4]_i_1_n_0                               |                                         |                1 |              1 |
|  display/FSM/video_home_on_reg_i_2_n_0                       |                                                             |                                         |                2 |              2 |
|  display/dodge_screen/flame_monster_unit/form_reg[2]_i_2_n_0 |                                                             |                                         |                1 |              3 |
|  clk_IBUF_BUFG                                               | uart_receiver/state                                         |                                         |                2 |              4 |
|  clk_IBUF_BUFG                                               | uart_receiver/E[0]                                          |                                         |                3 |              5 |
|  display/vsync_unit/E[0]                                     |                                                             |                                         |                3 |              8 |
|  display/home_screen/sel_n_15                                |                                                             |                                         |                3 |             10 |
|  clk_IBUF_BUFG                                               | display/dodge_screen/bullet_unit_2/top_left_x[9]_i_1__1_n_0 |                                         |                4 |             10 |
|  clk_IBUF_BUFG                                               |                                                             | display/vsync_unit/v_count_reg_reg[2]_3 |                6 |             10 |
|  clk_IBUF_BUFG                                               | display/dodge_screen/bullet_unit_1/sel__0                   |                                         |                6 |             10 |
|  clk_IBUF_BUFG                                               | display/dodge_screen/bullet_unit_1/top_left_x[9]_i_1__0_n_0 |                                         |                4 |             10 |
|  clk_IBUF_BUFG                                               | display/dodge_screen/bullet_unit_2/top_left_y[9]_i_1__1_n_0 |                                         |                5 |             10 |
|  clk_IBUF_BUFG                                               | display/vsync_unit/v_count_reg0                             |                                         |                7 |             10 |
|  clk_IBUF_BUFG                                               | display/vsync_unit/pixel_reg_reg[0]_0[0]                    |                                         |                5 |             10 |
|  display/dodge_screen/flame_monster_unit/sel_n_15            |                                                             |                                         |                5 |             12 |
|  display/home_screen/sel__4_n_15                             |                                                             |                                         |                7 |             12 |
|  display/home_screen/sel__1_n_15                             |                                                             |                                         |                4 |             12 |
|  display/home_screen/sel__5_n_15                             |                                                             |                                         |                3 |             12 |
|  display/home_screen/sel__3_n_31                             |                                                             |                                         |                4 |             12 |
|  clk_IBUF_BUFG                                               | display/vsync_unit/pixel_reg_reg[0]_0[0]                    | display/vsync_unit/SR[0]                |                7 |             12 |
|  display/home_screen/sel__1_n_31                             |                                                             |                                         |                3 |             12 |
|  display/home_screen/sel__2_n_15                             |                                                             |                                         |                6 |             12 |
|  display/home_screen/sel__2_n_31                             |                                                             |                                         |                4 |             12 |
|  display/home_screen/sel__0_n_31                             |                                                             |                                         |                5 |             12 |
|  display/home_screen/sel__0_n_15                             |                                                             |                                         |                7 |             12 |
|  display/home_screen/sel__3_n_15                             |                                                             |                                         |                4 |             12 |
|  display/FSM/E[0]                                            |                                                             |                                         |                7 |             13 |
|  display/FSM/id_row_3_reg[4]_i_2[0]                          |                                                             |                                         |                6 |             13 |
|  display/FSM/id_row_2_reg[4]_i_2[0]                          |                                                             |                                         |                6 |             13 |
|  clk_IBUF_BUFG                                               |                                                             | display/vsync_unit/v_count_reg_reg[7]_3 |                7 |             13 |
|  display/vsync_unit/h_count_reg_reg[7]_24[0]                 |                                                             |                                         |                5 |             13 |
|  clk_IBUF_BUFG                                               | uart_receiver/count[0]_i_1__0_n_0                           | uart_receiver/state                     |                4 |             14 |
|  display/vsync_unit/h_count_reg_reg[7]_23[0]                 |                                                             |                                         |                5 |             14 |
|  display/vsync_unit/h_count_reg_reg[7]_22[0]                 |                                                             |                                         |                7 |             14 |
|  display/vsync_unit/h_count_reg_reg[7]_21[0]                 |                                                             |                                         |                6 |             14 |
|  display/vsync_unit/h_count_reg_reg[7]_20[0]                 |                                                             |                                         |                8 |             14 |
|  clk_IBUF_BUFG                                               | uart_transmitter/idle1                                      | uart_transmitter/count[0]_i_1_n_0       |                4 |             14 |
|  dodge_screen/is_collision                                   |                                                             | display/dodge_screen/hp_bar_unit/clear  |                8 |             32 |
|  clk_IBUF_BUFG                                               | display/dodge_screen/heart_unit/top_left_y0                 |                                         |               19 |             40 |
|  clk_IBUF_BUFG                                               |                                                             | display/vsync_unit/v_count_reg_reg[5]_0 |               29 |             46 |
|  clk_IBUF_BUFG                                               |                                                             |                                         |               60 |            109 |
+--------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------+------------------+----------------+


