# cocotbify
Quick and Dirty python script to add timescale and vcd in verilog module generated by chisel backend
