# ALU-16bit-RTL-to-GDSII
This repository presents the design and implementation of a 16-bit Arithmetic Logic Unit (ALU) using Verilog HDL, following a complete ASIC design flow from RTL design to physical verification.
