// Seed: 831985494
module module_0 (
    output supply1 id_0
    , id_6,
    output wand id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4
);
  always assume #1  (id_6 - 1);
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  assign id_3 = id_0;
  assign #1 id_3 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input wand id_0
);
  assign id_2 = id_0;
  wire id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire id_4;
endmodule
