INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Fri Dec 06 19:30:58 CST 2019
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command     ap_part_info done; 0.92 sec.
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 1.09 sec.
Execute   create_clock -period 5 -name default 
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 41.67 sec.
Command ap_source done; error code: 1; 42.79 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Fri Dec 06 19:32:02 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.86 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.03 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 6.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 170.28 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.82 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 93.9 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:254:25: warning: implicit conversion from 'int' to 'unsigned short' changes value from 150528 to 19456 [-Wconstant-conversion]
 const_size_in_1 = 3*224*224;
                 ~ ~~~~~^~~~
1 warning generated.
Command       clang done; 86.43 sec.
INFO-FLOW: Done: GCC PP time: 182.2 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 85.76 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 85.17 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 77.02 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:254:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 93.54 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 75.78 sec.
Command       tidy_31 done; 169.37 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 331.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 29.91 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Fri Dec 06 19:45:41 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.86 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 6.21 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 172.97 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.77 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 85.86 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:254:25: warning: implicit conversion from 'int' to 'unsigned short' changes value from 150528 to 19456 [-Wconstant-conversion]
 const_size_in_1 = 3*224*224;
                 ~ ~~~~~^~~~
1 warning generated.
Command       clang done; 84.06 sec.
INFO-FLOW: Done: GCC PP time: 171.7 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 86.28 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 86.06 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 76.39 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:254:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 103.64 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 78.71 sec.
Command       tidy_31 done; 182.41 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 344.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 107.48 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 74.04 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 16.07 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:16:07 ; elapsed = 00:16:16 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 73494 ; free virtual = 143881
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:16:07 ; elapsed = 00:16:16 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 73494 ; free virtual = 143881
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 7.88 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 15.77 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sat Dec 07 09:00:02 CST 2019
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 0.86 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           license_isbetapart xcku115 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.03 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 5 -name default 
Execute     cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sat Dec 07 09:00:19 CST 2019
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 0.86 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           license_isbetapart xcku115 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.03 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute       is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute       is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute       is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 6.13 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.19 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.76 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 84.72 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:254:25: warning: implicit conversion from 'int' to 'unsigned short' changes value from 150528 to 19456 [-Wconstant-conversion]
 const_size_in_1 = 3*224*224;
                 ~ ~~~~~^~~~
1 warning generated.
Command         clang done; 74.84 sec.
INFO-FLOW: Done: GCC PP time: 161.3 seconds per iteration
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 85.88 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 85.97 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 76.14 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:254:2
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 93.9 sec.
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 74.78 sec.
Command         tidy_31 done; 168.73 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 330.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 122.74 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 72.95 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 17.37 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:13:14 ; elapsed = 00:13:20 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 76819 ; free virtual = 148102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:13:14 ; elapsed = 00:13:20 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 76819 ; free virtual = 148102
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 8.38 sec.
Execute           llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 16.98 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sat Dec 07 09:21:51 CST 2019
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 0.87 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           license_isbetapart xcku115 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.03 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.23 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute       is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute       is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute       is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 6.36 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.19 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.6 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 85.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:254:25: warning: implicit conversion from 'int' to 'unsigned short' changes value from 150528 to 19456 [-Wconstant-conversion]
 const_size_in_1 = 3*224*224;
                 ~ ~~~~~^~~~
1 warning generated.
Command         clang done; 70.81 sec.
INFO-FLOW: Done: GCC PP time: 157.6 seconds per iteration
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 94.34 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 94.49 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 79.04 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:254:2
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 102.37 sec.
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 78.44 sec.
Command         tidy_31 done; 180.88 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 354.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 115.47 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 69.7 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 16.9 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:13:34 ; elapsed = 00:13:40 . Memory (MB): peak = 1035.805 ; gain = 247.367 ; free physical = 77477 ; free virtual = 148718
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:13:34 ; elapsed = 00:13:40 . Memory (MB): peak = 1035.805 ; gain = 247.367 ; free physical = 77477 ; free virtual = 148718
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 7.99 sec.
Execute           llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 16.59 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sat Dec 07 12:40:15 CST 2019
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 0.87 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           license_isbetapart xcku115 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.03 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.23 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute       is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute       is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute       is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.11 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 5.86 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
WARNING: [HLS 200-40] firmware/myproject.cpp:241:9: warning: '__SYNTHESIS__' macro redefined
#define __SYNTHESIS__ true
        ^
<command line>:4:9: note: previous definition is here
#define __SYNTHESIS__ 1
        ^
1 warning generated.
Command         clang done; 1.73 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 73.48 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sat Dec 07 12:49:32 CST 2019
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 0.87 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           license_isbetapart xcku115 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.04 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute       is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute       is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute       is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2939.77 sec.
Command   ap_source done; error code: 1; 2941.21 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sat Dec 07 14:14:39 CST 2019
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command         ap_part_info done; 0.88 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute           get_default_platform 
Execute           license_isbetapart xcku115 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute           ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.11 sec.
Execute         add_library xilinx/kintexu/kintexu_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         get_default_platform 
Command       set_part done; 1.06 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command     open_solution done; 1.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute       is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute       is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute       is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 2934.01 sec.
Command   ap_source done; error code: 1; 2935.41 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 09 10:41:16 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.94 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.25 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.45 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.2 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.34 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 6.13 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.73 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.81 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 85.6 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
firmware/myproject.cpp:257:25: warning: implicit conversion from 'int' to 'unsigned short' changes value from 150528 to 19456 [-Wconstant-conversion]
 const_size_in_1 = 3*224*224;
                 ~ ~~~~~^~~~
1 warning generated.
Command       clang done; 78.43 sec.
INFO-FLOW: Done: GCC PP time: 165.8 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 87.3 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 88.13 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 79.84 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:257:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 108.41 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 77.94 sec.
Command       tidy_31 done; 186.4 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 354.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 154.45 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 81.08 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 16.03 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:14:24 ; elapsed = 00:14:31 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 71669 ; free virtual = 144762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:14:24 ; elapsed = 00:14:31 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 71670 ; free virtual = 144763
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 8.23 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 15.73 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config175>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config175>' (firmware/nnet_utils/nnet_dense_large.h:281).
Command         transform done; 191163 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 51:05:45 ; elapsed = 53:20:58 . Memory (MB): peak = 8888.582 ; gain = 8100.145 ; free physical = 51146 ; free virtual = 127827
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config175>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config175>' (firmware/nnet_utils/nnet_dense_large.h:183->firmware/nnet_utils/nnet_dense_large.h:281) automatically.
Command         transform done; 31.16 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 51:06:16 ; elapsed = 53:21:29 . Memory (MB): peak = 8888.582 ; gain = 8100.145 ; free physical = 51214 ; free virtual = 127905
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config176>' (firmware/nnet_utils/nnet_activation.h:230:4).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:154) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config175>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:241) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config176>' completely with a factor of 1000.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:245) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config176>' completely with a factor of 1000.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:245) in function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config176>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command         transform done; error code: 1; 31.39 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command       opt_and_import_c done; error code: 2; 191250 sec.
Command     elaborate done; error code: 2; 192110 sec.
Command   csynth_design done; error code: 2; 192110 sec.
Command ap_source done; error code: 1; 192121 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 19:25:58 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.59 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.81 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 15.36 sec.
Command ap_source done; error code: 1; 17.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 19:27:03 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 15.56 sec.
Command ap_source done; error code: 1; 17 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 19:32:59 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 182.56 sec.
Command ap_source done; error code: 1; 184 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 19:41:09 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.29 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 183.55 sec.
Command ap_source done; error code: 1; 185.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 19:52:46 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 175.94 sec.
Command ap_source done; error code: 1; 177.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 19:58:26 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.95 sec.
Command ap_source done; error code: 1; 3.4 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:29:30 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.95 sec.
Command ap_source done; error code: 1; 3.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:33:33 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.8 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.79 sec.
Command ap_source done; error code: 1; 5.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:40:02 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.69 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 179.54 sec.
Command ap_source done; error code: 1; 180.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:45:10 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.13 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.69 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.61 sec.
Command ap_source done; error code: 1; 5.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:47:28 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.44 sec.
Command ap_source done; error code: 1; 2.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:47:59 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.31 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.36 sec.
Command ap_source done; error code: 1; 3.82 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:51:10 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.29 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.27 sec.
Command ap_source done; error code: 1; 3.72 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:52:33 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.09 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.17 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.44 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.65 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.15 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.22 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.33 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.4 sec.
Command ap_source done; error code: 1; 4.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:53:20 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.13 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.35 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.71 sec.
Command ap_source done; error code: 1; 4.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:54:11 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.32 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.27 sec.
Command ap_source done; error code: 1; 3.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 20:56:42 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.34 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.3 sec.
Command ap_source done; error code: 1; 3.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:00:15 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.31 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.19 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.25 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.38 sec.
Command ap_source done; error code: 1; 2.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:01:25 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.35 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.44 sec.
Command ap_source done; error code: 1; 3.87 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:06:53 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.77 sec.
Command ap_source done; error code: 1; 3.19 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:07:36 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.22 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.73 sec.
Command ap_source done; error code: 1; 3.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:08:08 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.32 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.3 sec.
Command ap_source done; error code: 1; 3.74 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:18:25 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.26 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 176.62 sec.
Command ap_source done; error code: 1; 178.06 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:32:14 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.9 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.19 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.36 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.98 sec.
Command ap_source done; error code: 1; 4.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:37:15 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.34 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.22 sec.
Command ap_source done; error code: 1; 4.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:38:47 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.91 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.3 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.35 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.14 sec.
Command ap_source done; error code: 1; 4.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:39:06 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.3 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.4 sec.
Command ap_source done; error code: 1; 1.85 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:39:15 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.83 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.99 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.22 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.33 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.47 sec.
Command ap_source done; error code: 1; 1.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:39:29 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.31 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.41 sec.
Command ap_source done; error code: 1; 1.87 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:41:07 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.34 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.85 sec.
Command ap_source done; error code: 1; 4.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:42:20 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.34 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.51 sec.
Command ap_source done; error code: 1; 1.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:44:35 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.35 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.08 sec.
Command ap_source done; error code: 1; 4.56 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:45:47 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.82 sec.
Command ap_source done; error code: 1; 3.27 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:46:10 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.16 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.86 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
WARNING: [HLS 200-40] firmware/myproject.cpp:595:5: warning: '/*' within block comment [-Wcomment]
    /*
    ^
1 warning generated.
Command       clang done; 1.79 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.01 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 21:46:56 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.31 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.21 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
WARNING: [HLS 200-40] firmware/myproject.cpp:591:5: warning: '/*' within block comment [-Wcomment]
    /*
    ^
1 warning generated.
Command       clang done; 1.83 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 93.28 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: child killed: interrupt
Command       clang done; error code: 2; 60.95 sec.
Command     elaborate done; error code: 2; 156.08 sec.
Command   csynth_design done; error code: 2; 156.09 sec.
Command ap_source done; error code: 1; 159.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 22:05:35 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.19 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.24 sec.
Command     ap_source done; 0.24 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.89 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.35 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.31 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 185.41 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.86 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 95.7 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 75.74 sec.
INFO-FLOW: Done: GCC PP time: 173.3 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 102.84 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 97.02 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 89.2 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:257:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 109.14 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 82.42 sec.
Command       tidy_31 done; 191.68 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 378 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 120.35 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 76.99 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 15.01 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:17:14 ; elapsed = 00:17:35 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 18313 ; free virtual = 115914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:17:14 ; elapsed = 00:17:35 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 18313 ; free virtual = 115914
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.71 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:17:15 ; elapsed = 00:17:36 . Memory (MB): peak = 987.902 ; gain = 199.465 ; free physical = 18471 ; free virtual = 115908
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:17:15 ; elapsed = 00:17:36 . Memory (MB): peak = 987.902 ; gain = 199.465 ; free physical = 18473 ; free virtual = 115901
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-131] Reshaping array 'gpu_0_data_0.V' (firmware/myproject.cpp:245) in dimension 1 with a block factor of 224.
INFO: [XFORM 203-131] Reshaping array 'layer2_out.V' (firmware/myproject.cpp:323) in dimension 1 completely.
ERROR: [XFORM 203-133] Bitwidth of reshaped elements (401408 bits) exceeds the maximum bitwidth (65536 bits) for array 'layer2_in_row.V' (firmware/myproject.cpp:326).
Command         transform done; error code: 1; 0.12 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command       opt_and_import_c done; error code: 2; 1.27 sec.
Command     elaborate done; error code: 2; 868.73 sec.
Command   csynth_design done; error code: 2; 868.74 sec.
Command ap_source done; error code: 1; 1055.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 22:31:16 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.19 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.04 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.55 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.03 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 3.54 sec.
INFO-FLOW: Done: GCC PP time: 8.1 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.53 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.92 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.55 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.9 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.54 sec.
Command       tidy_31 done; 6.58 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.1 seconds per iteration
INFO-FLOW: Pragma Handling...
ERROR: [HLS 200-70] #pragma HLS ARRAY_RESHAPE variable=&layer2_in_row complete block factor=21 dim=0
ERROR: [HLS 200-70] Option 'block|cyclic|complete' is declared more than once.
ERROR: [HLS 200-70] '#pragma HLS ARRAY_RESHAPE variable=&layer2_in_row complete block factor=21 dim=0' is not a valid pragma.
Command     elaborate done; error code: 2; 24.29 sec.
Command   csynth_design done; error code: 2; 24.31 sec.
Command ap_source done; error code: 1; 27.8 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 22:39:11 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.82 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.98 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.24 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.96 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.68 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.57 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 3.73 sec.
INFO-FLOW: Done: GCC PP time: 9 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.03 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.4 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.97 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.83 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.49 sec.
Command       tidy_31 done; 6.44 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.04 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 3.62 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.09 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 18761 ; free virtual = 115948
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 18761 ; free virtual = 115948
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.7 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 18373 ; free virtual = 115560
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 18494 ; free virtual = 115680
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-131] Reshaping array 'gpu_0_data_0.V' (firmware/myproject.cpp:77) in dimension 1 with a block factor of 224.
INFO: [XFORM 203-131] Reshaping array 'layer2_out.V' (firmware/myproject.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer2_in_row.V' (firmware/myproject.cpp:158) in dimension 1 with a block factor of 21.
INFO: [XFORM 203-131] Reshaping array 'layer2_in.V' (firmware/myproject.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer6_in.V' (firmware/myproject.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer8_out.V' (firmware/myproject.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer9_out.V' (firmware/myproject.cpp:200) in dimension 1 completely.
ERROR: [XFORM 203-133] Bitwidth of reshaped elements (172032 bits) exceeds the maximum bitwidth (65536 bits) for array 'layer9_in_row.V' (firmware/myproject.cpp:203).
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Pre-synthesis failed.
Command       opt_and_import_c done; error code: 2; 1.04 sec.
Command     elaborate done; error code: 2; 36.27 sec.
Command   csynth_design done; error code: 2; 36.28 sec.
Command ap_source done; error code: 1; 39.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 22:42:45 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.26 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.18 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.56 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.99 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 3.52 sec.
INFO-FLOW: Done: GCC PP time: 8.1 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.63 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.04 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.68 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.99 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.67 sec.
Command       tidy_31 done; 6.77 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.37 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 3.64 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.11 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 18503 ; free virtual = 115689
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 18503 ; free virtual = 115689
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.78 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 18240 ; free virtual = 115427
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 18260 ; free virtual = 115447
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-131] Reshaping array 'gpu_0_data_0.V' (firmware/myproject.cpp:77) in dimension 1 with a block factor of 224.
INFO: [XFORM 203-131] Reshaping array 'layer2_out.V' (firmware/myproject.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer2_in_row.V' (firmware/myproject.cpp:158) in dimension 1 with a block factor of 21.
INFO: [XFORM 203-131] Reshaping array 'layer2_in.V' (firmware/myproject.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer6_in.V' (firmware/myproject.cpp:191) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer8_out.V' (firmware/myproject.cpp:198) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer9_out.V' (firmware/myproject.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer9_in_row.V' (firmware/myproject.cpp:204) in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'layer176_out.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject.cpp:210) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block__proc'
	 'Loop_1_proc40'.
Command         transform done; 0.14 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 18713 ; free virtual = 115901
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'layer2_in_row.V' (firmware/myproject.cpp:217:3)
Command         transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 18670 ; free virtual = 115859
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.69 sec.
Command     elaborate done; 35.61 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_vld' on port 'gpu_0_data_0_V' changing to the default 'ap_memory' mode.
Execute       preproc_iomode -model Loop_1_proc40 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc Loop_1_proc40 myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : Loop_1_proc40 ...
Execute       set_default_model Loop_1_proc40 
Execute       apply_spec_resource_limit Loop_1_proc40 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc Loop_1_proc40 myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: Loop_1_proc40 ...
Execute       set_default_model Loop_1_proc40 
Execute       cdfg_preprocess -model Loop_1_proc40 
Execute       rtl_gen_preprocess Loop_1_proc40 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc Loop_1_proc40 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.52 seconds; current allocated memory: 152.995 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 153.039 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc40 
Execute       schedule -model Loop_1_proc40 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 153.769 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
Command       syn_report done; 0.35 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.sched.adb -f 
Command       db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling Loop_1_proc40.
Execute       set_default_model Loop_1_proc40 
Execute       bind -model Loop_1_proc40 
BIND OPTION: model=Loop_1_proc40
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 154.602 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.verbose.bind.rpt 
Command       syn_report done; 0.45 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.bind.adb -f 
Command       db_write done; 0.3 sec.
INFO-FLOW: Finish binding Loop_1_proc40.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 154.733 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 154.851 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess Loop_1_proc40 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc Loop_1_proc40 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 155.032 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc Loop_1_proc40 myproject 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/Block_proc 
Execute       syn_report -csynth -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute       db_write -model Block__proc -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute       gen_tb_info Block__proc -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc40 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc40' is 114695 from HDL expression: ((layer176_out_V_i_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state53))
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_13ns_15ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18ns_20ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_13ns_9ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_18ns_11ns_18_22_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_19ns_11ns_19_23_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc40'.
Command       create_rtl_model done; 1.44 sec.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 157.496 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc40 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/Loop_1_proc40 -synmodules Block__proc Loop_1_proc40 myproject 
Execute       gen_rtl Loop_1_proc40 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/Loop_1_proc40 
Execute       gen_rtl Loop_1_proc40 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/Loop_1_proc40 
Command       gen_rtl done; 0.66 sec.
Execute       syn_report -csynth -model Loop_1_proc40 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Loop_1_proc40_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_1_proc40 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Loop_1_proc40_csynth.xml 
Execute       syn_report -verbosereport -model Loop_1_proc40 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.verbose.rpt 
Command       syn_report done; 0.49 sec.
Execute       db_write -model Loop_1_proc40 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.adb 
Command       db_write done; 0.37 sec.
Execute       gen_tb_info Loop_1_proc40 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/gpu_0_data_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer176_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 160.862 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc Loop_1_proc40 myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model myproject -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute       gen_tb_info myproject -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject 
Execute       export_constraint_db -f -tool general -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc Loop_1_proc40 myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_1_proc40] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.compgen.tcl 
INFO-FLOW: Found component myproject_urem_19ns_11ns_19_23_seq_1.
INFO-FLOW: Append model myproject_urem_19ns_11ns_19_23_seq_1
INFO-FLOW: Found component myproject_urem_13ns_9ns_13_17_seq_1.
INFO-FLOW: Append model myproject_urem_13ns_9ns_13_17_seq_1
INFO-FLOW: Found component myproject_urem_18ns_11ns_18_22_seq_1.
INFO-FLOW: Append model myproject_urem_18ns_11ns_18_22_seq_1
INFO-FLOW: Found component myproject_mul_mul_13ns_15ns_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_13ns_15ns_28_1_1
INFO-FLOW: Found component myproject_mul_mul_18ns_20ns_38_1_1.
INFO-FLOW: Append model myproject_mul_mul_18ns_20ns_38_1_1
INFO-FLOW: Found component Loop_1_proc40_layer2_in_row_V.
INFO-FLOW: Append model Loop_1_proc40_layer2_in_row_V
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model Loop_1_proc40
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_urem_19ns_11ns_19_23_seq_1 myproject_urem_13ns_9ns_13_17_seq_1 myproject_urem_18ns_11ns_18_22_seq_1 myproject_mul_mul_13ns_15ns_28_1_1 myproject_mul_mul_18ns_20ns_38_1_1 Loop_1_proc40_layer2_in_row_V Block_proc Loop_1_proc40 myproject
INFO-FLOW: To file: write model myproject_urem_19ns_11ns_19_23_seq_1
INFO-FLOW: To file: write model myproject_urem_13ns_9ns_13_17_seq_1
INFO-FLOW: To file: write model myproject_urem_18ns_11ns_18_22_seq_1
INFO-FLOW: To file: write model myproject_mul_mul_13ns_15ns_28_1_1
INFO-FLOW: To file: write model myproject_mul_mul_18ns_20ns_38_1_1
INFO-FLOW: To file: write model Loop_1_proc40_layer2_in_row_V
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model Loop_1_proc40
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_19ns_11ns_19_23_seq_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_13ns_9ns_13_17_seq_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_18ns_11ns_18_22_seq_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Loop_1_proc40_layer2_in_row_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=9 #gSsdmPorts=10
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc40.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:44 ; elapsed = 00:01:49 . Memory (MB): peak = 1049.641 ; gain = 261.203 ; free physical = 18495 ; free virtual = 115688
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 69.06 sec.
Command   csynth_design done; 104.68 sec.
Execute   add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 15.28 sec.
Execute     tidy_31 xilinx-tb31-process /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 18.5 sec.
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.95 sec.
Execute     tidy_31 xilinx-tb31-process /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.25 sec.
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 104.15 sec.
Command ap_source done; error code: 1; 212.44 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 22:48:57 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.52 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.79 sec.
Command ap_source done; error code: 1; 4.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 22:51:46 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.57 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.77 sec.
Command ap_source done; error code: 1; 4.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 22:54:18 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.5 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.85 sec.
Command ap_source done; error code: 1; 4.31 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 22:58:55 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 27.56 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 203.83 sec.
Command ap_source done; error code: 1; 205.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 23:03:31 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.23 sec.
Command     ap_source done; 0.23 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.38 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 72.23 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 261.45 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.61 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 3.55 sec.
INFO-FLOW: Done: GCC PP time: 8.4 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.76 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.16 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.77 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 4.13 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.77 sec.
Command       tidy_31 done; 7.03 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.84 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 3.64 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.29 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:54 ; elapsed = 00:04:59 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 12674 ; free virtual = 109887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:54 ; elapsed = 00:04:59 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 12674 ; free virtual = 109887
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.32 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.82 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:280).
Command         transform done; 264.44 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:09:21 ; elapsed = 00:09:25 . Memory (MB): peak = 1627.531 ; gain = 839.094 ; free physical = 10920 ; free virtual = 108146
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 23:21:40 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 66.37 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 68.63 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.54 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.96 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 3.7 sec.
INFO-FLOW: Done: GCC PP time: 8.2 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.47 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.87 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.53 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.81 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.51 sec.
Command       tidy_31 done; 6.45 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 11.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.44 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 3.86 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.2 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 8297 ; free virtual = 105520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 8297 ; free virtual = 105520
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.32 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.7 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:280).
Command         transform done; 54.39 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:39 ; elapsed = 00:02:40 . Memory (MB): peak = 1115.531 ; gain = 327.094 ; free physical = 7921 ; free virtual = 105145
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:182->firmware/nnet_utils/nnet_dense_large.h:280) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
Command         transform done; 0.39 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1118.984 ; gain = 330.547 ; free physical = 7831 ; free virtual = 105058
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:73:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:58:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:153) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:279:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:257:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:257) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:300:46).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:78) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_batchnorm.h:80) in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:133) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:161) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:167) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:180) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:284) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:285) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:286) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:257) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:259) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:260) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:266) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:267) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:269) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:301) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:302) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:303) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [XFORM 203-131] Reshaping array 'gpu_0_data_0.V' (firmware/myproject.cpp:77) in dimension 1 with a block factor of 224.
INFO: [XFORM 203-131] Reshaping array 'layer2_out.V' (firmware/myproject.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer2_in_row.V' (firmware/myproject.cpp:158) in dimension 1 with a block factor of 21.
INFO: [XFORM 203-131] Reshaping array 'layer2_in.V' (firmware/myproject.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer3_out.V' (firmware/myproject.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer4_out.V' (firmware/myproject.cpp:172) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer5_out.V' (firmware/myproject.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer5_in.V' (firmware/myproject.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer6_out.V' (firmware/myproject.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer6_in_row.V' (firmware/myproject.cpp:188) in dimension 1 with a block factor of 64.
INFO: [XFORM 203-131] Reshaping array 'layer6_in.V' (firmware/myproject.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer7_out.V' (firmware/myproject.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer8_out.V' (firmware/myproject.cpp:199) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer9_out.V' (firmware/myproject.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer9_in_row.V' (firmware/myproject.cpp:205) in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:129) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:281) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer176_out.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:281) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 's3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:182->firmware/nnet_utils/nnet_dense_large.h:280) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' by setting 'scale[0].V' to 's3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' by setting 'scale[1].V' to 's3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0' by setting 'scale[2].V' to 's3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0' by setting 'scale[3].V' to 's3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0' by setting 'scale[4].V' to 's3.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0' by setting 'scale[5].V' to 's3.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0' by setting 'scale[6].V' to 's3.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0' by setting 'scale[7].V' to 's3.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0' by setting 'scale[8].V' to 's3.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0' by setting 'scale[9].V' to 's3.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[10].V' to 's3.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[11].V' to 's3.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[12].V' to 's3.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[13].V' to 's3.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[14].V' to 's3.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[15].V' to 's3.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[16].V' to 's3.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[17].V' to 's3.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[18].V' to 's3.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[19].V' to 's3.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[20].V' to 's3.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[21].V' to 's3.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[22].V' to 's3.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[23].V' to 's3.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[24].V' to 's3.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[25].V' to 's3.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[26].V' to 's3.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[27].V' to 's3.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[28].V' to 's3.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[29].V' to 's3.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[30].V' to 's3.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[31].V' to 's3.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[32].V' to 's3.V.32'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[33].V' to 's3.V.33'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[34].V' to 's3.V.34'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[35].V' to 's3.V.35'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[36].V' to 's3.V.36'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[37].V' to 's3.V.37'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[38].V' to 's3.V.38'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[39].V' to 's3.V.39'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[40].V' to 's3.V.40'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[41].V' to 's3.V.41'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[42].V' to 's3.V.42'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[43].V' to 's3.V.43'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[44].V' to 's3.V.44'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[45].V' to 's3.V.45'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[46].V' to 's3.V.46'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[47].V' to 's3.V.47'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[48].V' to 's3.V.48'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[49].V' to 's3.V.49'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[50].V' to 's3.V.50'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[51].V' to 's3.V.51'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[52].V' to 's3.V.52'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[53].V' to 's3.V.53'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[54].V' to 's3.V.54'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[55].V' to 's3.V.55'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[56].V' to 's3.V.56'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[57].V' to 's3.V.57'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[58].V' to 's3.V.58'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[59].V' to 's3.V.59'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[60].V' to 's3.V.60'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[61].V' to 's3.V.61'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[62].V' to 's3.V.62'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[63].V' to 's3.V.63'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[0].V' to 'b3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[1].V' to 'b3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[2].V' to 'b3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[3].V' to 'b3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[4].V' to 'b3.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[5].V' to 'b3.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[6].V' to 'b3.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[7].V' to 'b3.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[8].V' to 'b3.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[9].V' to 'b3.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[10].V' to 'b3.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[11].V' to 'b3.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[12].V' to 'b3.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[13].V' to 'b3.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[14].V' to 'b3.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[15].V' to 'b3.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[16].V' to 'b3.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[17].V' to 'b3.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[18].V' to 'b3.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[19].V' to 'b3.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[20].V' to 'b3.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[21].V' to 'b3.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[22].V' to 'b3.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[23].V' to 'b3.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[24].V' to 'b3.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[25].V' to 'b3.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[26].V' to 'b3.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[27].V' to 'b3.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[28].V' to 'b3.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[29].V' to 'b3.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[30].V' to 'b3.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[31].V' to 'b3.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[32].V' to 'b3.V.32'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[33].V' to 'b3.V.33'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[34].V' to 'b3.V.34'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[35].V' to 'b3.V.35'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[36].V' to 'b3.V.36'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[37].V' to 'b3.V.37'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[38].V' to 'b3.V.38'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[39].V' to 'b3.V.39'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[40].V' to 'b3.V.40'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[41].V' to 'b3.V.41'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[42].V' to 'b3.V.42'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[43].V' to 'b3.V.43'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[44].V' to 'b3.V.44'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[45].V' to 'b3.V.45'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[46].V' to 'b3.V.46'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[47].V' to 'b3.V.47'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[48].V' to 'b3.V.48'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[49].V' to 'b3.V.49'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[50].V' to 'b3.V.50'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[51].V' to 'b3.V.51'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[52].V' to 'b3.V.52'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[53].V' to 'b3.V.53'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[54].V' to 'b3.V.54'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[55].V' to 'b3.V.55'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[56].V' to 'b3.V.56'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[57].V' to 'b3.V.57'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[58].V' to 'b3.V.58'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[59].V' to 'b3.V.59'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[60].V' to 'b3.V.60'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[61].V' to 'b3.V.61'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[62].V' to 'b3.V.62'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[63].V' to 'b3.V.63'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject.cpp:211) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block__proc'
	 'Loop_1_proc124'.
Command         transform done; 10.68 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 3.97 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:54 ; elapsed = 00:02:56 . Memory (MB): peak = 1118.984 ; gain = 330.547 ; free physical = 7308 ; free virtual = 104540
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' in function 'Loop_1_proc124' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' in function 'Loop_1_proc124' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' in function 'Loop_1_proc124' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'shift_right_stride' (firmware/nnet_utils/nnet_conv2d_large.h:279:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.1' to 'shift_right_small_st' (firmware/nnet_utils/nnet_conv2d_large.h:261:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'reset_down' (firmware/nnet_utils/nnet_conv2d_large.h:300:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:261:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:270:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:304:2)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2_in_row.V' (firmware/myproject.cpp:215:3)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i32.i32.i16.i32.i32' (firmware/nnet_utils/nnet_conv2d_large.h:287:2) in function 'shift_right_stride' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i672.i672.i32.i32.i32' (firmware/nnet_utils/nnet_conv2d_large.h:287:2) in function 'shift_right_stride' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i32.i16.i16' (firmware/nnet_utils/nnet_conv2d_large.h:287:2) in function 'shift_right_stride' and propagating its result(s) since all actual argument(s) to the function are constants.
Command         transform done; 5.02 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:59 ; elapsed = 00:03:01 . Memory (MB): peak = 1243.531 ; gain = 455.094 ; free physical = 7250 ; free virtual = 104481
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 76.63 sec.
Command     elaborate done; 110.27 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_vld' on port 'gpu_0_data_0_V' changing to the default 'ap_memory' mode.
Execute       preproc_iomode -model Loop_1_proc124 
Execute       preproc_iomode -model shift_right_stride 
Execute       preproc_iomode -model shift_right_small_st 
Execute       preproc_iomode -model reset_down 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : reset_down ...
Execute       set_default_model reset_down 
Execute       apply_spec_resource_limit reset_down 
INFO-FLOW: Configuring Module : shift_right_small_st ...
Execute       set_default_model shift_right_small_st 
Execute       apply_spec_resource_limit shift_right_small_st 
INFO-FLOW: Configuring Module : shift_right_stride ...
Execute       set_default_model shift_right_stride 
Execute       apply_spec_resource_limit shift_right_stride 
INFO-FLOW: Configuring Module : Loop_1_proc124 ...
Execute       set_default_model Loop_1_proc124 
Execute       apply_spec_resource_limit Loop_1_proc124 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: reset_down ...
Execute       set_default_model reset_down 
Execute       cdfg_preprocess -model reset_down 
Execute       rtl_gen_preprocess reset_down 
INFO-FLOW: Preprocessing Module: shift_right_small_st ...
Execute       set_default_model shift_right_small_st 
Execute       cdfg_preprocess -model shift_right_small_st 
Execute       rtl_gen_preprocess shift_right_small_st 
INFO-FLOW: Preprocessing Module: shift_right_stride ...
Execute       set_default_model shift_right_stride 
Execute       cdfg_preprocess -model shift_right_stride 
Execute       rtl_gen_preprocess shift_right_stride 
INFO-FLOW: Preprocessing Module: Loop_1_proc124 ...
Execute       set_default_model Loop_1_proc124 
Execute       cdfg_preprocess -model Loop_1_proc124 
Execute       rtl_gen_preprocess Loop_1_proc124 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 180.71 seconds; current allocated memory: 340.011 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 340.054 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reset_down 
Execute       schedule -model reset_down 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reset_down'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('data_V_addr_155_write_ln304', firmware/nnet_utils/nnet_conv2d_large.h:304) of constant <constant:_ssdm_op_Write.bram.i336> on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 74, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.28 sec.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 341.271 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.verbose.sched.rpt 
Command       syn_report done; 0.81 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.sched.adb -f 
Command       db_write done; 0.64 sec.
INFO-FLOW: Finish scheduling reset_down.
Execute       set_default_model reset_down 
Execute       bind -model reset_down 
BIND OPTION: model=reset_down
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 342.521 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.verbose.bind.rpt 
Command       syn_report done; 0.8 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.bind.adb -f 
Command       db_write done; 0.64 sec.
INFO-FLOW: Finish binding reset_down.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_small_st 
Execute       schedule -model shift_right_small_st 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small_st'.
WARNING: [SCHED 204-68] The II Violation in module 'shift_right_small_st' (Function: shift_right_small_st): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_write_ln261', firmware/nnet_utils/nnet_conv2d_large.h:261) of constant <constant:_ssdm_op_Write.bram.i336> on array 'data_V' and 'load' operation ('data_V_load', firmware/nnet_utils/nnet_conv2d_large.h:261) on array 'data_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_V_load_4', firmware/nnet_utils/nnet_conv2d_large.h:261) on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 119, Depth = 119.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.3 sec.
INFO: [HLS 200-111]  Elapsed time: 4.77 seconds; current allocated memory: 344.734 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.verbose.sched.rpt 
Command       syn_report done; 1.69 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.sched.adb -f 
Command       db_write done; 1.3 sec.
INFO-FLOW: Finish scheduling shift_right_small_st.
Execute       set_default_model shift_right_small_st 
Execute       bind -model shift_right_small_st 
BIND OPTION: model=shift_right_small_st
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 347.422 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.verbose.bind.rpt 
Command       syn_report done; 1.7 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.bind.adb -f 
Command       db_write done; 1.31 sec.
INFO-FLOW: Finish binding shift_right_small_st.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_stride 
Execute       schedule -model shift_right_stride 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 119, Depth = 119.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 347.689 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.verbose.sched.rpt 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.sched.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling shift_right_stride.
Execute       set_default_model shift_right_stride 
Execute       bind -model shift_right_stride 
BIND OPTION: model=shift_right_stride
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 348.023 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.verbose.bind.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding shift_right_stride.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc124 
Execute       schedule -model Loop_1_proc124 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 348.965 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
Command       syn_report done; 0.64 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.sched.adb -f 
Command       db_write done; 0.58 sec.
INFO-FLOW: Finish scheduling Loop_1_proc124.
Execute       set_default_model Loop_1_proc124 
Execute       bind -model Loop_1_proc124 
BIND OPTION: model=Loop_1_proc124
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 350.272 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.verbose.bind.rpt 
Command       syn_report done; 0.77 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.bind.adb -f 
Command       db_write done; 0.59 sec.
INFO-FLOW: Finish binding Loop_1_proc124.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 350.420 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 350.522 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess reset_down 
Execute       rtl_gen_preprocess shift_right_small_st 
Execute       rtl_gen_preprocess shift_right_stride 
Execute       rtl_gen_preprocess Loop_1_proc124 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 350.706 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/Block_proc 
Execute       syn_report -csynth -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute       db_write -model Block__proc -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute       gen_tb_info Block__proc -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model reset_down -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_down'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 352.362 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl reset_down -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/reset_down -synmodules Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject 
Execute       gen_rtl reset_down -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/reset_down 
Execute       gen_rtl reset_down -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/reset_down 
Execute       syn_report -csynth -model reset_down -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/reset_down_csynth.rpt 
Execute       syn_report -rtlxml -model reset_down -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/reset_down_csynth.xml 
Execute       syn_report -verbosereport -model reset_down -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.verbose.rpt 
Command       syn_report done; 0.81 sec.
Execute       db_write -model reset_down -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.adb 
Command       db_write done; 0.67 sec.
Execute       gen_tb_info reset_down -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_small_st -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small_st'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 360.557 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_small_st -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_small_st -synmodules Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject 
Execute       gen_rtl shift_right_small_st -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_small_st 
Execute       gen_rtl shift_right_small_st -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_small_st 
Execute       syn_report -csynth -model shift_right_small_st -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_small_st -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_small_st -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.verbose.rpt 
Command       syn_report done; 1.7 sec.
Execute       db_write -model shift_right_small_st -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.adb 
Command       db_write done; 1.37 sec.
Execute       gen_tb_info shift_right_small_st -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_stride -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 371.035 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_stride -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_stride -synmodules Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject 
Execute       gen_rtl shift_right_stride -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_stride 
Execute       gen_rtl shift_right_stride -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_stride 
Execute       syn_report -csynth -model shift_right_stride -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_stride -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_stride -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.verbose.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -model shift_right_stride -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info shift_right_stride -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc124 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc124' is 114695 from HDL expression: ((layer176_out_V_i_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state224))
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_13ns_15ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_13ns_9ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_19ns_11ns_19_23_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc124'.
Command       create_rtl_model done; 1.63 sec.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 375.914 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc124 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/Loop_1_proc124 -synmodules Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject 
Execute       gen_rtl Loop_1_proc124 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/Loop_1_proc124 
Execute       gen_rtl Loop_1_proc124 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/Loop_1_proc124 
Command       gen_rtl done; 0.67 sec.
Execute       syn_report -csynth -model Loop_1_proc124 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Loop_1_proc124_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_1_proc124 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Loop_1_proc124_csynth.xml 
Execute       syn_report -verbosereport -model Loop_1_proc124 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.verbose.rpt 
Command       syn_report done; 0.82 sec.
Execute       db_write -model Loop_1_proc124 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.adb 
Command       db_write done; 0.71 sec.
Execute       gen_tb_info Loop_1_proc124 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/gpu_0_data_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer176_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 379.674 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model myproject -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info myproject -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject 
Execute       export_constraint_db -f -tool general -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command       syn_report done; 0.12 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [reset_down] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right_small_st] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right_stride] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_1_proc124] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.compgen.tcl 
INFO-FLOW: Found component myproject_urem_19ns_11ns_19_23_seq_1.
INFO-FLOW: Append model myproject_urem_19ns_11ns_19_23_seq_1
INFO-FLOW: Found component myproject_urem_13ns_9ns_13_17_seq_1.
INFO-FLOW: Append model myproject_urem_13ns_9ns_13_17_seq_1
INFO-FLOW: Found component myproject_mul_mul_13ns_15ns_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_13ns_15ns_28_1_1
INFO-FLOW: Found component Loop_1_proc124_layer2_in_row_V.
INFO-FLOW: Append model Loop_1_proc124_layer2_in_row_V
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model reset_down
INFO-FLOW: Append model shift_right_small_st
INFO-FLOW: Append model shift_right_stride
INFO-FLOW: Append model Loop_1_proc124
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_urem_19ns_11ns_19_23_seq_1 myproject_urem_13ns_9ns_13_17_seq_1 myproject_mul_mul_13ns_15ns_28_1_1 Loop_1_proc124_layer2_in_row_V Block_proc reset_down shift_right_small_st shift_right_stride Loop_1_proc124 myproject
INFO-FLOW: To file: write model myproject_urem_19ns_11ns_19_23_seq_1
INFO-FLOW: To file: write model myproject_urem_13ns_9ns_13_17_seq_1
INFO-FLOW: To file: write model myproject_mul_mul_13ns_15ns_28_1_1
INFO-FLOW: To file: write model Loop_1_proc124_layer2_in_row_V
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model reset_down
INFO-FLOW: To file: write model shift_right_small_st
INFO-FLOW: To file: write model shift_right_stride
INFO-FLOW: To file: write model Loop_1_proc124
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_19ns_11ns_19_23_seq_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_13ns_9ns_13_17_seq_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Loop_1_proc124_layer2_in_row_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=10 #gSsdmPorts=10
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc124.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:27 ; elapsed = 00:04:31 . Memory (MB): peak = 1307.773 ; gain = 519.336 ; free physical = 6986 ; free virtual = 104240
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 90.04 sec.
Command   csynth_design done; 200.32 sec.
Execute   add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 23:32:02 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 73.15 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 75.78 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.55 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 3.53 sec.
INFO-FLOW: Done: GCC PP time: 8.4 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.81 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.2 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.8 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 4.2 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.83 sec.
Command       tidy_31 done; 7.15 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.95 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 3.66 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.3 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 5122 ; free virtual = 102373
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 5122 ; free virtual = 102373
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.33 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.82 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:280).
Command         transform done; 54.89 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:49 ; elapsed = 00:02:50 . Memory (MB): peak = 1115.531 ; gain = 327.094 ; free physical = 4549 ; free virtual = 101800
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:182->firmware/nnet_utils/nnet_dense_large.h:280) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, (nnet::Pool_Op)0>' into 'nnet::pooling2d_filt_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_pooling.h:138) automatically.
Command         transform done; 0.46 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:49 ; elapsed = 00:02:51 . Memory (MB): peak = 1118.996 ; gain = 330.559 ; free physical = 4481 ; free virtual = 101731
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop1' (firmware/myproject.cpp:214) in function 'myproject' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_large.h:279:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_large.h:257:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:208:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:73:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:58:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:153) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:279:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:257:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:257) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_large.h:300:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:300:46).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/myproject.cpp:216) in function 'myproject' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:284) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:285) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:286) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:259) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:260) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:266) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:267) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:269) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:210) in function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:78) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_batchnorm.h:80) in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:133) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:161) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:167) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:180) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:284) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:285) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:286) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:257) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:259) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:260) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:266) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:267) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:269) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:301) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:302) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:303) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:301) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:302) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:303) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [XFORM 203-131] Reshaping array 'gpu_0_data_0.V' (firmware/myproject.cpp:77) in dimension 1 with a block factor of 224.
INFO: [XFORM 203-131] Reshaping array 'layer2_out.V' (firmware/myproject.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer2_in_row.V' (firmware/myproject.cpp:158) in dimension 1 with a block factor of 21.
INFO: [XFORM 203-131] Reshaping array 'layer2_in.V' (firmware/myproject.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer3_out.V' (firmware/myproject.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer4_out.V' (firmware/myproject.cpp:172) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer5_out.V' (firmware/myproject.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer5_in.V' (firmware/myproject.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer6_out.V' (firmware/myproject.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer6_in_row.V' (firmware/myproject.cpp:188) in dimension 1 with a block factor of 64.
INFO: [XFORM 203-131] Reshaping array 'layer6_in.V' (firmware/myproject.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer7_out.V' (firmware/myproject.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer8_out.V' (firmware/myproject.cpp:199) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer9_out.V' (firmware/myproject.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer9_in_row.V' (firmware/myproject.cpp:205) in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:281) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:129) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:281) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer176_out.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:281) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:281) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 's3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:182->firmware/nnet_utils/nnet_dense_large.h:280) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, (nnet::Pool_Op)0>' into 'nnet::pooling2d_filt_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_pooling.h:138) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' by setting 'scale[0].V' to 's3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' by setting 'scale[1].V' to 's3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0' by setting 'scale[2].V' to 's3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0' by setting 'scale[3].V' to 's3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0' by setting 'scale[4].V' to 's3.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0' by setting 'scale[5].V' to 's3.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0' by setting 'scale[6].V' to 's3.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0' by setting 'scale[7].V' to 's3.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0' by setting 'scale[8].V' to 's3.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0' by setting 'scale[9].V' to 's3.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[10].V' to 's3.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[11].V' to 's3.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[12].V' to 's3.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[13].V' to 's3.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[14].V' to 's3.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[15].V' to 's3.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[16].V' to 's3.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[17].V' to 's3.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[18].V' to 's3.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[19].V' to 's3.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[20].V' to 's3.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[21].V' to 's3.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[22].V' to 's3.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[23].V' to 's3.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[24].V' to 's3.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[25].V' to 's3.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[26].V' to 's3.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[27].V' to 's3.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[28].V' to 's3.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[29].V' to 's3.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[30].V' to 's3.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[31].V' to 's3.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[32].V' to 's3.V.32'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[33].V' to 's3.V.33'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[34].V' to 's3.V.34'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[35].V' to 's3.V.35'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[36].V' to 's3.V.36'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[37].V' to 's3.V.37'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[38].V' to 's3.V.38'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[39].V' to 's3.V.39'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[40].V' to 's3.V.40'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[41].V' to 's3.V.41'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[42].V' to 's3.V.42'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[43].V' to 's3.V.43'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[44].V' to 's3.V.44'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[45].V' to 's3.V.45'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[46].V' to 's3.V.46'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[47].V' to 's3.V.47'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[48].V' to 's3.V.48'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[49].V' to 's3.V.49'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[50].V' to 's3.V.50'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[51].V' to 's3.V.51'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[52].V' to 's3.V.52'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[53].V' to 's3.V.53'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[54].V' to 's3.V.54'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[55].V' to 's3.V.55'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[56].V' to 's3.V.56'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[57].V' to 's3.V.57'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[58].V' to 's3.V.58'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[59].V' to 's3.V.59'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[60].V' to 's3.V.60'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[61].V' to 's3.V.61'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[62].V' to 's3.V.62'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[63].V' to 's3.V.63'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[0].V' to 'b3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[1].V' to 'b3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[2].V' to 'b3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[3].V' to 'b3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[4].V' to 'b3.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[5].V' to 'b3.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[6].V' to 'b3.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[7].V' to 'b3.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[8].V' to 'b3.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[9].V' to 'b3.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[10].V' to 'b3.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[11].V' to 'b3.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[12].V' to 'b3.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[13].V' to 'b3.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[14].V' to 'b3.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[15].V' to 'b3.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[16].V' to 'b3.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[17].V' to 'b3.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[18].V' to 'b3.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[19].V' to 'b3.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[20].V' to 'b3.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[21].V' to 'b3.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[22].V' to 'b3.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[23].V' to 'b3.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[24].V' to 'b3.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[25].V' to 'b3.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[26].V' to 'b3.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[27].V' to 'b3.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[28].V' to 'b3.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[29].V' to 'b3.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[30].V' to 'b3.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[31].V' to 'b3.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[32].V' to 'b3.V.32'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[33].V' to 'b3.V.33'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[34].V' to 'b3.V.34'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[35].V' to 'b3.V.35'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[36].V' to 'b3.V.36'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[37].V' to 'b3.V.37'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[38].V' to 'b3.V.38'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[39].V' to 'b3.V.39'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[40].V' to 'b3.V.40'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[41].V' to 'b3.V.41'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[42].V' to 'b3.V.42'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[43].V' to 'b3.V.43'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[44].V' to 'b3.V.44'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[45].V' to 'b3.V.45'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[46].V' to 'b3.V.46'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[47].V' to 'b3.V.47'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[48].V' to 'b3.V.48'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[49].V' to 'b3.V.49'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[50].V' to 'b3.V.50'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[51].V' to 'b3.V.51'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[52].V' to 'b3.V.52'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[53].V' to 'b3.V.53'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[54].V' to 'b3.V.54'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[55].V' to 'b3.V.55'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[56].V' to 'b3.V.56'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[57].V' to 'b3.V.57'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[58].V' to 'b3.V.58'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[59].V' to 'b3.V.59'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[60].V' to 'b3.V.60'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[61].V' to 'b3.V.61'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[62].V' to 'b3.V.62'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[63].V' to 'b3.V.63'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject.cpp:211) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block__proc'
	 'Loop_1_proc179'.
Command         transform done; 61.6 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 9.37 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:00 ; elapsed = 00:04:02 . Memory (MB): peak = 1118.996 ; gain = 330.559 ; free physical = 4359 ; free virtual = 101610
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' in function 'Loop_1_proc179' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' in function 'Loop_1_proc179' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' in function 'Loop_1_proc179' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (firmware/myproject.cpp:211:21) in function 'Loop_1_proc179' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'shift_right_stride' (firmware/nnet_utils/nnet_conv2d_large.h:279:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'shift_right_stride.1' (firmware/nnet_utils/nnet_conv2d_large.h:279:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'shift_right_small_st' (firmware/nnet_utils/nnet_conv2d_large.h:257:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.1' to 'shift_right_small_st.1' (firmware/nnet_utils/nnet_conv2d_large.h:261:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'reset_down' (firmware/nnet_utils/nnet_conv2d_large.h:300:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_filt_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'pooling2d_filt_cl' (firmware/nnet_utils/nnet_pooling.h:11:25)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'fill_entry' (firmware/nnet_utils/nnet_conv2d_large.h:208:1)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:261:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:270:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:304:2)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2_in_row.V' (firmware/myproject.cpp:217:10)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i32.i32.i16.i32.i32' (firmware/nnet_utils/nnet_conv2d_large.h:287:2) in function 'shift_right_stride' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i6144.i6144.i32.i32.i32' (firmware/nnet_utils/nnet_conv2d_large.h:287:2) in function 'shift_right_stride' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i32.i16.i16' (firmware/nnet_utils/nnet_conv2d_large.h:287:2) in function 'shift_right_stride' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i32.i32.i16.i32.i32' (firmware/nnet_utils/nnet_conv2d_large.h:287:2) in function 'shift_right_stride.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i672.i672.i32.i32.i32' (firmware/nnet_utils/nnet_conv2d_large.h:287:2) in function 'shift_right_stride.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i32.i16.i16' (firmware/nnet_utils/nnet_conv2d_large.h:287:2) in function 'shift_right_stride.1' and propagating its result(s) since all actual argument(s) to the function are constants.
Command         transform done; 12.77 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:13 ; elapsed = 00:04:15 . Memory (MB): peak = 1304.562 ; gain = 516.125 ; free physical = 3944 ; free virtual = 101195
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 141.4 sec.
Command     elaborate done; 177.27 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_small_st.1' to 'shift_right_small_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride.1' to 'shift_right_stride_1'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_vld' on port 'gpu_0_data_0_V' changing to the default 'ap_memory' mode.
Execute       preproc_iomode -model Loop_1_proc179 
Execute       preproc_iomode -model pooling2d_filt_cl 
Execute       preproc_iomode -model shift_right_stride 
Execute       preproc_iomode -model shift_right_small_st 
Execute       preproc_iomode -model fill_entry 
Execute       preproc_iomode -model shift_right_stride.1 
Execute       preproc_iomode -model shift_right_small_st.1 
Execute       preproc_iomode -model reset_down 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : reset_down ...
Execute       set_default_model reset_down 
Execute       apply_spec_resource_limit reset_down 
INFO-FLOW: Configuring Module : shift_right_small_st.1 ...
Execute       set_default_model shift_right_small_st.1 
Execute       apply_spec_resource_limit shift_right_small_st.1 
INFO-FLOW: Configuring Module : shift_right_stride.1 ...
Execute       set_default_model shift_right_stride.1 
Execute       apply_spec_resource_limit shift_right_stride.1 
INFO-FLOW: Configuring Module : fill_entry ...
Execute       set_default_model fill_entry 
Execute       apply_spec_resource_limit fill_entry 
INFO-FLOW: Configuring Module : shift_right_small_st ...
Execute       set_default_model shift_right_small_st 
Execute       apply_spec_resource_limit shift_right_small_st 
INFO-FLOW: Configuring Module : shift_right_stride ...
Execute       set_default_model shift_right_stride 
Execute       apply_spec_resource_limit shift_right_stride 
INFO-FLOW: Configuring Module : pooling2d_filt_cl ...
Execute       set_default_model pooling2d_filt_cl 
Execute       apply_spec_resource_limit pooling2d_filt_cl 
INFO-FLOW: Configuring Module : Loop_1_proc179 ...
Execute       set_default_model Loop_1_proc179 
Execute       apply_spec_resource_limit Loop_1_proc179 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: reset_down ...
Execute       set_default_model reset_down 
Execute       cdfg_preprocess -model reset_down 
Execute       rtl_gen_preprocess reset_down 
INFO-FLOW: Preprocessing Module: shift_right_small_st.1 ...
Execute       set_default_model shift_right_small_st.1 
Execute       cdfg_preprocess -model shift_right_small_st.1 
Execute       rtl_gen_preprocess shift_right_small_st.1 
INFO-FLOW: Preprocessing Module: shift_right_stride.1 ...
Execute       set_default_model shift_right_stride.1 
Execute       cdfg_preprocess -model shift_right_stride.1 
Execute       rtl_gen_preprocess shift_right_stride.1 
INFO-FLOW: Preprocessing Module: fill_entry ...
Execute       set_default_model fill_entry 
Execute       cdfg_preprocess -model fill_entry 
Execute       rtl_gen_preprocess fill_entry 
INFO-FLOW: Preprocessing Module: shift_right_small_st ...
Execute       set_default_model shift_right_small_st 
Execute       cdfg_preprocess -model shift_right_small_st 
Command       cdfg_preprocess done; 0.12 sec.
Execute       rtl_gen_preprocess shift_right_small_st 
INFO-FLOW: Preprocessing Module: shift_right_stride ...
Execute       set_default_model shift_right_stride 
Execute       cdfg_preprocess -model shift_right_stride 
Execute       rtl_gen_preprocess shift_right_stride 
INFO-FLOW: Preprocessing Module: pooling2d_filt_cl ...
Execute       set_default_model pooling2d_filt_cl 
Execute       cdfg_preprocess -model pooling2d_filt_cl 
Execute       rtl_gen_preprocess pooling2d_filt_cl 
INFO-FLOW: Preprocessing Module: Loop_1_proc179 ...
Execute       set_default_model Loop_1_proc179 
Execute       cdfg_preprocess -model Loop_1_proc179 
Execute       rtl_gen_preprocess Loop_1_proc179 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 254.98 seconds; current allocated memory: 389.880 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 389.924 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reset_down 
Execute       schedule -model reset_down 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reset_down'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('data_V_addr_580_write_ln304', firmware/nnet_utils/nnet_conv2d_large.h:304) of constant <constant:_ssdm_op_Write.bram.i336> on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 74, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.28 sec.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 391.126 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.verbose.sched.rpt 
Command       syn_report done; 0.94 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.sched.adb -f 
Command       db_write done; 0.75 sec.
INFO-FLOW: Finish scheduling reset_down.
Execute       set_default_model reset_down 
Execute       bind -model reset_down 
BIND OPTION: model=reset_down
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 392.320 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.verbose.bind.rpt 
Command       syn_report done; 0.91 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.bind.adb -f 
Command       db_write done; 0.76 sec.
INFO-FLOW: Finish binding reset_down.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_small_st.1 
Execute       schedule -model shift_right_small_st.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small_st.1'.
WARNING: [SCHED 204-68] The II Violation in module 'shift_right_small_st_1' (Function: shift_right_small_st.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_write_ln261', firmware/nnet_utils/nnet_conv2d_large.h:261) of constant <constant:_ssdm_op_Write.bram.i336> on array 'data_V' and 'load' operation ('data_V_load', firmware/nnet_utils/nnet_conv2d_large.h:261) on array 'data_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_V_load_4', firmware/nnet_utils/nnet_conv2d_large.h:261) on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 119, Depth = 119.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.37 sec.
INFO: [HLS 200-111]  Elapsed time: 5.05 seconds; current allocated memory: 394.523 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.verbose.sched.rpt 
Command       syn_report done; 1.94 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.sched.adb -f 
Command       db_write done; 1.52 sec.
INFO-FLOW: Finish scheduling shift_right_small_st.1.
Execute       set_default_model shift_right_small_st.1 
Execute       bind -model shift_right_small_st.1 
BIND OPTION: model=shift_right_small_st.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 3.7 seconds; current allocated memory: 397.089 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.verbose.bind.rpt 
Command       syn_report done; 1.94 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.bind.adb -f 
Command       db_write done; 1.53 sec.
INFO-FLOW: Finish binding shift_right_small_st.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_stride.1 
Execute       schedule -model shift_right_stride.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 119, Depth = 119.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.51 seconds; current allocated memory: 397.351 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.verbose.sched.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.sched.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling shift_right_stride.1.
Execute       set_default_model shift_right_stride.1 
Execute       bind -model shift_right_stride.1 
BIND OPTION: model=shift_right_stride.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 397.653 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.verbose.bind.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding shift_right_stride.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_entry' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fill_entry 
Execute       schedule -model fill_entry 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_entry'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('data_V_addr_726_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant 0 on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 397.774 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.sched.adb -f 
INFO-FLOW: Finish scheduling fill_entry.
Execute       set_default_model fill_entry 
Execute       bind -model fill_entry 
BIND OPTION: model=fill_entry
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 397.855 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.bind.adb -f 
INFO-FLOW: Finish binding fill_entry.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_small_st 
Execute       schedule -model shift_right_small_st 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small_st'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_V_load_2', firmware/nnet_utils/nnet_conv2d_large.h:261) on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 39.51 sec.
INFO: [HLS 200-111]  Elapsed time: 39.61 seconds; current allocated memory: 402.055 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.verbose.sched.rpt 
Command       syn_report done; 4.02 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.sched.adb -f 
Command       db_write done; 2.93 sec.
INFO-FLOW: Finish scheduling shift_right_small_st.
Execute       set_default_model shift_right_small_st 
Execute       bind -model shift_right_small_st 
BIND OPTION: model=shift_right_small_st
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.71 sec.
INFO: [HLS 200-111]  Elapsed time: 7.67 seconds; current allocated memory: 408.516 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.verbose.bind.rpt 
Command       syn_report done; 3.94 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.bind.adb -f 
Command       db_write done; 2.93 sec.
INFO-FLOW: Finish binding shift_right_small_st.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_stride 
Execute       schedule -model shift_right_stride 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'shift_right_small_st' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.91 seconds; current allocated memory: 408.531 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.sched.adb -f 
INFO-FLOW: Finish scheduling shift_right_stride.
Execute       set_default_model shift_right_stride 
Execute       bind -model shift_right_stride 
BIND OPTION: model=shift_right_stride
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 408.571 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.bind.adb -f 
INFO-FLOW: Finish binding shift_right_stride.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_filt_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling2d_filt_cl 
Execute       schedule -model pooling2d_filt_cl 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 408.805 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.sched.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling pooling2d_filt_cl.
Execute       set_default_model pooling2d_filt_cl 
Execute       bind -model pooling2d_filt_cl 
BIND OPTION: model=pooling2d_filt_cl
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 409.139 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.verbose.bind.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding pooling2d_filt_cl.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc179 
Execute       schedule -model Loop_1_proc179 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('gpu_0_data_0_V_load_2', firmware/myproject.cpp:217) on array 'gpu_0_data_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'gpu_0_data_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.74 sec.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 410.584 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.verbose.sched.rpt 
Command       syn_report done; 1.65 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.sched.adb -f 
Command       db_write done; 1.11 sec.
INFO-FLOW: Finish scheduling Loop_1_proc179.
Execute       set_default_model Loop_1_proc179 
Execute       bind -model Loop_1_proc179 
BIND OPTION: model=Loop_1_proc179
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.76 sec.
INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 412.809 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.verbose.bind.rpt 
Command       syn_report done; 1.51 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.bind.adb -f 
Command       db_write done; 0.99 sec.
INFO-FLOW: Finish binding Loop_1_proc179.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 413.095 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 413.250 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess reset_down 
Execute       rtl_gen_preprocess shift_right_small_st.1 
Execute       rtl_gen_preprocess shift_right_stride.1 
Execute       rtl_gen_preprocess fill_entry 
Execute       rtl_gen_preprocess shift_right_small_st 
Execute       rtl_gen_preprocess shift_right_stride 
Execute       rtl_gen_preprocess pooling2d_filt_cl 
Execute       rtl_gen_preprocess Loop_1_proc179 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 413.503 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/Block_proc 
Execute       syn_report -csynth -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute       db_write -model Block__proc -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute       gen_tb_info Block__proc -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model reset_down -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_down'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 415.156 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl reset_down -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/reset_down -synmodules Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject 
Execute       gen_rtl reset_down -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/reset_down 
Execute       gen_rtl reset_down -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/reset_down 
Execute       syn_report -csynth -model reset_down -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/reset_down_csynth.rpt 
Execute       syn_report -rtlxml -model reset_down -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/reset_down_csynth.xml 
Execute       syn_report -verbosereport -model reset_down -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.verbose.rpt 
Command       syn_report done; 0.88 sec.
Execute       db_write -model reset_down -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.adb 
Command       db_write done; 0.74 sec.
Execute       gen_tb_info reset_down -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_small_st.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small_st_1'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 423.286 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_small_st.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_small_st_1 -synmodules Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject 
Execute       gen_rtl shift_right_small_st.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_small_st_1 
Execute       gen_rtl shift_right_small_st.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_small_st_1 
Execute       syn_report -csynth -model shift_right_small_st.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_1_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_small_st.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_1_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_small_st.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.verbose.rpt 
Command       syn_report done; 1.86 sec.
Execute       db_write -model shift_right_small_st.1 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.adb 
Command       db_write done; 1.56 sec.
Execute       gen_tb_info shift_right_small_st.1 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_stride.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 3.7 seconds; current allocated memory: 433.825 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_stride.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_stride_1 -synmodules Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject 
Execute       gen_rtl shift_right_stride.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_stride_1 
Execute       gen_rtl shift_right_stride.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_stride_1 
Execute       syn_report -csynth -model shift_right_stride.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_1_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_stride.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_1_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_stride.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.verbose.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -model shift_right_stride.1 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.adb 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info shift_right_stride.1 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_entry' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fill_entry -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_entry'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 434.343 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl fill_entry -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/fill_entry -synmodules Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject 
Execute       gen_rtl fill_entry -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/fill_entry 
Execute       gen_rtl fill_entry -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/fill_entry 
Execute       syn_report -csynth -model fill_entry -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/fill_entry_csynth.rpt 
Execute       syn_report -rtlxml -model fill_entry -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/fill_entry_csynth.xml 
Execute       syn_report -verbosereport -model fill_entry -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.verbose.rpt 
Execute       db_write -model fill_entry -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.adb 
Execute       gen_tb_info fill_entry -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_small_st -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small_st'.
Command       create_rtl_model done; 0.94 sec.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 445.411 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_small_st -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_small_st -synmodules Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject 
Execute       gen_rtl shift_right_small_st -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_small_st 
Execute       gen_rtl shift_right_small_st -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_small_st 
Execute       syn_report -csynth -model shift_right_small_st -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_small_st -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_small_st -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.verbose.rpt 
Command       syn_report done; 3.46 sec.
Execute       db_write -model shift_right_small_st -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.adb 
Command       db_write done; 2.7 sec.
Execute       gen_tb_info shift_right_small_st -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_stride -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride'.
INFO: [HLS 200-111]  Elapsed time: 6.5 seconds; current allocated memory: 466.278 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_stride -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_stride -synmodules Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject 
Execute       gen_rtl shift_right_stride -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_stride 
Execute       gen_rtl shift_right_stride -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_stride 
Execute       syn_report -csynth -model shift_right_stride -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_stride -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_stride -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.verbose.rpt 
Execute       db_write -model shift_right_stride -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.adb 
Execute       gen_tb_info shift_right_stride -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_filt_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pooling2d_filt_cl -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_filt_cl'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 466.938 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling2d_filt_cl -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/pooling2d_filt_cl -synmodules Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject 
Execute       gen_rtl pooling2d_filt_cl -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/pooling2d_filt_cl 
Execute       gen_rtl pooling2d_filt_cl -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/pooling2d_filt_cl 
Execute       syn_report -csynth -model pooling2d_filt_cl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/pooling2d_filt_cl_csynth.rpt 
Execute       syn_report -rtlxml -model pooling2d_filt_cl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/pooling2d_filt_cl_csynth.xml 
Execute       syn_report -verbosereport -model pooling2d_filt_cl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.verbose.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -model pooling2d_filt_cl -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.adb 
Command       db_write done; 0.27 sec.
Execute       gen_tb_info pooling2d_filt_cl -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc179 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc179' is 114695 from HDL expression: ((layer176_out_V_i_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state225))
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12ns_14ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18ns_20ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_12ns_9ns_12_16_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_18s_11ns_18_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_19ns_11ns_19_23_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc179'.
Command       create_rtl_model done; 1.76 sec.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 473.793 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc179 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/Loop_1_proc179 -synmodules Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject 
Execute       gen_rtl Loop_1_proc179 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/Loop_1_proc179 
Execute       gen_rtl Loop_1_proc179 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/Loop_1_proc179 
Command       gen_rtl done; 0.68 sec.
Execute       syn_report -csynth -model Loop_1_proc179 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Loop_1_proc179_csynth.rpt 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model Loop_1_proc179 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Loop_1_proc179_csynth.xml 
Execute       syn_report -verbosereport -model Loop_1_proc179 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.verbose.rpt 
Command       syn_report done; 1.61 sec.
Execute       db_write -model Loop_1_proc179 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.adb 
Command       db_write done; 1.24 sec.
Execute       gen_tb_info Loop_1_proc179 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/gpu_0_data_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer176_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 479.535 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 0.37 sec.
Execute       db_write -model myproject -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 0.17 sec.
Execute       gen_tb_info myproject -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject 
Execute       export_constraint_db -f -tool general -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command       syn_report done; 0.27 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc reset_down shift_right_small_st.1 shift_right_stride.1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [reset_down] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right_small_st_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right_stride_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
INFO-FLOW: Handling components in module [fill_entry] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right_small_st] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right_stride] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_filt_cl] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
INFO-FLOW: Found component pooling2d_filt_cl_pool_V.
INFO-FLOW: Append model pooling2d_filt_cl_pool_V
INFO-FLOW: Handling components in module [Loop_1_proc179] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.compgen.tcl 
INFO-FLOW: Found component myproject_urem_12ns_9ns_12_16_1.
INFO-FLOW: Append model myproject_urem_12ns_9ns_12_16_1
INFO-FLOW: Found component myproject_urem_18s_11ns_18_22_1.
INFO-FLOW: Append model myproject_urem_18s_11ns_18_22_1
INFO-FLOW: Found component myproject_urem_19ns_11ns_19_23_1.
INFO-FLOW: Append model myproject_urem_19ns_11ns_19_23_1
INFO-FLOW: Found component myproject_mul_mul_18ns_20ns_38_1_1.
INFO-FLOW: Append model myproject_mul_mul_18ns_20ns_38_1_1
INFO-FLOW: Found component myproject_mul_mul_12ns_14ns_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_12ns_14ns_26_1_1
INFO-FLOW: Found component Loop_1_proc179_layer2_in_row_V.
INFO-FLOW: Append model Loop_1_proc179_layer2_in_row_V
INFO-FLOW: Found component Loop_1_proc179_layer5_in_row_V.
INFO-FLOW: Append model Loop_1_proc179_layer5_in_row_V
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model reset_down
INFO-FLOW: Append model shift_right_small_st_1
INFO-FLOW: Append model shift_right_stride_1
INFO-FLOW: Append model fill_entry
INFO-FLOW: Append model shift_right_small_st
INFO-FLOW: Append model shift_right_stride
INFO-FLOW: Append model pooling2d_filt_cl
INFO-FLOW: Append model Loop_1_proc179
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pooling2d_filt_cl_pool_V myproject_urem_12ns_9ns_12_16_1 myproject_urem_18s_11ns_18_22_1 myproject_urem_19ns_11ns_19_23_1 myproject_mul_mul_18ns_20ns_38_1_1 myproject_mul_mul_12ns_14ns_26_1_1 Loop_1_proc179_layer2_in_row_V Loop_1_proc179_layer5_in_row_V Block_proc reset_down shift_right_small_st_1 shift_right_stride_1 fill_entry shift_right_small_st shift_right_stride pooling2d_filt_cl Loop_1_proc179 myproject
INFO-FLOW: To file: write model pooling2d_filt_cl_pool_V
INFO-FLOW: To file: write model myproject_urem_12ns_9ns_12_16_1
INFO-FLOW: To file: write model myproject_urem_18s_11ns_18_22_1
INFO-FLOW: To file: write model myproject_urem_19ns_11ns_19_23_1
INFO-FLOW: To file: write model myproject_mul_mul_18ns_20ns_38_1_1
INFO-FLOW: To file: write model myproject_mul_mul_12ns_14ns_26_1_1
INFO-FLOW: To file: write model Loop_1_proc179_layer2_in_row_V
INFO-FLOW: To file: write model Loop_1_proc179_layer5_in_row_V
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model reset_down
INFO-FLOW: To file: write model shift_right_small_st_1
INFO-FLOW: To file: write model shift_right_stride_1
INFO-FLOW: To file: write model fill_entry
INFO-FLOW: To file: write model shift_right_small_st
INFO-FLOW: To file: write model shift_right_stride
INFO-FLOW: To file: write model pooling2d_filt_cl
INFO-FLOW: To file: write model Loop_1_proc179
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'pooling2d_filt_cl_pool_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_12ns_9ns_12_16_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_18s_11ns_18_22_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_19ns_11ns_19_23_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Loop_1_proc179_layer2_in_row_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Loop_1_proc179_layer5_in_row_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=18 #gSsdmPorts=10
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc179.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:50 ; elapsed = 00:06:57 . Memory (MB): peak = 1388.578 ; gain = 600.141 ; free physical = 3093 ; free virtual = 100379
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 162.5 sec.
Command   csynth_design done; 339.78 sec.
Execute   add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 23:43:24 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 342.43 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 345.12 sec.
Command ap_source done; error code: 1; 346.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Sun Dec 15 23:53:16 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 94.46 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 97.19 sec.
Command ap_source done; error code: 1; 98.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 00:02:00 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 92.19 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 94.86 sec.
Command ap_source done; error code: 1; 96.31 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 08:36:30 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.63 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.95 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 98.31 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 301.35 sec.
Command ap_source done; error code: 1; 303.49 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 09:09:56 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.9 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.3 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 93.99 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 307.41 sec.
Command ap_source done; error code: 1; 308.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 09:18:41 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 104.91 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 276.83 sec.
Command ap_source done; error code: 1; 278.27 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 09:25:26 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 93.59 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 96.24 sec.
Command ap_source done; error code: 1; 97.71 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 09:34:47 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 93.73 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 96.25 sec.
Command ap_source done; error code: 1; 97.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 09:37:56 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 66.21 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 68.69 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.54 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.28 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 4.11 sec.
INFO-FLOW: Done: GCC PP time: 8.9 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.59 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.87 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.55 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 4.17 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.87 sec.
Command       tidy_31 done; 7.16 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.02 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 3.68 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.32 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 76334 ; free virtual = 136954
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 76334 ; free virtual = 136954
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.32 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.77 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:280).
Command         transform done; 54.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:41 ; elapsed = 00:02:43 . Memory (MB): peak = 1115.531 ; gain = 327.094 ; free physical = 76090 ; free virtual = 136708
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:182->firmware/nnet_utils/nnet_dense_large.h:280) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, (nnet::Pool_Op)0>' into 'nnet::pooling2d_filt_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_pooling.h:138) automatically.
Command         transform done; 0.45 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:42 ; elapsed = 00:02:43 . Memory (MB): peak = 1118.996 ; gain = 330.559 ; free physical = 76088 ; free virtual = 136708
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop1' (firmware/myproject.cpp:214) in function 'myproject' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_large.h:280:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_large.h:258:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:208:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:73:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:58:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:153) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:280:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:258:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:258) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_large.h:301:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:301:46).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/myproject.cpp:216) in function 'myproject' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:285) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:286) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:287) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:260) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:261) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:267) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:268) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:270) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:210) in function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:78) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_batchnorm.h:80) in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:133) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:161) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:167) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:180) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:285) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:286) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:287) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:258) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:260) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 09:42:10 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.57 sec.
Command ap_source done; error code: 1; 2.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 09:43:23 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.86 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.03 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 66.38 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 68.8 sec.
Command ap_source done; error code: 1; 70.21 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 09:45:46 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.89 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.29 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 66.77 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 69.53 sec.
Command ap_source done; error code: 1; 71.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 09:51:24 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.89 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.18 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 66.29 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 253.24 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.61 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.04 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 3.77 sec.
INFO-FLOW: Done: GCC PP time: 8.4 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.88 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.93 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.85 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 4.32 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.67 sec.
Command       tidy_31 done; 7.13 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.52 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 4.23 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.27 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:46 ; elapsed = 00:04:51 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 75938 ; free virtual = 136919
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:46 ; elapsed = 00:04:51 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 75938 ; free virtual = 136919
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.33 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.71 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 09:57:49 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 66.03 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 68.62 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.61 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.08 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:20:
In file included from firmware/myproject.h:27:
In file included from firmware/parameters.h:13:
firmware/nnet_utils/nnet_conv2d_large.h:258:27: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for(unsigned i0 = 0; i0 < CONFIG_T::filt_width-CONFIG_T::stride_width; i0++) {
                       ~~ ^ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
firmware/nnet_utils/nnet_conv2d_large.h:293:3: note: in instantiation of function template specialization 'nnet::shift_right_small_stride<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' requested here
  shift_right_small_stride<data_T,res_T,CONFIG_T>(tmpinput,data);
  ^
firmware/myproject.cpp:238:2: note: in instantiation of function template specialization 'nnet::shift_right_stride<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' requested here
 nnet::shift_right_stride<layer6_t,layer5_t,config6>(i1,layer6_in,layer6_in_row);
 ^
1 warning generated.
Command       clang done; 4.16 sec.
INFO-FLOW: Done: GCC PP time: 8.9 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.44 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.9 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.57 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.84 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.53 sec.
Command       tidy_31 done; 6.49 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.47 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 3.88 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
INFO-FLOW: child killed: interrupt
Command       llvm-ld done; error code: 2; 0.78 sec.
Command     elaborate done; error code: 2; 34 sec.
Command   csynth_design done; error code: 2; 34.01 sec.
Command ap_source done; error code: 1; 104.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 10:09:25 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 93.82 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 284.15 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.55 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.04 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:20:
In file included from firmware/myproject.h:27:
In file included from firmware/parameters.h:13:
firmware/nnet_utils/nnet_conv2d_large.h:259:27: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for(unsigned i0 = 0; i0 < filt_width; i0++) {
                       ~~ ^ ~~~~~~~~~~
firmware/nnet_utils/nnet_conv2d_large.h:294:3: note: in instantiation of function template specialization 'nnet::shift_right_small_stride<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' requested here
  shift_right_small_stride<data_T,res_T,CONFIG_T>(tmpinput,data);
  ^
firmware/myproject.cpp:238:2: note: in instantiation of function template specialization 'nnet::shift_right_stride<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' requested here
 nnet::shift_right_stride<layer6_t,layer5_t,config6>(i1,layer6_in,layer6_in_row);
 ^
1 warning generated.
Command       clang done; 4.15 sec.
INFO-FLOW: Done: GCC PP time: 8.7 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.52 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.96 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.55 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.87 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.98 sec.
Command       tidy_31 done; 6.97 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.26 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 4.09 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.43 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:17 ; elapsed = 00:05:22 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 75160 ; free virtual = 136860
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:17 ; elapsed = 00:05:22 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 75160 ; free virtual = 136860
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.23 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.83 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:269) in function 'void nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(FORWARD_REFERENCE (*) [(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::n_chan)], FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:280).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_large.h:280).
Command         transform done; 54.44 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:06:14 ; elapsed = 00:06:19 . Memory (MB): peak = 1112.562 ; gain = 324.125 ; free physical = 74912 ; free virtual = 136615
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:182->firmware/nnet_utils/nnet_dense_large.h:280) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, (nnet::Pool_Op)0>' into 'nnet::pooling2d_filt_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_pooling.h:138) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:294) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_large.h:182->firmware/nnet_utils/nnet_dense_large.h:280) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
Command         transform done; 0.59 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:06:14 ; elapsed = 00:06:19 . Memory (MB): peak = 1116.008 ; gain = 327.570 ; free physical = 74911 ; free virtual = 136615
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop1' (firmware/myproject.cpp:214) in function 'myproject' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config8>' (firmware/nnet_utils/nnet_activation.h:73:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_batchnorm.h:58:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:153) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:281:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:269:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_large.h:208:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_large.h:281:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_large.h:259:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:208:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:73:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:58:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:153) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:281:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:259:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:259) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_large.h:302:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d_large.h:302:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:302:46).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/myproject.cpp:216) in function 'myproject' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:78) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_batchnorm.h:80) in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:133) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:161) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:167) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:180) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:286) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:287) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 56.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:288) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:271) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 56.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:210) in function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:286) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:287) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:288) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:261) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:262) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:268) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:269) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:271) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:210) in function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:78) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_batchnorm.h:80) in function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:133) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:161) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:167) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:180) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:286) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:287) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:288) in function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:259) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:261) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:262) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d_large.h:268) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:269) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:271) in function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:305) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 56.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:303) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:304) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:305) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:303) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:304) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv2d_large.h:305) in function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 3.
INFO: [XFORM 203-131] Reshaping array 'gpu_0_data_0.V' (firmware/myproject.cpp:77) in dimension 1 with a block factor of 224.
INFO: [XFORM 203-131] Reshaping array 'layer2_out.V' (firmware/myproject.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer2_in_row.V' (firmware/myproject.cpp:158) in dimension 1 with a block factor of 21.
INFO: [XFORM 203-131] Reshaping array 'layer2_in.V' (firmware/myproject.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer3_out.V' (firmware/myproject.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer4_out.V' (firmware/myproject.cpp:172) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer5_out.V' (firmware/myproject.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer5_in.V' (firmware/myproject.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer6_out.V' (firmware/myproject.cpp:185) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer6_in_row.V' (firmware/myproject.cpp:188) in dimension 1 with a block factor of 64.
INFO: [XFORM 203-131] Reshaping array 'layer6_in.V' (firmware/myproject.cpp:192) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer7_out.V' (firmware/myproject.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer8_out.V' (firmware/myproject.cpp:199) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer9_out.V' (firmware/myproject.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer9_in_row.V' (firmware/myproject.cpp:205) in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:129) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:283) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:283) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w2.V'  in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:129) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:283) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer176_out.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:283) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:283) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpinput.V' (firmware/nnet_utils/nnet_conv2d_large.h:283) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 's3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:182->firmware/nnet_utils/nnet_dense_large.h:280) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9>' into 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9, (nnet::Pool_Op)0>' into 'nnet::pooling2d_filt_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_pooling.h:138) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_large.h:182->firmware/nnet_utils/nnet_dense_large.h:280) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_batchnorm.h:70) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0' by setting 'scale[0].V' to 's7.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0' by setting 'scale[1].V' to 's7.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0' by setting 'scale[2].V' to 's7.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0' by setting 'scale[3].V' to 's7.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0' by setting 'scale[4].V' to 's7.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0' by setting 'scale[5].V' to 's7.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0' by setting 'scale[6].V' to 's7.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0' by setting 'scale[7].V' to 's7.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0' by setting 'scale[8].V' to 's7.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0' by setting 'scale[9].V' to 's7.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[10].V' to 's7.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[11].V' to 's7.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[12].V' to 's7.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[13].V' to 's7.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[14].V' to 's7.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[15].V' to 's7.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[16].V' to 's7.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[17].V' to 's7.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[18].V' to 's7.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[19].V' to 's7.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[20].V' to 's7.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[21].V' to 's7.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[22].V' to 's7.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[23].V' to 's7.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[24].V' to 's7.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[25].V' to 's7.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[26].V' to 's7.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[27].V' to 's7.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[28].V' to 's7.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[29].V' to 's7.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[30].V' to 's7.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[31].V' to 's7.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[32].V' to 's7.V.32'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[33].V' to 's7.V.33'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[34].V' to 's7.V.34'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[35].V' to 's7.V.35'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[36].V' to 's7.V.36'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[37].V' to 's7.V.37'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[38].V' to 's7.V.38'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[39].V' to 's7.V.39'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[40].V' to 's7.V.40'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[41].V' to 's7.V.41'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[42].V' to 's7.V.42'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[43].V' to 's7.V.43'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[44].V' to 's7.V.44'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[45].V' to 's7.V.45'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[46].V' to 's7.V.46'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[47].V' to 's7.V.47'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[48].V' to 's7.V.48'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[49].V' to 's7.V.49'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[50].V' to 's7.V.50'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[51].V' to 's7.V.51'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[52].V' to 's7.V.52'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[53].V' to 's7.V.53'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[54].V' to 's7.V.54'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[55].V' to 's7.V.55'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[56].V' to 's7.V.56'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[57].V' to 's7.V.57'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[58].V' to 's7.V.58'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[59].V' to 's7.V.59'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[60].V' to 's7.V.60'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[61].V' to 's7.V.61'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[62].V' to 's7.V.62'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[63].V' to 's7.V.63'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[0].V' to 'b7.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[1].V' to 'b7.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[2].V' to 'b7.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[3].V' to 'b7.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[4].V' to 'b7.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[5].V' to 'b7.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[6].V' to 'b7.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[7].V' to 'b7.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[8].V' to 'b7.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[9].V' to 'b7.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[10].V' to 'b7.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[11].V' to 'b7.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[12].V' to 'b7.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[13].V' to 'b7.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[14].V' to 'b7.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[15].V' to 'b7.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[16].V' to 'b7.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[17].V' to 'b7.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[18].V' to 'b7.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[19].V' to 'b7.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[20].V' to 'b7.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[21].V' to 'b7.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[22].V' to 'b7.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[23].V' to 'b7.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[24].V' to 'b7.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[25].V' to 'b7.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[26].V' to 'b7.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[27].V' to 'b7.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[28].V' to 'b7.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[29].V' to 'b7.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[30].V' to 'b7.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[31].V' to 'b7.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[32].V' to 'b7.V.32'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[33].V' to 'b7.V.33'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[34].V' to 'b7.V.34'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[35].V' to 'b7.V.35'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[36].V' to 'b7.V.36'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[37].V' to 'b7.V.37'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[38].V' to 'b7.V.38'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[39].V' to 'b7.V.39'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[40].V' to 'b7.V.40'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[41].V' to 'b7.V.41'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[42].V' to 'b7.V.42'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[43].V' to 'b7.V.43'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[44].V' to 'b7.V.44'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[45].V' to 'b7.V.45'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[46].V' to 'b7.V.46'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[47].V' to 'b7.V.47'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[48].V' to 'b7.V.48'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[49].V' to 'b7.V.49'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[50].V' to 'b7.V.50'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[51].V' to 'b7.V.51'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[52].V' to 'b7.V.52'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[53].V' to 'b7.V.53'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[54].V' to 'b7.V.54'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[55].V' to 'b7.V.55'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[56].V' to 'b7.V.56'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[57].V' to 'b7.V.57'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[58].V' to 'b7.V.58'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[59].V' to 'b7.V.59'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[60].V' to 'b7.V.60'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[61].V' to 'b7.V.61'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[62].V' to 'b7.V.62'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[63].V' to 'b7.V.63'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' by setting 'scale[0].V' to 's3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' by setting 'scale[1].V' to 's3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0' by setting 'scale[2].V' to 's3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0' by setting 'scale[3].V' to 's3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0' by setting 'scale[4].V' to 's3.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0' by setting 'scale[5].V' to 's3.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0' by setting 'scale[6].V' to 's3.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0' by setting 'scale[7].V' to 's3.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0' by setting 'scale[8].V' to 's3.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0' by setting 'scale[9].V' to 's3.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[10].V' to 's3.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[11].V' to 's3.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[12].V' to 's3.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[13].V' to 's3.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[14].V' to 's3.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[15].V' to 's3.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[16].V' to 's3.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[17].V' to 's3.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[18].V' to 's3.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[19].V' to 's3.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[20].V' to 's3.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[21].V' to 's3.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[22].V' to 's3.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[23].V' to 's3.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[24].V' to 's3.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[25].V' to 's3.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[26].V' to 's3.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[27].V' to 's3.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[28].V' to 's3.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[29].V' to 's3.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[30].V' to 's3.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[31].V' to 's3.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[32].V' to 's3.V.32'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[33].V' to 's3.V.33'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[34].V' to 's3.V.34'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[35].V' to 's3.V.35'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[36].V' to 's3.V.36'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[37].V' to 's3.V.37'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[38].V' to 's3.V.38'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[39].V' to 's3.V.39'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[40].V' to 's3.V.40'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[41].V' to 's3.V.41'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[42].V' to 's3.V.42'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[43].V' to 's3.V.43'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[44].V' to 's3.V.44'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[45].V' to 's3.V.45'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[46].V' to 's3.V.46'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[47].V' to 's3.V.47'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[48].V' to 's3.V.48'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[49].V' to 's3.V.49'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[50].V' to 's3.V.50'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[51].V' to 's3.V.51'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[52].V' to 's3.V.52'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[53].V' to 's3.V.53'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[54].V' to 's3.V.54'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[55].V' to 's3.V.55'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[56].V' to 's3.V.56'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[57].V' to 's3.V.57'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[58].V' to 's3.V.58'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[59].V' to 's3.V.59'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[60].V' to 's3.V.60'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[61].V' to 's3.V.61'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[62].V' to 's3.V.62'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'scale[63].V' to 's3.V.63'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[0].V' to 'b3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[1].V' to 'b3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[2].V' to 'b3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[3].V' to 'b3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[4].V' to 'b3.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[5].V' to 'b3.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[6].V' to 'b3.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[7].V' to 'b3.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[8].V' to 'b3.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[9].V' to 'b3.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[10].V' to 'b3.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[11].V' to 'b3.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[12].V' to 'b3.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[13].V' to 'b3.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[14].V' to 'b3.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[15].V' to 'b3.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[16].V' to 'b3.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[17].V' to 'b3.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[18].V' to 'b3.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[19].V' to 'b3.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[20].V' to 'b3.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[21].V' to 'b3.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[22].V' to 'b3.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[23].V' to 'b3.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[24].V' to 'b3.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[25].V' to 'b3.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[26].V' to 'b3.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[27].V' to 'b3.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[28].V' to 'b3.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[29].V' to 'b3.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[30].V' to 'b3.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[31].V' to 'b3.V.31'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[32].V' to 'b3.V.32'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[33].V' to 'b3.V.33'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[34].V' to 'b3.V.34'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[35].V' to 'b3.V.35'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[36].V' to 'b3.V.36'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[37].V' to 'b3.V.37'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[38].V' to 'b3.V.38'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[39].V' to 'b3.V.39'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[40].V' to 'b3.V.40'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[41].V' to 'b3.V.41'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[42].V' to 'b3.V.42'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[43].V' to 'b3.V.43'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[44].V' to 'b3.V.44'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[45].V' to 'b3.V.45'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[46].V' to 'b3.V.46'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[47].V' to 'b3.V.47'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[48].V' to 'b3.V.48'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[49].V' to 'b3.V.49'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[50].V' to 'b3.V.50'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[51].V' to 'b3.V.51'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[52].V' to 'b3.V.52'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[53].V' to 'b3.V.53'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[54].V' to 'b3.V.54'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[55].V' to 'b3.V.55'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[56].V' to 'b3.V.56'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[57].V' to 'b3.V.57'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[58].V' to 'b3.V.58'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[59].V' to 'b3.V.59'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[60].V' to 'b3.V.60'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[61].V' to 'b3.V.61'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[62].V' to 'b3.V.62'.
INFO: [XFORM 203-622] Instantiating function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_batchnorm.h:60:25) to 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'bias[63].V' to 'b3.V.63'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject.cpp:211) to a process function for dataflow in function 'myproject'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block__proc'
	 'Loop_1_proc249'.
Command         transform done; 70.12 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 11.62 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:36 ; elapsed = 00:07:41 . Memory (MB): peak = 1116.008 ; gain = 327.570 ; free physical = 74264 ; free virtual = 136350
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' in function 'Loop_1_proc249' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' in function 'Loop_1_proc249' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' in function 'Loop_1_proc249' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' in function 'Loop_1_proc249' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::normalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' in function 'Loop_1_proc249' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config8>' in function 'Loop_1_proc249' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (firmware/myproject.cpp:211:21) in function 'Loop_1_proc249' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'shift_right_stride' (firmware/nnet_utils/nnet_conv2d_large.h:281:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'shift_right_stride.1' (firmware/nnet_utils/nnet_conv2d_large.h:281:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'shift_right_stride.2' (firmware/nnet_utils/nnet_conv2d_large.h:281:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>.1' to 'shift_right_small_st' (firmware/nnet_utils/nnet_conv2d_large.h:272:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'shift_right_small_st.1' (firmware/nnet_utils/nnet_conv2d_large.h:259:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.1' to 'shift_right_small_st.2' (firmware/nnet_utils/nnet_conv2d_large.h:263:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'reset_down' (firmware/nnet_utils/nnet_conv2d_large.h:302:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::reset_down<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'reset_down.1' (firmware/nnet_utils/nnet_conv2d_large.h:302:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_filt_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'pooling2d_filt_cl' (firmware/nnet_utils/nnet_pooling.h:11:25)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'fill_entry' (firmware/nnet_utils/nnet_conv2d_large.h:208:121)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_entry<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'fill_entry.1' (firmware/nnet_utils/nnet_conv2d_large.h:208:121)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:263:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:272:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:272:7)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:306:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:306:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (firmware/nnet_utils/nnet_conv2d_large.h:211:5)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2_in_row.V' (firmware/myproject.cpp:217:10)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i896.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16' (firmware/nnet_utils/nnet_conv2d_large.h:289:2) in function 'shift_right_stride' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i32.i32.i16.i32.i32' (firmware/nnet_utils/nnet_conv2d_large.h:289:2) in function 'shift_right_stride.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i6144.i6144.i32.i32.i32' (firmware/nnet_utils/nnet_conv2d_large.h:289:2) in function 'shift_right_stride.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i32.i16.i16' (firmware/nnet_utils/nnet_conv2d_large.h:289:2) in function 'shift_right_stride.1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i32.i32.i16.i32.i32' (firmware/nnet_utils/nnet_conv2d_large.h:289:2) in function 'shift_right_stride.2' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i672.i672.i32.i32.i32' (firmware/nnet_utils/nnet_conv2d_large.h:289:2) in function 'shift_right_stride.2' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i32.i16.i16' (firmware/nnet_utils/nnet_conv2d_large.h:289:2) in function 'shift_right_stride.2' and propagating its result(s) since all actual argument(s) to the function are constants.
Command         transform done; 16.02 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:52 ; elapsed = 00:07:57 . Memory (MB): peak = 1240.562 ; gain = 452.125 ; free physical = 73922 ; free virtual = 136161
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 155.05 sec.
Command     elaborate done; 191.2 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'reset_down.1' to 'reset_down_1'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_small_st.2' to 'shift_right_small_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride.2' to 'shift_right_stride_2'.
WARNING: [SYN 201-103] Legalizing function name 'fill_entry.1' to 'fill_entry_1'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_small_st.1' to 'shift_right_small_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'shift_right_stride.1' to 'shift_right_stride_1'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_vld' on port 'gpu_0_data_0_V' changing to the default 'ap_memory' mode.
Execute       preproc_iomode -model Loop_1_proc249 
Execute       preproc_iomode -model shift_right_stride 
Execute       preproc_iomode -model shift_right_small_st 
Execute       preproc_iomode -model fill_entry 
Execute       preproc_iomode -model pooling2d_filt_cl 
Execute       preproc_iomode -model shift_right_stride.1 
Execute       preproc_iomode -model shift_right_small_st.1 
Execute       preproc_iomode -model fill_entry.1 
Execute       preproc_iomode -model shift_right_stride.2 
Execute       preproc_iomode -model shift_right_small_st.2 
Execute       preproc_iomode -model reset_down 
Execute       preproc_iomode -model reset_down.1 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : reset_down.1 ...
Execute       set_default_model reset_down.1 
Execute       apply_spec_resource_limit reset_down.1 
INFO-FLOW: Configuring Module : reset_down ...
Execute       set_default_model reset_down 
Execute       apply_spec_resource_limit reset_down 
INFO-FLOW: Configuring Module : shift_right_small_st.2 ...
Execute       set_default_model shift_right_small_st.2 
Execute       apply_spec_resource_limit shift_right_small_st.2 
INFO-FLOW: Configuring Module : shift_right_stride.2 ...
Execute       set_default_model shift_right_stride.2 
Execute       apply_spec_resource_limit shift_right_stride.2 
INFO-FLOW: Configuring Module : fill_entry.1 ...
Execute       set_default_model fill_entry.1 
Execute       apply_spec_resource_limit fill_entry.1 
INFO-FLOW: Configuring Module : shift_right_small_st.1 ...
Execute       set_default_model shift_right_small_st.1 
Execute       apply_spec_resource_limit shift_right_small_st.1 
INFO-FLOW: Configuring Module : shift_right_stride.1 ...
Execute       set_default_model shift_right_stride.1 
Execute       apply_spec_resource_limit shift_right_stride.1 
INFO-FLOW: Configuring Module : pooling2d_filt_cl ...
Execute       set_default_model pooling2d_filt_cl 
Execute       apply_spec_resource_limit pooling2d_filt_cl 
INFO-FLOW: Configuring Module : fill_entry ...
Execute       set_default_model fill_entry 
Execute       apply_spec_resource_limit fill_entry 
INFO-FLOW: Configuring Module : shift_right_small_st ...
Execute       set_default_model shift_right_small_st 
Execute       apply_spec_resource_limit shift_right_small_st 
INFO-FLOW: Configuring Module : shift_right_stride ...
Execute       set_default_model shift_right_stride 
Execute       apply_spec_resource_limit shift_right_stride 
INFO-FLOW: Configuring Module : Loop_1_proc249 ...
Execute       set_default_model Loop_1_proc249 
Execute       apply_spec_resource_limit Loop_1_proc249 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: reset_down.1 ...
Execute       set_default_model reset_down.1 
Execute       cdfg_preprocess -model reset_down.1 
Execute       rtl_gen_preprocess reset_down.1 
INFO-FLOW: Preprocessing Module: reset_down ...
Execute       set_default_model reset_down 
Execute       cdfg_preprocess -model reset_down 
Execute       rtl_gen_preprocess reset_down 
INFO-FLOW: Preprocessing Module: shift_right_small_st.2 ...
Execute       set_default_model shift_right_small_st.2 
Execute       cdfg_preprocess -model shift_right_small_st.2 
Execute       rtl_gen_preprocess shift_right_small_st.2 
INFO-FLOW: Preprocessing Module: shift_right_stride.2 ...
Execute       set_default_model shift_right_stride.2 
Execute       cdfg_preprocess -model shift_right_stride.2 
Execute       rtl_gen_preprocess shift_right_stride.2 
INFO-FLOW: Preprocessing Module: fill_entry.1 ...
Execute       set_default_model fill_entry.1 
Execute       cdfg_preprocess -model fill_entry.1 
Execute       rtl_gen_preprocess fill_entry.1 
INFO-FLOW: Preprocessing Module: shift_right_small_st.1 ...
Execute       set_default_model shift_right_small_st.1 
Execute       cdfg_preprocess -model shift_right_small_st.1 
Command       cdfg_preprocess done; 0.12 sec.
Execute       rtl_gen_preprocess shift_right_small_st.1 
INFO-FLOW: Preprocessing Module: shift_right_stride.1 ...
Execute       set_default_model shift_right_stride.1 
Execute       cdfg_preprocess -model shift_right_stride.1 
Execute       rtl_gen_preprocess shift_right_stride.1 
INFO-FLOW: Preprocessing Module: pooling2d_filt_cl ...
Execute       set_default_model pooling2d_filt_cl 
Execute       cdfg_preprocess -model pooling2d_filt_cl 
Execute       rtl_gen_preprocess pooling2d_filt_cl 
INFO-FLOW: Preprocessing Module: fill_entry ...
Execute       set_default_model fill_entry 
Execute       cdfg_preprocess -model fill_entry 
Execute       rtl_gen_preprocess fill_entry 
INFO-FLOW: Preprocessing Module: shift_right_small_st ...
Execute       set_default_model shift_right_small_st 
Execute       cdfg_preprocess -model shift_right_small_st 
Execute       rtl_gen_preprocess shift_right_small_st 
INFO-FLOW: Preprocessing Module: shift_right_stride ...
Execute       set_default_model shift_right_stride 
Execute       cdfg_preprocess -model shift_right_stride 
Execute       rtl_gen_preprocess shift_right_stride 
INFO-FLOW: Preprocessing Module: Loop_1_proc249 ...
Execute       set_default_model Loop_1_proc249 
Execute       cdfg_preprocess -model Loop_1_proc249 
Execute       rtl_gen_preprocess Loop_1_proc249 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 477.36 seconds; current allocated memory: 447.277 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 447.321 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_down_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reset_down.1 
Execute       schedule -model reset_down.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reset_down.1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('data_V_addr_443_write_ln306', firmware/nnet_utils/nnet_conv2d_large.h:306) of constant <constant:_ssdm_op_Write.bram.i336> on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 74, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 448.526 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.verbose.sched.rpt 
Command       syn_report done; 1.02 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.sched.adb -f 
Command       db_write done; 1.89 sec.
INFO-FLOW: Finish scheduling reset_down.1.
Execute       set_default_model reset_down.1 
Execute       bind -model reset_down.1 
BIND OPTION: model=reset_down.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 449.735 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.verbose.bind.rpt 
Command       syn_report done; 3.11 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.bind.adb -f 
Command       db_write done; 2.98 sec.
INFO-FLOW: Finish binding reset_down.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reset_down 
Execute       schedule -model reset_down 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reset_down'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('data_V_addr_575_write_ln306', firmware/nnet_utils/nnet_conv2d_large.h:306) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 6.47 seconds; current allocated memory: 450.163 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.verbose.sched.rpt 
Command       syn_report done; 1.14 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.sched.adb -f 
Command       db_write done; 1.1 sec.
INFO-FLOW: Finish scheduling reset_down.
Execute       set_default_model reset_down 
Execute       bind -model reset_down 
BIND OPTION: model=reset_down
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 450.617 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.verbose.bind.rpt 
Command       syn_report done; 1.19 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.bind.adb -f 
Command       db_write done; 1.07 sec.
INFO-FLOW: Finish binding reset_down.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_small_st.2 
Execute       schedule -model shift_right_small_st.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small_st.2'.
WARNING: [SCHED 204-68] The II Violation in module 'shift_right_small_st_2' (Function: shift_right_small_st.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_write_ln263', firmware/nnet_utils/nnet_conv2d_large.h:263) of constant <constant:_ssdm_op_Write.bram.i336> on array 'data_V' and 'load' operation ('data_V_load', firmware/nnet_utils/nnet_conv2d_large.h:263) on array 'data_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_V_load_4', firmware/nnet_utils/nnet_conv2d_large.h:263) on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 119, Depth = 119.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.87 sec.
INFO: [HLS 200-111]  Elapsed time: 7.17 seconds; current allocated memory: 452.713 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.verbose.sched.rpt 
Command       syn_report done; 6.39 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.sched.adb -f 
Command       db_write done; 5.54 sec.
INFO-FLOW: Finish scheduling shift_right_small_st.2.
Execute       set_default_model shift_right_small_st.2 
Execute       bind -model shift_right_small_st.2 
BIND OPTION: model=shift_right_small_st.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 12.18 seconds; current allocated memory: 455.204 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.verbose.bind.rpt 
Command       syn_report done; 4.7 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.bind.adb -f 
Command       db_write done; 3.87 sec.
INFO-FLOW: Finish binding shift_right_small_st.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_stride.2 
Execute       schedule -model shift_right_stride.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 119, Depth = 119.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.63 seconds; current allocated memory: 455.460 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.verbose.sched.rpt 
Command       syn_report done; 0.49 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.sched.adb -f 
Command       db_write done; 0.47 sec.
INFO-FLOW: Finish scheduling shift_right_stride.2.
Execute       set_default_model shift_right_stride.2 
Execute       bind -model shift_right_stride.2 
BIND OPTION: model=shift_right_stride.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 455.759 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.verbose.bind.rpt 
Command       syn_report done; 0.5 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.bind.adb -f 
Command       db_write done; 0.48 sec.
INFO-FLOW: Finish binding shift_right_stride.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_entry_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fill_entry.1 
Execute       schedule -model fill_entry.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_entry.1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('data_V_addr_630_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant 0 on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 455.871 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.verbose.sched.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling fill_entry.1.
Execute       set_default_model fill_entry.1 
Execute       bind -model fill_entry.1 
BIND OPTION: model=fill_entry.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 455.983 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.bind.adb -f 
INFO-FLOW: Finish binding fill_entry.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_small_st.1 
Execute       schedule -model shift_right_small_st.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small_st.1'.
WARNING: [SCHED 204-68] The II Violation in module 'shift_right_small_st_1' (Function: shift_right_small_st.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_write_ln272', firmware/nnet_utils/nnet_conv2d_large.h:272) of variable 'trunc_ln203', firmware/nnet_utils/nnet_conv2d_large.h:272 on array 'data_V' and 'load' operation ('data_V_load', firmware/nnet_utils/nnet_conv2d_large.h:263) on array 'data_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_V_load_59', firmware/nnet_utils/nnet_conv2d_large.h:263) on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 33.96 sec.
INFO: [HLS 200-111]  Elapsed time: 34.19 seconds; current allocated memory: 459.636 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.verbose.sched.rpt 
Command       syn_report done; 3.74 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.sched.adb -f 
Command       db_write done; 5.11 sec.
INFO-FLOW: Finish scheduling shift_right_small_st.1.
Execute       set_default_model shift_right_small_st.1 
Execute       bind -model shift_right_small_st.1 
BIND OPTION: model=shift_right_small_st.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.93 sec.
INFO: [HLS 200-111]  Elapsed time: 9.78 seconds; current allocated memory: 465.136 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.verbose.bind.rpt 
Command       syn_report done; 8.34 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.bind.adb -f 
Command       db_write done; 2.8 sec.
INFO-FLOW: Finish binding shift_right_small_st.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_stride.1 
Execute       schedule -model shift_right_stride.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'shift_right_small_st.1' is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.18 seconds; current allocated memory: 465.151 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.sched.adb -f 
INFO-FLOW: Finish scheduling shift_right_stride.1.
Execute       set_default_model shift_right_stride.1 
Execute       bind -model shift_right_stride.1 
BIND OPTION: model=shift_right_stride.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 465.190 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.bind.adb -f 
INFO-FLOW: Finish binding shift_right_stride.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_filt_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling2d_filt_cl 
Execute       schedule -model pooling2d_filt_cl 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 465.454 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
Command       syn_report done; 0.31 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.sched.adb -f 
Command       db_write done; 0.25 sec.
INFO-FLOW: Finish scheduling pooling2d_filt_cl.
Execute       set_default_model pooling2d_filt_cl 
Execute       bind -model pooling2d_filt_cl 
BIND OPTION: model=pooling2d_filt_cl
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 465.751 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.verbose.bind.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding pooling2d_filt_cl.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_entry' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fill_entry 
Execute       schedule -model fill_entry 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_entry'.
WARNING: [SCHED 204-68] The II Violation in module 'fill_entry' (Function: fill_entry): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_631_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V' and 'store' operation ('data_V_addr_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'fill_entry' (Function: fill_entry): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_632_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V' and 'store' operation ('data_V_addr_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'fill_entry' (Function: fill_entry): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_633_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V' and 'store' operation ('data_V_addr_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'fill_entry' (Function: fill_entry): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_634_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V' and 'store' operation ('data_V_addr_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'fill_entry' (Function: fill_entry): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_665_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V' and 'store' operation ('data_V_addr_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'fill_entry' (Function: fill_entry): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_681_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V' and 'store' operation ('data_V_addr_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'fill_entry' (Function: fill_entry): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_689_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V' and 'store' operation ('data_V_addr_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'fill_entry' (Function: fill_entry): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1)
   between 'store' operation ('data_V_addr_693_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V' and 'store' operation ('data_V_addr_write_ln211', firmware/nnet_utils/nnet_conv2d_large.h:211) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 81.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.94 sec.
INFO: [HLS 200-111]  Elapsed time: 3.4 seconds; current allocated memory: 473.541 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.verbose.sched.rpt 
Command       syn_report done; 15.09 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.sched.adb -f 
Command       db_write done; 8.02 sec.
INFO-FLOW: Finish scheduling fill_entry.
Execute       set_default_model fill_entry 
Execute       bind -model fill_entry 
BIND OPTION: model=fill_entry
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.85 sec.
INFO: [HLS 200-111]  Elapsed time: 23.96 seconds; current allocated memory: 483.852 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.verbose.bind.rpt 
Command       syn_report done; 8.66 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.bind.adb -f 
Command       db_write done; 6.51 sec.
INFO-FLOW: Finish binding fill_entry.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_small_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_small_st 
Execute       schedule -model shift_right_small_st 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_small_st'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('data_V_addr_2_write_ln272', firmware/nnet_utils/nnet_conv2d_large.h:272) of constant <constant:_ssdm_op_Write.bram.i1024> on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 15.43 seconds; current allocated memory: 486.021 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.verbose.sched.rpt 
Command       syn_report done; 0.6 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.sched.adb -f 
Command       db_write done; 0.54 sec.
INFO-FLOW: Finish scheduling shift_right_small_st.
Execute       set_default_model shift_right_small_st 
Execute       bind -model shift_right_small_st 
BIND OPTION: model=shift_right_small_st
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 487.008 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.verbose.bind.rpt 
Command       syn_report done; 0.61 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.bind.adb -f 
Command       db_write done; 0.57 sec.
INFO-FLOW: Finish binding shift_right_small_st.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right_stride 
Execute       schedule -model shift_right_stride 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_right_stride'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 28.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 487.080 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.sched.adb -f 
INFO-FLOW: Finish scheduling shift_right_stride.
Execute       set_default_model shift_right_stride 
Execute       bind -model shift_right_stride 
BIND OPTION: model=shift_right_stride
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 487.164 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.bind.adb -f 
INFO-FLOW: Finish binding shift_right_stride.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc249 
Execute       schedule -model Loop_1_proc249 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('gpu_0_data_0_V_load_2', firmware/myproject.cpp:217) on array 'gpu_0_data_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'gpu_0_data_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.72 sec.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 488.764 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.verbose.sched.rpt 
Command       syn_report done; 1.97 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.sched.adb -f 
Command       db_write done; 1.41 sec.
INFO-FLOW: Finish scheduling Loop_1_proc249.
Execute       set_default_model Loop_1_proc249 
Execute       bind -model Loop_1_proc249 
BIND OPTION: model=Loop_1_proc249
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.54 sec.
INFO: [HLS 200-111]  Elapsed time: 5.92 seconds; current allocated memory: 492.736 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.verbose.bind.rpt 
Command       syn_report done; 3.19 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.bind.adb -f 
Command       db_write done; 1.41 sec.
INFO-FLOW: Finish binding Loop_1_proc249.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.64 seconds; current allocated memory: 494.000 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.1 sec.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 494.848 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 1.64 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess reset_down.1 
Execute       rtl_gen_preprocess reset_down 
Execute       rtl_gen_preprocess shift_right_small_st.2 
Execute       rtl_gen_preprocess shift_right_stride.2 
Execute       rtl_gen_preprocess fill_entry.1 
Execute       rtl_gen_preprocess shift_right_small_st.1 
Execute       rtl_gen_preprocess shift_right_stride.1 
Execute       rtl_gen_preprocess pooling2d_filt_cl 
Execute       rtl_gen_preprocess fill_entry 
Execute       rtl_gen_preprocess shift_right_small_st 
Execute       rtl_gen_preprocess shift_right_stride 
Execute       rtl_gen_preprocess Loop_1_proc249 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 496.132 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/Block_proc -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/Block_proc 
Execute       syn_report -csynth -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute       db_write -model Block__proc -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.adb 
Execute       gen_tb_info Block__proc -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_down_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model reset_down.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_down_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 497.811 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl reset_down.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/reset_down_1 -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl reset_down.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/reset_down_1 
Execute       gen_rtl reset_down.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/reset_down_1 
Execute       syn_report -csynth -model reset_down.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/reset_down_1_csynth.rpt 
Execute       syn_report -rtlxml -model reset_down.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/reset_down_1_csynth.xml 
Execute       syn_report -verbosereport -model reset_down.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.verbose.rpt 
Command       syn_report done; 0.99 sec.
Execute       db_write -model reset_down.1 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.adb 
Command       db_write done; 0.85 sec.
Execute       gen_tb_info reset_down.1 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_down' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model reset_down -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_down'.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 502.623 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl reset_down -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/reset_down -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl reset_down -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/reset_down 
Execute       gen_rtl reset_down -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/reset_down 
Execute       syn_report -csynth -model reset_down -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/reset_down_csynth.rpt 
Execute       syn_report -rtlxml -model reset_down -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/reset_down_csynth.xml 
Execute       syn_report -verbosereport -model reset_down -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.verbose.rpt 
Command       syn_report done; 0.39 sec.
Execute       db_write -model reset_down -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.adb 
Command       db_write done; 0.33 sec.
Execute       gen_tb_info reset_down -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_small_st.2 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small_st_2'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 508.088 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_small_st.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_small_st_2 -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl shift_right_small_st.2 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_small_st_2 
Execute       gen_rtl shift_right_small_st.2 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_small_st_2 
Execute       syn_report -csynth -model shift_right_small_st.2 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_2_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_small_st.2 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_2_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_small_st.2 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.verbose.rpt 
Command       syn_report done; 2.18 sec.
Execute       db_write -model shift_right_small_st.2 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.adb 
Command       db_write done; 1.81 sec.
Execute       gen_tb_info shift_right_small_st.2 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_stride.2 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_2'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 4.28 seconds; current allocated memory: 518.288 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_stride.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_stride_2 -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl shift_right_stride.2 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_stride_2 
Execute       gen_rtl shift_right_stride.2 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_stride_2 
Execute       syn_report -csynth -model shift_right_stride.2 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_2_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_stride.2 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_2_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_stride.2 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.verbose.rpt 
Command       syn_report done; 0.29 sec.
Execute       db_write -model shift_right_stride.2 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.adb 
Command       db_write done; 0.3 sec.
Execute       gen_tb_info shift_right_stride.2 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_entry_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fill_entry.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lShift_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_7ns_6ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_entry_1'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 518.924 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl fill_entry.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/fill_entry_1 -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl fill_entry.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/fill_entry_1 
Execute       gen_rtl fill_entry.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/fill_entry_1 
Execute       syn_report -csynth -model fill_entry.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/fill_entry_1_csynth.rpt 
Execute       syn_report -rtlxml -model fill_entry.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/fill_entry_1_csynth.xml 
Execute       syn_report -verbosereport -model fill_entry.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.verbose.rpt 
Execute       db_write -model fill_entry.1 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info fill_entry.1 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_small_st.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small_st_1'.
Command       create_rtl_model done; 0.81 sec.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 529.486 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_small_st.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_small_st_1 -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl shift_right_small_st.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_small_st_1 
Execute       gen_rtl shift_right_small_st.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_small_st_1 
Execute       syn_report -csynth -model shift_right_small_st.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_1_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_small_st.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_1_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_small_st.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.verbose.rpt 
Command       syn_report done; 3.47 sec.
Execute       db_write -model shift_right_small_st.1 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.adb 
Command       db_write done; 2.66 sec.
Execute       gen_tb_info shift_right_small_st.1 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_stride.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride_1'.
INFO: [HLS 200-111]  Elapsed time: 6.53 seconds; current allocated memory: 547.566 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_stride.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_stride_1 -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl shift_right_stride.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_stride_1 
Execute       gen_rtl shift_right_stride.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_stride_1 
Execute       syn_report -csynth -model shift_right_stride.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_1_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_stride.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_1_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_stride.1 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.verbose.rpt 
Execute       db_write -model shift_right_stride.1 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.adb 
Command       db_write done; 0.24 sec.
Execute       gen_tb_info shift_right_stride.1 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_filt_cl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pooling2d_filt_cl -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_filt_cl'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 548.228 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling2d_filt_cl -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/pooling2d_filt_cl -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl pooling2d_filt_cl -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/pooling2d_filt_cl 
Execute       gen_rtl pooling2d_filt_cl -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/pooling2d_filt_cl 
Execute       syn_report -csynth -model pooling2d_filt_cl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/pooling2d_filt_cl_csynth.rpt 
Execute       syn_report -rtlxml -model pooling2d_filt_cl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/pooling2d_filt_cl_csynth.xml 
Execute       syn_report -verbosereport -model pooling2d_filt_cl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.verbose.rpt 
Command       syn_report done; 0.29 sec.
Execute       db_write -model pooling2d_filt_cl -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.adb 
Command       db_write done; 0.32 sec.
Execute       gen_tb_info pooling2d_filt_cl -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_entry' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fill_entry -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lShift' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_13ns_15ns_28_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_13ns_7ns_13_17_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_entry'.
Command       create_rtl_model done; 2.62 sec.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 566.189 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl fill_entry -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/fill_entry -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl fill_entry -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/fill_entry 
Execute       gen_rtl fill_entry -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/fill_entry 
Execute       syn_report -csynth -model fill_entry -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/fill_entry_csynth.rpt 
Command       syn_report done; 0.91 sec.
Execute       syn_report -rtlxml -model fill_entry -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/fill_entry_csynth.xml 
Command       syn_report done; 0.44 sec.
Execute       syn_report -verbosereport -model fill_entry -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.verbose.rpt 
Command       syn_report done; 10.02 sec.
Execute       db_write -model fill_entry -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.adb 
Command       db_write done; 7.71 sec.
Execute       gen_tb_info fill_entry -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_small_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_small_st -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_small_st'.
INFO: [HLS 200-111]  Elapsed time: 19.71 seconds; current allocated memory: 603.890 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_small_st -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_small_st -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl shift_right_small_st -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_small_st 
Execute       gen_rtl shift_right_small_st -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_small_st 
Execute       syn_report -csynth -model shift_right_small_st -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_small_st -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_small_st_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_small_st -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.verbose.rpt 
Command       syn_report done; 0.64 sec.
Execute       db_write -model shift_right_small_st -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.adb 
Command       db_write done; 1.15 sec.
Execute       gen_tb_info shift_right_small_st -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right_stride -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right_stride'.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 607.672 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right_stride -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/shift_right_stride -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl shift_right_stride -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/shift_right_stride 
Execute       gen_rtl shift_right_stride -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/shift_right_stride 
Execute       syn_report -csynth -model shift_right_stride -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_csynth.rpt 
Execute       syn_report -rtlxml -model shift_right_stride -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/shift_right_stride_csynth.xml 
Execute       syn_report -verbosereport -model shift_right_stride -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.verbose.rpt 
Execute       db_write -model shift_right_stride -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.adb 
Command       db_write done; 0.68 sec.
Execute       gen_tb_info shift_right_stride -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc249 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc249' is 114695 from HDL expression: ((layer176_out_V_i_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state265))
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12ns_14ns_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18ns_20ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_12ns_9ns_12_16_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_18s_11ns_18_22_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_urem_19ns_11ns_19_23_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc249'.
Command       create_rtl_model done; 2 sec.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 614.208 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc249 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/Loop_1_proc249 -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl Loop_1_proc249 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/Loop_1_proc249 
Execute       gen_rtl Loop_1_proc249 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/Loop_1_proc249 
Command       gen_rtl done; 0.67 sec.
Execute       syn_report -csynth -model Loop_1_proc249 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Loop_1_proc249_csynth.rpt 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model Loop_1_proc249 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/Loop_1_proc249_csynth.xml 
Execute       syn_report -verbosereport -model Loop_1_proc249 -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.verbose.rpt 
Command       syn_report done; 3.14 sec.
Execute       db_write -model Loop_1_proc249 -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.adb 
Command       db_write done; 2 sec.
Execute       gen_tb_info Loop_1_proc249 -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/gpu_0_data_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer176_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 6.39 seconds; current allocated memory: 621.373 MB.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/systemc/myproject -synmodules Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 1.56 sec.
Execute       db_write -model myproject -f -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 0.56 sec.
Execute       gen_tb_info myproject -p /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject 
Execute       export_constraint_db -f -tool general -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command       syn_report done; 1.28 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block__proc reset_down.1 reset_down shift_right_small_st.2 shift_right_stride.2 fill_entry.1 shift_right_small_st.1 shift_right_stride.1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [reset_down_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.compgen.tcl 
INFO-FLOW: Handling components in module [reset_down] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right_small_st_2] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right_stride_2] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.compgen.tcl 
INFO-FLOW: Handling components in module [fill_entry_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.compgen.tcl 
INFO-FLOW: Found component myproject_mac_muladd_7ns_6ns_6ns_12_1_1.
INFO-FLOW: Append model myproject_mac_muladd_7ns_6ns_6ns_12_1_1
INFO-FLOW: Handling components in module [shift_right_small_st_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right_stride_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_filt_cl] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
INFO-FLOW: Found component pooling2d_filt_cl_pool_V.
INFO-FLOW: Append model pooling2d_filt_cl_pool_V
INFO-FLOW: Handling components in module [fill_entry] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
INFO-FLOW: Found component myproject_urem_13ns_7ns_13_17_1.
INFO-FLOW: Append model myproject_urem_13ns_7ns_13_17_1
INFO-FLOW: Found component myproject_mul_mul_13ns_15ns_28_1_1.
INFO-FLOW: Append model myproject_mul_mul_13ns_15ns_28_1_1
INFO-FLOW: Handling components in module [shift_right_small_st] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right_stride] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_1_proc249] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.compgen.tcl 
INFO-FLOW: Found component myproject_urem_12ns_9ns_12_16_1.
INFO-FLOW: Append model myproject_urem_12ns_9ns_12_16_1
INFO-FLOW: Found component myproject_urem_18s_11ns_18_22_1.
INFO-FLOW: Append model myproject_urem_18s_11ns_18_22_1
INFO-FLOW: Found component myproject_urem_19ns_11ns_19_23_1.
INFO-FLOW: Append model myproject_urem_19ns_11ns_19_23_1
INFO-FLOW: Found component myproject_mul_mul_18ns_20ns_38_1_1.
INFO-FLOW: Append model myproject_mul_mul_18ns_20ns_38_1_1
INFO-FLOW: Found component myproject_mul_mul_12ns_14ns_26_1_1.
INFO-FLOW: Append model myproject_mul_mul_12ns_14ns_26_1_1
INFO-FLOW: Found component Loop_1_proc249_layer2_in_row_V.
INFO-FLOW: Append model Loop_1_proc249_layer2_in_row_V
INFO-FLOW: Found component Loop_1_proc249_layer6_in_row_V.
INFO-FLOW: Append model Loop_1_proc249_layer6_in_row_V
INFO-FLOW: Found component Loop_1_proc249_layer5_in_row_V.
INFO-FLOW: Append model Loop_1_proc249_layer5_in_row_V
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model reset_down_1
INFO-FLOW: Append model reset_down
INFO-FLOW: Append model shift_right_small_st_2
INFO-FLOW: Append model shift_right_stride_2
INFO-FLOW: Append model fill_entry_1
INFO-FLOW: Append model shift_right_small_st_1
INFO-FLOW: Append model shift_right_stride_1
INFO-FLOW: Append model pooling2d_filt_cl
INFO-FLOW: Append model fill_entry
INFO-FLOW: Append model shift_right_small_st
INFO-FLOW: Append model shift_right_stride
INFO-FLOW: Append model Loop_1_proc249
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mac_muladd_7ns_6ns_6ns_12_1_1 pooling2d_filt_cl_pool_V myproject_urem_13ns_7ns_13_17_1 myproject_mul_mul_13ns_15ns_28_1_1 myproject_urem_12ns_9ns_12_16_1 myproject_urem_18s_11ns_18_22_1 myproject_urem_19ns_11ns_19_23_1 myproject_mul_mul_18ns_20ns_38_1_1 myproject_mul_mul_12ns_14ns_26_1_1 Loop_1_proc249_layer2_in_row_V Loop_1_proc249_layer6_in_row_V Loop_1_proc249_layer5_in_row_V Block_proc reset_down_1 reset_down shift_right_small_st_2 shift_right_stride_2 fill_entry_1 shift_right_small_st_1 shift_right_stride_1 pooling2d_filt_cl fill_entry shift_right_small_st shift_right_stride Loop_1_proc249 myproject
INFO-FLOW: To file: write model myproject_mac_muladd_7ns_6ns_6ns_12_1_1
INFO-FLOW: To file: write model pooling2d_filt_cl_pool_V
INFO-FLOW: To file: write model myproject_urem_13ns_7ns_13_17_1
INFO-FLOW: To file: write model myproject_mul_mul_13ns_15ns_28_1_1
INFO-FLOW: To file: write model myproject_urem_12ns_9ns_12_16_1
INFO-FLOW: To file: write model myproject_urem_18s_11ns_18_22_1
INFO-FLOW: To file: write model myproject_urem_19ns_11ns_19_23_1
INFO-FLOW: To file: write model myproject_mul_mul_18ns_20ns_38_1_1
INFO-FLOW: To file: write model myproject_mul_mul_12ns_14ns_26_1_1
INFO-FLOW: To file: write model Loop_1_proc249_layer2_in_row_V
INFO-FLOW: To file: write model Loop_1_proc249_layer6_in_row_V
INFO-FLOW: To file: write model Loop_1_proc249_layer5_in_row_V
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model reset_down_1
INFO-FLOW: To file: write model reset_down
INFO-FLOW: To file: write model shift_right_small_st_2
INFO-FLOW: To file: write model shift_right_stride_2
INFO-FLOW: To file: write model fill_entry_1
INFO-FLOW: To file: write model shift_right_small_st_1
INFO-FLOW: To file: write model shift_right_stride_1
INFO-FLOW: To file: write model pooling2d_filt_cl
INFO-FLOW: To file: write model fill_entry
INFO-FLOW: To file: write model shift_right_small_st
INFO-FLOW: To file: write model shift_right_stride
INFO-FLOW: To file: write model Loop_1_proc249
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'pooling2d_filt_cl_pool_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_13ns_7ns_13_17_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_12ns_9ns_12_16_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_18s_11ns_18_22_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_urem_19ns_11ns_19_23_1_div'
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Loop_1_proc249_layer2_in_row_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Loop_1_proc249_layer6_in_row_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Loop_1_proc249_layer5_in_row_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 0.19 sec.
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/reset_down.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/pooling2d_filt_cl.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/fill_entry.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_small_st.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/shift_right_stride.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/Loop_1_proc249.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1 opened at Mon Dec 16 10:21:49 CST 2019
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 429.93 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 432.67 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.47 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.31 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from firmware/myproject.cpp:20:
In file included from firmware/myproject.h:27:
In file included from firmware/parameters.h:13:
firmware/nnet_utils/nnet_conv2d_large.h:259:27: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for(unsigned i0 = 0; i0 < filt_width; i0++) {
                       ~~ ^ ~~~~~~~~~~
firmware/nnet_utils/nnet_conv2d_large.h:294:3: note: in instantiation of function template specialization 'nnet::shift_right_small_stride<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' requested here
  shift_right_small_stride<data_T,res_T,CONFIG_T>(tmpinput,data);
  ^
firmware/myproject.cpp:238:2: note: in instantiation of function template specialization 'nnet::shift_right_stride<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' requested here
 nnet::shift_right_stride<layer6_t,layer5_t,config6>(i1,layer6_in,layer6_in_row);
 ^
1 warning generated.
Command       clang done; 3.54 sec.
INFO-FLOW: Done: GCC PP time: 8.3 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.88 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.73 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 2.69 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:89:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 4.44 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.93 sec.
Command       tidy_31 done; 7.5 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 14 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.86 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 3.88 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.35 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:50 ; elapsed = 00:07:51 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 73995 ; free virtual = 136817
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:50 ; elapsed = 00:07:51 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 73995 ; free virtual = 136817
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.32 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d_large.h:269) in function 'void nnet::shift_right_small_stride<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(FORWARD_REFERENCE (*) [(FORWARD_REFERENCE::filt_height) * (FORWARD_REFERENCE::n_chan)], FORWARD_REFERENCE*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:280).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_large.h:280).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_large.h:280).
Command         transform done; 1115.88 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:26:30 ; elapsed = 00:26:29 . Memory (MB): peak = 2779.531 ; gain = 1991.094 ; free physical = 72068 ; free virtual = 134896
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/hls4ml/example-models/resnet50-hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
