;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, 100
	SLT 10, 8
	ADD 10, 20
	SUB @0, @2
	SPL 700, 200
	ADD 63, -2
	JMZ 70, 20
	JMN 10, 20
	SUB -207, <-120
	ADD 10, 20
	JMN 0, #1
	ADD 10, 20
	ADD 10, 20
	JMN 0, #1
	ADD -30, -24
	ADD -30, -24
	SUB -7, <-120
	SUB @0, @2
	SUB @-127, 100
	SUB @0, @8
	SUB @0, @2
	ADD #421, 103
	JMN 0, #1
	SLT -1, <-20
	SUB @0, @2
	SUB -207, <-120
	ADD 10, 20
	SUB -7, <-120
	ADD 30, 9
	SPL 700, 200
	SPL 700, 200
	ADD 63, -32
	SPL 10, 20
	SUB 0, -0
	SPL 700, 200
	SUB @-127, 100
	SUB -207, <-120
	JMZ 70, 20
	SUB 0, 1
	SPL 0, <402
	SPL 0, <402
	SUB 0, -0
	SUB 0, -0
	SUB #21, 103
	CMP -207, <-120
	CMP -207, <-120
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	MOV -1, <-20
	CMP -209, <-120
	CMP 0, 4
	DJN -1, @-20
	CMP 1, <-23
	JMN @12, #200
	SUB 40, 0
	JMZ 210, 30
	SUB <930, @-2
	SUB 90, @0
	MOV -1, <-20
	ADD -1, <-20
	ADD -1, <-20
	SUB 3, 0
	MOV -1, <-20
	SUB @121, 103
	SUB 0, -0
	SUB 3, 0
	MOV -1, <-20
	SUB @121, 106
	CMP 1, <-23
	SUB 30, 1
	SUB 3, <0
	SUB 20, 10
	SLT 0, 0
	SUB 300, 60
	ADD 230, 609
	MOV -1, <-20
	ADD 210, 31
	SPL 12, #10
	DJN -1, @-20
	JMN 80, #2
	SLT 0, 0
	JMN 0, #2
	DJN 30, 0
	JMN 0, #2
	JMN @12, #200
	JMN @12, #201
	JMN @12, #201
	SLT 30, 0
	SUB @121, 103
	SUB 30, 1
	MOV -7, <-20
	CMP -209, <-120
	CMP -209, <-120
