Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 25 10:52:55 2023
| Host         : zach-330d-01.engr.tamu.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -file tlc_controller_ver1_timing_summary_routed.rpt -pb tlc_controller_ver1_timing_summary_routed.pb -rpx tlc_controller_ver1_timing_summary_routed.rpx -warn_on_violation
| Design       : tlc_controller_ver1
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.268        0.000                      0                   31        0.065        0.000                      0                   31        7.650        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.268        0.000                      0                   31        0.065        0.000                      0                   31        7.650        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.268ns  (required time - arrival time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.909ns (50.300%)  route 0.898ns (49.700%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.886ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.695     0.695 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           3.530     4.225    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.345 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.541     5.886    Clk_IBUF_BUFG
    SLICE_X170Y249       FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y249       FDRE (Prop_fdre_C_Q)         0.308     6.194 r  Count_reg[19]/Q
                         net (fo=5, routed)           0.897     7.091    Count_reg[19]
    SLICE_X170Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.360 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.361    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.421 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.481 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.481    Count_reg[24]_i_1_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.693 r  Count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.693    Count_reg[28]_i_1_n_6
    SLICE_X170Y252       FDRE                                         r  Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.570    20.570 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.956    23.526    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.639 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558    25.197    Clk_IBUF_BUFG
    SLICE_X170Y252       FDRE                                         r  Count_reg[29]/C
                         clock pessimism              0.716    25.913    
                         clock uncertainty           -0.035    25.878    
    SLICE_X170Y252       FDRE (Setup_fdre_C_D)        0.084    25.962    Count_reg[29]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                 18.268    

Slack (MET) :             18.328ns  (required time - arrival time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.849ns (48.593%)  route 0.898ns (51.407%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.886ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.695     0.695 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           3.530     4.225    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.345 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.541     5.886    Clk_IBUF_BUFG
    SLICE_X170Y249       FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y249       FDRE (Prop_fdre_C_Q)         0.308     6.194 r  Count_reg[19]/Q
                         net (fo=5, routed)           0.897     7.091    Count_reg[19]
    SLICE_X170Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.360 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.361    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.421 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.633 r  Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.633    Count_reg[24]_i_1_n_6
    SLICE_X170Y251       FDRE                                         r  Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.570    20.570 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.956    23.526    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.639 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558    25.197    Clk_IBUF_BUFG
    SLICE_X170Y251       FDRE                                         r  Count_reg[25]/C
                         clock pessimism              0.716    25.913    
                         clock uncertainty           -0.035    25.878    
    SLICE_X170Y251       FDRE (Setup_fdre_C_D)        0.084    25.962    Count_reg[25]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                 18.328    

Slack (MET) :             18.343ns  (required time - arrival time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.834ns (48.148%)  route 0.898ns (51.852%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.886ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.695     0.695 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           3.530     4.225    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.345 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.541     5.886    Clk_IBUF_BUFG
    SLICE_X170Y249       FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y249       FDRE (Prop_fdre_C_Q)         0.308     6.194 r  Count_reg[19]/Q
                         net (fo=5, routed)           0.897     7.091    Count_reg[19]
    SLICE_X170Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.360 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.361    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.421 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.481 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.481    Count_reg[24]_i_1_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     7.618 r  Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.618    Count_reg[28]_i_1_n_5
    SLICE_X170Y252       FDRE                                         r  Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.570    20.570 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.956    23.526    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.639 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558    25.197    Clk_IBUF_BUFG
    SLICE_X170Y252       FDRE                                         r  Count_reg[30]/C
                         clock pessimism              0.716    25.913    
                         clock uncertainty           -0.035    25.878    
    SLICE_X170Y252       FDRE (Setup_fdre_C_D)        0.084    25.962    Count_reg[30]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 18.343    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.832ns (48.088%)  route 0.898ns (51.912%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.886ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.695     0.695 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           3.530     4.225    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.345 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.541     5.886    Clk_IBUF_BUFG
    SLICE_X170Y249       FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y249       FDRE (Prop_fdre_C_Q)         0.308     6.194 r  Count_reg[19]/Q
                         net (fo=5, routed)           0.897     7.091    Count_reg[19]
    SLICE_X170Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.360 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.361    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.421 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.481 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.481    Count_reg[24]_i_1_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     7.616 r  Count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.616    Count_reg[28]_i_1_n_7
    SLICE_X170Y252       FDRE                                         r  Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.570    20.570 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.956    23.526    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.639 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558    25.197    Clk_IBUF_BUFG
    SLICE_X170Y252       FDRE                                         r  Count_reg[28]/C
                         clock pessimism              0.716    25.913    
                         clock uncertainty           -0.035    25.878    
    SLICE_X170Y252       FDRE (Setup_fdre_C_D)        0.084    25.962    Count_reg[28]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 18.345    

Slack (MET) :             18.359ns  (required time - arrival time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.818ns (47.665%)  route 0.898ns (52.335%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.886ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.695     0.695 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           3.530     4.225    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.345 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.541     5.886    Clk_IBUF_BUFG
    SLICE_X170Y249       FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y249       FDRE (Prop_fdre_C_Q)         0.308     6.194 r  Count_reg[19]/Q
                         net (fo=5, routed)           0.897     7.091    Count_reg[19]
    SLICE_X170Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.360 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.361    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.421 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     7.602 r  Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.602    Count_reg[24]_i_1_n_4
    SLICE_X170Y251       FDRE                                         r  Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.570    20.570 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.956    23.526    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.639 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558    25.197    Clk_IBUF_BUFG
    SLICE_X170Y251       FDRE                                         r  Count_reg[27]/C
                         clock pessimism              0.716    25.913    
                         clock uncertainty           -0.035    25.878    
    SLICE_X170Y251       FDRE (Setup_fdre_C_D)        0.084    25.962    Count_reg[27]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 18.359    

Slack (MET) :             18.388ns  (required time - arrival time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.789ns (46.765%)  route 0.898ns (53.235%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.886ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.695     0.695 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           3.530     4.225    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.345 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.541     5.886    Clk_IBUF_BUFG
    SLICE_X170Y249       FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y249       FDRE (Prop_fdre_C_Q)         0.308     6.194 r  Count_reg[19]/Q
                         net (fo=5, routed)           0.897     7.091    Count_reg[19]
    SLICE_X170Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.360 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.361    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.573 r  Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.573    Count_reg[20]_i_1_n_6
    SLICE_X170Y250       FDRE                                         r  Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.570    20.570 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.956    23.526    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.639 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558    25.197    Clk_IBUF_BUFG
    SLICE_X170Y250       FDRE                                         r  Count_reg[21]/C
                         clock pessimism              0.716    25.913    
                         clock uncertainty           -0.035    25.878    
    SLICE_X170Y250       FDRE (Setup_fdre_C_D)        0.084    25.962    Count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                 18.388    

Slack (MET) :             18.403ns  (required time - arrival time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.774ns (46.288%)  route 0.898ns (53.712%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.886ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.695     0.695 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           3.530     4.225    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.345 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.541     5.886    Clk_IBUF_BUFG
    SLICE_X170Y249       FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y249       FDRE (Prop_fdre_C_Q)         0.308     6.194 r  Count_reg[19]/Q
                         net (fo=5, routed)           0.897     7.091    Count_reg[19]
    SLICE_X170Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.360 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.361    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.421 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     7.558 r  Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.558    Count_reg[24]_i_1_n_5
    SLICE_X170Y251       FDRE                                         r  Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.570    20.570 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.956    23.526    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.639 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558    25.197    Clk_IBUF_BUFG
    SLICE_X170Y251       FDRE                                         r  Count_reg[26]/C
                         clock pessimism              0.716    25.913    
                         clock uncertainty           -0.035    25.878    
    SLICE_X170Y251       FDRE (Setup_fdre_C_D)        0.084    25.962    Count_reg[26]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 18.403    

Slack (MET) :             18.405ns  (required time - arrival time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.772ns (46.223%)  route 0.898ns (53.777%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.886ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.695     0.695 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           3.530     4.225    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.345 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.541     5.886    Clk_IBUF_BUFG
    SLICE_X170Y249       FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y249       FDRE (Prop_fdre_C_Q)         0.308     6.194 r  Count_reg[19]/Q
                         net (fo=5, routed)           0.897     7.091    Count_reg[19]
    SLICE_X170Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.360 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.361    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.421 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.421    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     7.556 r  Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.556    Count_reg[24]_i_1_n_7
    SLICE_X170Y251       FDRE                                         r  Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.570    20.570 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.956    23.526    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.639 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558    25.197    Clk_IBUF_BUFG
    SLICE_X170Y251       FDRE                                         r  Count_reg[24]/C
                         clock pessimism              0.716    25.913    
                         clock uncertainty           -0.035    25.878    
    SLICE_X170Y251       FDRE (Setup_fdre_C_D)        0.084    25.962    Count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 18.405    

Slack (MET) :             18.419ns  (required time - arrival time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.758ns (45.769%)  route 0.898ns (54.231%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.886ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.695     0.695 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           3.530     4.225    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.345 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.541     5.886    Clk_IBUF_BUFG
    SLICE_X170Y249       FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y249       FDRE (Prop_fdre_C_Q)         0.308     6.194 r  Count_reg[19]/Q
                         net (fo=5, routed)           0.897     7.091    Count_reg[19]
    SLICE_X170Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.360 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.361    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     7.542 r  Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.542    Count_reg[20]_i_1_n_4
    SLICE_X170Y250       FDRE                                         r  Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.570    20.570 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.956    23.526    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.639 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558    25.197    Clk_IBUF_BUFG
    SLICE_X170Y250       FDRE                                         r  Count_reg[23]/C
                         clock pessimism              0.716    25.913    
                         clock uncertainty           -0.035    25.878    
    SLICE_X170Y250       FDRE (Setup_fdre_C_D)        0.084    25.962    Count_reg[23]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 18.419    

Slack (MET) :             18.463ns  (required time - arrival time)
  Source:                 Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.714ns (44.288%)  route 0.898ns (55.712%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.886ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.695     0.695 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           3.530     4.225    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     4.345 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.541     5.886    Clk_IBUF_BUFG
    SLICE_X170Y249       FDRE                                         r  Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y249       FDRE (Prop_fdre_C_Q)         0.308     6.194 r  Count_reg[19]/Q
                         net (fo=5, routed)           0.897     7.091    Count_reg[19]
    SLICE_X170Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.269     7.360 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.361    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     7.498 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.498    Count_reg[20]_i_1_n_5
    SLICE_X170Y250       FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.570    20.570 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.956    23.526    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.639 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.558    25.197    Clk_IBUF_BUFG
    SLICE_X170Y250       FDRE                                         r  Count_reg[22]/C
                         clock pessimism              0.716    25.913    
                         clock uncertainty           -0.035    25.878    
    SLICE_X170Y250       FDRE (Setup_fdre_C_D)        0.084    25.962    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         25.962    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 18.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.347ns (75.992%)  route 0.110ns (24.008%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.684    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.710 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.614     2.324    Clk_IBUF_BUFG
    SLICE_X170Y246       FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y246       FDRE (Prop_fdre_C_Q)         0.118     2.442 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.551    Count_reg_n_0_[6]
    SLICE_X170Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.658 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.658    Count_reg[4]_i_1_n_0
    SLICE_X170Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.685 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.685    Count_reg[8]_i_1_n_0
    SLICE_X170Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.712 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.712    Count_reg[12]_i_1_n_0
    SLICE_X170Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.739 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.740    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.781 r  Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.781    Count_reg[20]_i_1_n_7
    SLICE_X170Y250       FDRE                                         r  Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.897     2.159    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.189 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.922     3.111    Clk_IBUF_BUFG
    SLICE_X170Y250       FDRE                                         r  Count_reg[20]/C
                         clock pessimism             -0.487     2.624    
    SLICE_X170Y250       FDRE (Hold_fdre_C_D)         0.092     2.716    Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.359ns (76.607%)  route 0.110ns (23.393%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.684    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.710 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.614     2.324    Clk_IBUF_BUFG
    SLICE_X170Y246       FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y246       FDRE (Prop_fdre_C_Q)         0.118     2.442 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.551    Count_reg_n_0_[6]
    SLICE_X170Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.658 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.658    Count_reg[4]_i_1_n_0
    SLICE_X170Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.685 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.685    Count_reg[8]_i_1_n_0
    SLICE_X170Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.712 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.712    Count_reg[12]_i_1_n_0
    SLICE_X170Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.739 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.740    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.793 r  Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.793    Count_reg[20]_i_1_n_5
    SLICE_X170Y250       FDRE                                         r  Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.897     2.159    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.189 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.922     3.111    Clk_IBUF_BUFG
    SLICE_X170Y250       FDRE                                         r  Count_reg[22]/C
                         clock pessimism             -0.487     2.624    
    SLICE_X170Y250       FDRE (Hold_fdre_C_D)         0.092     2.716    Count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.366ns (76.951%)  route 0.110ns (23.049%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.684    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.710 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.614     2.324    Clk_IBUF_BUFG
    SLICE_X170Y246       FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y246       FDRE (Prop_fdre_C_Q)         0.118     2.442 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.551    Count_reg_n_0_[6]
    SLICE_X170Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.658 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.658    Count_reg[4]_i_1_n_0
    SLICE_X170Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.685 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.685    Count_reg[8]_i_1_n_0
    SLICE_X170Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.712 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.712    Count_reg[12]_i_1_n_0
    SLICE_X170Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.739 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.740    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.800 r  Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.800    Count_reg[20]_i_1_n_6
    SLICE_X170Y250       FDRE                                         r  Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.897     2.159    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.189 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.922     3.111    Clk_IBUF_BUFG
    SLICE_X170Y250       FDRE                                         r  Count_reg[21]/C
                         clock pessimism             -0.487     2.624    
    SLICE_X170Y250       FDRE (Hold_fdre_C_D)         0.092     2.716    Count_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.373ns (77.286%)  route 0.110ns (22.714%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.684    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.710 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.614     2.324    Clk_IBUF_BUFG
    SLICE_X170Y246       FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y246       FDRE (Prop_fdre_C_Q)         0.118     2.442 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.551    Count_reg_n_0_[6]
    SLICE_X170Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.658 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.658    Count_reg[4]_i_1_n_0
    SLICE_X170Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.685 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.685    Count_reg[8]_i_1_n_0
    SLICE_X170Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.712 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.712    Count_reg[12]_i_1_n_0
    SLICE_X170Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.739 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.740    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     2.807 r  Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.807    Count_reg[20]_i_1_n_4
    SLICE_X170Y250       FDRE                                         r  Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.897     2.159    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.189 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.922     3.111    Clk_IBUF_BUFG
    SLICE_X170Y250       FDRE                                         r  Count_reg[23]/C
                         clock pessimism             -0.487     2.624    
    SLICE_X170Y250       FDRE (Hold_fdre_C_D)         0.092     2.716    Count_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.374ns (77.333%)  route 0.110ns (22.667%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.684    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.710 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.614     2.324    Clk_IBUF_BUFG
    SLICE_X170Y246       FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y246       FDRE (Prop_fdre_C_Q)         0.118     2.442 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.551    Count_reg_n_0_[6]
    SLICE_X170Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.658 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.658    Count_reg[4]_i_1_n_0
    SLICE_X170Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.685 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.685    Count_reg[8]_i_1_n_0
    SLICE_X170Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.712 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.712    Count_reg[12]_i_1_n_0
    SLICE_X170Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.739 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.740    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.767 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.808 r  Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.808    Count_reg[24]_i_1_n_7
    SLICE_X170Y251       FDRE                                         r  Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.897     2.159    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.189 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.922     3.111    Clk_IBUF_BUFG
    SLICE_X170Y251       FDRE                                         r  Count_reg[24]/C
                         clock pessimism             -0.487     2.624    
    SLICE_X170Y251       FDRE (Hold_fdre_C_D)         0.092     2.716    Count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.386ns (77.881%)  route 0.110ns (22.119%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.684    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.710 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.614     2.324    Clk_IBUF_BUFG
    SLICE_X170Y246       FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y246       FDRE (Prop_fdre_C_Q)         0.118     2.442 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.551    Count_reg_n_0_[6]
    SLICE_X170Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.658 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.658    Count_reg[4]_i_1_n_0
    SLICE_X170Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.685 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.685    Count_reg[8]_i_1_n_0
    SLICE_X170Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.712 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.712    Count_reg[12]_i_1_n_0
    SLICE_X170Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.739 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.740    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.767 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.820 r  Count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.820    Count_reg[24]_i_1_n_5
    SLICE_X170Y251       FDRE                                         r  Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.897     2.159    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.189 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.922     3.111    Clk_IBUF_BUFG
    SLICE_X170Y251       FDRE                                         r  Count_reg[26]/C
                         clock pessimism             -0.487     2.624    
    SLICE_X170Y251       FDRE (Hold_fdre_C_D)         0.092     2.716    Count_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.393ns (78.190%)  route 0.110ns (21.810%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.684    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.710 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.614     2.324    Clk_IBUF_BUFG
    SLICE_X170Y246       FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y246       FDRE (Prop_fdre_C_Q)         0.118     2.442 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.551    Count_reg_n_0_[6]
    SLICE_X170Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.658 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.658    Count_reg[4]_i_1_n_0
    SLICE_X170Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.685 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.685    Count_reg[8]_i_1_n_0
    SLICE_X170Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.712 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.712    Count_reg[12]_i_1_n_0
    SLICE_X170Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.739 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.740    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.767 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.827 r  Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.827    Count_reg[24]_i_1_n_6
    SLICE_X170Y251       FDRE                                         r  Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.897     2.159    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.189 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.922     3.111    Clk_IBUF_BUFG
    SLICE_X170Y251       FDRE                                         r  Count_reg[25]/C
                         clock pessimism             -0.487     2.624    
    SLICE_X170Y251       FDRE (Hold_fdre_C_D)         0.092     2.716    Count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.400ns (78.489%)  route 0.110ns (21.511%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.684    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.710 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.614     2.324    Clk_IBUF_BUFG
    SLICE_X170Y246       FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y246       FDRE (Prop_fdre_C_Q)         0.118     2.442 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.551    Count_reg_n_0_[6]
    SLICE_X170Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.658 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.658    Count_reg[4]_i_1_n_0
    SLICE_X170Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.685 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.685    Count_reg[8]_i_1_n_0
    SLICE_X170Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.712 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.712    Count_reg[12]_i_1_n_0
    SLICE_X170Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.739 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.740    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.767 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     2.834 r  Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.834    Count_reg[24]_i_1_n_4
    SLICE_X170Y251       FDRE                                         r  Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.897     2.159    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.189 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.922     3.111    Clk_IBUF_BUFG
    SLICE_X170Y251       FDRE                                         r  Count_reg[27]/C
                         clock pessimism             -0.487     2.624    
    SLICE_X170Y251       FDRE (Hold_fdre_C_D)         0.092     2.716    Count_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.401ns (78.531%)  route 0.110ns (21.469%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.684    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.710 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.614     2.324    Clk_IBUF_BUFG
    SLICE_X170Y246       FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y246       FDRE (Prop_fdre_C_Q)         0.118     2.442 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.551    Count_reg_n_0_[6]
    SLICE_X170Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.658 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.658    Count_reg[4]_i_1_n_0
    SLICE_X170Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.685 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.685    Count_reg[8]_i_1_n_0
    SLICE_X170Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.712 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.712    Count_reg[12]_i_1_n_0
    SLICE_X170Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.739 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.740    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.767 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.794 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.794    Count_reg[24]_i_1_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.835 r  Count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.835    Count_reg[28]_i_1_n_7
    SLICE_X170Y252       FDRE                                         r  Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.897     2.159    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.189 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.922     3.111    Clk_IBUF_BUFG
    SLICE_X170Y252       FDRE                                         r  Count_reg[28]/C
                         clock pessimism             -0.487     2.624    
    SLICE_X170Y252       FDRE (Hold_fdre_C_D)         0.092     2.716    Count_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.413ns (79.024%)  route 0.110ns (20.976%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.588     1.684    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.710 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.614     2.324    Clk_IBUF_BUFG
    SLICE_X170Y246       FDRE                                         r  Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y246       FDRE (Prop_fdre_C_Q)         0.118     2.442 r  Count_reg[6]/Q
                         net (fo=1, routed)           0.109     2.551    Count_reg_n_0_[6]
    SLICE_X170Y246       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.658 r  Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.658    Count_reg[4]_i_1_n_0
    SLICE_X170Y247       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.685 r  Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.685    Count_reg[8]_i_1_n_0
    SLICE_X170Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.712 r  Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.712    Count_reg[12]_i_1_n_0
    SLICE_X170Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.739 r  Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.740    Count_reg[16]_i_1_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.767 r  Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.767    Count_reg[20]_i_1_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.794 r  Count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.794    Count_reg[24]_i_1_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.847 r  Count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.847    Count_reg[28]_i_1_n_5
    SLICE_X170Y252       FDRE                                         r  Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K17                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.897     2.159    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.189 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.922     3.111    Clk_IBUF_BUFG
    SLICE_X170Y252       FDRE                                         r  Count_reg[30]/C
                         clock pessimism             -0.487     2.624    
    SLICE_X170Y252       FDRE (Hold_fdre_C_D)         0.092     2.716    Count_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y0   Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X173Y251  FSM/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X170Y245  Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X170Y247  Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X170Y247  Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X170Y248  Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X170Y248  Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X170Y248  Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X170Y248  Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X170Y249  Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         12.000      11.600     SLICE_X173Y251  FSM/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         12.000      11.600     SLICE_X173Y251  FSM/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         12.000      11.650     SLICE_X170Y245  Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         12.000      11.650     SLICE_X170Y247  Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         12.000      11.650     SLICE_X170Y247  Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         12.000      11.650     SLICE_X170Y248  Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         12.000      11.650     SLICE_X170Y248  Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         12.000      11.650     SLICE_X170Y248  Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         12.000      11.650     SLICE_X170Y248  Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         12.000      11.650     SLICE_X170Y249  Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         8.000       7.650      SLICE_X170Y245  Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         8.000       7.650      SLICE_X170Y245  Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         8.000       7.650      SLICE_X170Y245  Count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         8.000       7.650      SLICE_X170Y245  Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         8.000       7.650      SLICE_X170Y246  Count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         8.000       7.650      SLICE_X170Y246  Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         8.000       7.650      SLICE_X170Y246  Count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         8.000       7.650      SLICE_X170Y246  Count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         8.000       7.650      SLICE_X170Y247  Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         8.000       7.650      SLICE_X170Y247  Count_reg[11]/C



