* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Apr 19 2025 16:01:09

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  98
    LUTs:                 240
    RAMs:                 0
    IOBs:                 95
    GBs:                  2
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 240/3520
        Combinational Logic Cells: 142      out of   3520      4.03409%
        Sequential Logic Cells:    98       out of   3520      2.78409%
        Logic Tiles:               140      out of   440       31.8182%
    Registers: 
        Logic Registers:           98       out of   3520      2.78409%
        IO Registers:              0        out of   880       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                13       out of   107       12.1495%
        Output Pins:               16       out of   107       14.9533%
        InOut Pins:                66       out of   107       61.6822%
    Global Buffers:                2        out of   8         25%
    PLLs:                          1        out of   2         50%

IO Bank Utilization:
--------------------
    Bank 3: 27       out of   28        96.4286%
    Bank 1: 29       out of   29        100%
    Bank 0: 24       out of   27        88.8889%
    Bank 2: 15       out of   23        65.2174%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                                -----------    
    34          Input      SB_LVCMOS    No       3        Simple Input                               RESETn         
    37          Input      SB_LVCMOS    Yes      2        Simple Input                               A_040[0]       
    38          Input      SB_LVCMOS    Yes      2        Simple Input                               A_040[1]       
    42          Input      SB_LVCMOS    No       2        Simple Input                               PORTSIZE       
    43          Input      SB_LVCMOS    Yes      2        Simple Input                               TEAn           
    44          Input      SB_LVCMOS    No       2        Simple Input                               TCIn           
    48          Input      SB_LVCMOS    No       2        Simple Input                               LBENn          
    55          Input      SB_LVCMOS    No       2        Simple Input                               TBIn           
    96          Input      SB_LVCMOS    Yes      1        Simple Input                               BGn            
    97          Input      SB_LVCMOS    No       1        Simple Input                               RnW            
    120         Input      SB_LVCMOS    No       0        Simple Input                               SIZ[1]         
    121         Input      SB_LVCMOS    No       0        Simple Input                               SIZ[0]         
    125         Input      SB_LVCMOS    No       0        Simple Input                               TS_CPUn        

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                                -----------    
    21          Output     SB_LVCMOS    No       3        Simple Output                              CLK40C         
    39          Output     SB_LVCMOS    Yes      2        Simple Output                              A_AMIGA[0]     
    41          Output     SB_LVCMOS    Yes      2        Simple Output                              A_AMIGA[1]     
    45          Output     SB_LVCMOS    No       2        Simple Output                              TSn            
    49          Output     SB_LVCMOS    No       2        Simple Output                              CLK40B         
    52          Output     SB_LVCMOS    No       2        Simple Output                              CLKRAMB        
    56          Output     SB_LVCMOS    No       2        Simple Output                              CLKRAMA        
    64          Output     SB_LVCMOS    No       2        Simple Output                              TBI_CPUn       
    93          Output     SB_LVCMOS    No       1        Simple Output                              CLK40A         
    94          Output     SB_LVCMOS    No       1        Simple Output                              CLK80_CPU      
    101         Output     SB_LVCMOS    No       1        Simple Output                              TCI_CPUn       
    102         Output     SB_LVCMOS    Yes      1        Simple Output                              CPUBGn         
    122         Output     SB_LVCMOS    No       0        Simple Output                              TEA_CPUn       
    134         Output     SB_LVCMOS    No       0        Simple Output                              DMAn           
    135         Output     SB_LVCMOS    No       0        Simple Output                              BUFENn         
    136         Output     SB_LVCMOS    No       0        Simple Output                              BUFDIR         

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                                -----------    
    1           InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_UU_AMIGA[5]  
    2           InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_UM_AMIGA[6]  
    3           InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_UM_AMIGA[4]  
    4           InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_UM_AMIGA[7]  
    7           InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_UM_AMIGA[3]  
    8           InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_UU_AMIGA[1]  
    9           InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LM_AMIGA[6]  
    10          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LM_AMIGA[7]  
    11          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_UM_AMIGA[1]  
    12          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LM_AMIGA[5]  
    15          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_UM_AMIGA[2]  
    16          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LM_AMIGA[4]  
    17          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_UM_AMIGA[0]  
    18          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LM_AMIGA[2]  
    19          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LM_AMIGA[3]  
    22          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LM_AMIGA[1]  
    23          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LM_AMIGA[0]  
    24          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LL_AMIGA[7]  
    25          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LL_AMIGA[5]  
    26          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LL_AMIGA[6]  
    28          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LL_AMIGA[1]  
    29          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LL_AMIGA[4]  
    31          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LL_AMIGA[2]  
    32          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LL_AMIGA[3]  
    33          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  D_LL_AMIGA[0]  
    47          InOut      SB_LVCMOS    Yes      2        Simple Input Output Tristatable by Enable  TACKn          
    73          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LL_040[3]    
    74          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LL_040[0]    
    75          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LL_040[1]    
    76          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LL_040[4]    
    78          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LL_040[2]    
    79          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LL_040[5]    
    80          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LL_040[6]    
    81          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LL_040[7]    
    82          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LM_040[0]    
    83          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LM_040[1]    
    84          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LM_040[2]    
    85          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LM_040[3]    
    87          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LM_040[4]    
    88          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_UM_040[0]    
    90          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LM_040[5]    
    91          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_UM_040[2]    
    95          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_UM_040[6]    
    98          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LM_040[6]    
    99          InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_LM_040[7]    
    104         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_UM_040[1]    
    105         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_UM_040[7]    
    106         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_UM_040[3]    
    107         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  D_UU_040[1]    
    110         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UM_040[4]    
    112         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_040[3]    
    113         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_040[5]    
    114         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UM_040[5]    
    115         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_040[6]    
    116         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_040[7]    
    117         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_040[0]    
    118         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_040[2]    
    119         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_040[4]    
    124         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  TAn            
    137         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_AMIGA[4]  
    138         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_AMIGA[0]  
    139         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_AMIGA[2]  
    141         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UM_AMIGA[5]  
    142         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_AMIGA[6]  
    143         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_AMIGA[7]  
    144         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  D_UU_AMIGA[3]  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                      
    -------------  -------  ---------  ------  -----------                      
    6              3                   76      RESETn_c_i_g                     
    3              3                   65      U111_CYCLE_SM.CYCLE_STATE_0_g_0  


Router Summary:
---------------
    Status:  Successful
    Runtime: 12 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     1983 out of 146184      1.35651%
                          Span 4      815 out of  29696      2.74448%
                         Span 12      441 out of   5632      7.83026%
                  Global network        4 out of      8      50%
      Vertical Inter-LUT Connect       11 out of   6720      0.16369%

