
---------- Begin Simulation Statistics ----------
final_tick                               1174258636500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174307                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869808                       # Number of bytes of host memory used
host_op_rate                                   177536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11904.28                       # Real time elapsed on the host
host_tick_rate                               45424940                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2075000003                       # Number of instructions simulated
sim_ops                                    2113443322                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.540751                       # Number of seconds simulated
sim_ticks                                540750989250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1846                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.970365                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     275655695                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    275737409                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     44904396                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    443414105                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          237                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          237                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     453299592                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       6923796                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       612846132                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      659426712                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     44904152                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        165659563                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     43863819                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   1235658478                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000097242                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1000222078                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    895920463                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.116418                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.071504                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    540157515     60.29%     60.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    164883315     18.40%     78.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     80073869      8.94%     87.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     12945840      1.44%     89.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10157421      1.13%     90.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     24167584      2.70%     92.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     13722351      1.53%     94.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      5948749      0.66%     95.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     43863819      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    895920463                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       100978                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       879267335                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           266370576                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    697577140     69.74%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        14855      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          856      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt         4280      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult         1712      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc         1712      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc         2568      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt         1712      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    266370576     26.63%     96.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     36246667      3.62%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1000222078                       # Class of committed instruction
system.switch_cpus_1.commit.refs            302617243                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts           12840                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1000124836                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.081502                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.081502                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    142409154                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    263457852                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   2593738475                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      396838802                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       461560238                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     44910221                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts          713                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     35783378                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         453299592                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       456757230                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           555966247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     18536553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           2711389118                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          371                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      89820944                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.419139                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    480624704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    282579491                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.507059                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1081501801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.518616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.036486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      527916140     48.81%     48.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       64986973      6.01%     54.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       56165465      5.19%     60.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       78476572      7.26%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       34578263      3.20%     70.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       65370863      6.04%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       91755331      8.48%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        2576668      0.24%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      159675526     14.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1081501801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                   177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     58648130                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      245828348                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              235189                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.721622                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          608473659                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         67428227                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     141154556                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    599769793                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       339581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     81666823                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2235756972                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    541045432                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     76574284                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1861937746                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       509416                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       202509                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     44910221                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       734191                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      2517989                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      1747487                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        57676                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         9678                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         2813                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    333399217                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     45420156                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         9678                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     23063063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     35585067                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1842827849                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1759105796                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.570824                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1051930798                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.626540                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1782808937                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2547438386                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1469920563                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.924640                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.924640                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           55      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1296178519     66.86%     66.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        19970      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          876      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         4831      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult         1810      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc         1827      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc         3373      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt         1767      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    571430568     29.48%     96.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     70868434      3.66%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1938512030                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           8953499                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.004619                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1443365     16.12%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult          189      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7215829     80.59%     96.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       294116      3.28%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1947450990                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4970382253                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1759091373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   3470907210                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2235521698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1938512030                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           85                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   1235396947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2931861                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    831467885                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1081501801                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.792426                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.961558                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    458556431     42.40%     42.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    111819010     10.34%     52.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    140975632     13.04%     65.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    131036862     12.12%     77.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    115933217     10.72%     88.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     73657719      6.81%     95.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     31827130      2.94%     98.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12919473      1.19%     99.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4776327      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1081501801                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.792426                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses        14484                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads        28968                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses        14423                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes        20384                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     18818866                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     11446656                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    599769793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     81666823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1327293231                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes        10272                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1081501978                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     141408318                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1197398055                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       881408                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      420002724                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       880573                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          757                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4299616840                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2469420780                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2954127621                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       473226095                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents          238                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     44910221                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      1930427                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1756729560                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   3335270975                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        24009                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         4112                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         4866161                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups        16678                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         3087937200                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4659939685                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads          13464                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes         13558                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21528371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     43056742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          121                       # Transaction distribution
system.membus.trans_dist::CleanEvict              817                       # Transaction distribution
system.membus.trans_dist::ReadExReq               717                       # Transaction distribution
system.membus.trans_dist::ReadExResp              717                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           191                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        65856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   65856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               908                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     908    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 908                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2548500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4814000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1174258636500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1174258636500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21309761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12047236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           30                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9482043                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           218610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          218610                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            30                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21309731                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     64585023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              64585113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2148829184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2148833024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             938                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21529309                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21529309    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21529309                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        33575516000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32292511500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             45000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data     21527463                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21527463                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data     21527463                       # number of overall hits
system.l2.overall_hits::total                21527463                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data          878                       # number of demand (read+write) misses
system.l2.demand_misses::total                    908                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           30                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data          878                       # number of overall misses
system.l2.overall_misses::total                   908                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      2680000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data     70523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         73203000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      2680000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data     70523000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        73203000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     21528341                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21528371                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     21528341                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21528371                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.000041                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000042                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.000041                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000042                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 89333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 80322.323462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80620.044053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 89333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 80322.323462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80620.044053                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 121                       # number of writebacks
system.l2.writebacks::total                       121                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data          878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               908                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data          878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              908                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      2380000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data     61743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     64123000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      2380000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data     61743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     64123000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.000041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000042                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.000041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000042                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70322.323462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70620.044053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70322.323462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70620.044053                       # average overall mshr miss latency
system.l2.replacements                            938                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12047115                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12047115                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12047115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12047115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       217893                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                217893                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data          717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 717                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data     55691000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      55691000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       218610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            218610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.003280                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003280                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 77672.245467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77672.245467                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data          717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     48521000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     48521000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.003280                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003280                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 67672.245467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67672.245467                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      2680000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2680000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      2380000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2380000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     21309570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21309570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data          161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data     14832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     21309731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21309731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.000008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 92124.223602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92124.223602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data     13222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.000008                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82124.223602                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82124.223602                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l2.tags.total_refs                    71835755                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     66474                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1080.659431                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      88.745394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst               66                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64759.643161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data           45                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    25.745394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   550.866051                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.008406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65520                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 688908810                       # Number of tag accesses
system.l2.tags.data_accesses                688908810                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        56192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              58112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data          878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          121                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                121                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data       103915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                107465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          14321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                14321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          14321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data       103915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               121786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples       878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.882103514750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              140828                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 98                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         908                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        121                       # Number of write requests accepted
system.mem_ctrls.readBursts                       908                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                2                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9798000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                26823000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10790.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29540.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      667                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      35                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   908                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.929032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.087528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.417746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          168     54.19%     54.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           59     19.03%     73.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      6.13%     79.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      5.16%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      5.48%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.58%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      5.16%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.61%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      0.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          310                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     149.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    138.693347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.143919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  58112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   58112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  590295390500                       # Total gap between requests
system.mem_ctrls.avgGap                  573659271.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        56192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3550.617637635695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 103914.742861471343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12308.807810470409                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data          878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          121                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1145000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data     25678000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8718469587250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     38166.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29246.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 72053467663.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1092420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               580635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3562860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             219240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42686133360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7994763000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     200915948160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       251602299675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.283106                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 522262450000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18056740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    431813000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1120980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               595815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2920260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             323640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42686133360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7972530150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     200934670560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       251598294765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.275699                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 522311386750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18056740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    382862500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000007620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    456757194                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1531764816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000007620                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    456757194                       # number of overall hits
system.cpu.icache.overall_hits::total      1531764816                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          857                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           36                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            893                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          857                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           36                       # number of overall misses
system.cpu.icache.overall_misses::total           893                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      3130000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3130000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      3130000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3130000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000008477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    456757230                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1531765709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000008477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    456757230                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1531765709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 86944.444444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3505.039194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 86944.444444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3505.039194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          378                       # number of writebacks
system.cpu.icache.writebacks::total               378                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      2727500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2727500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      2727500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2727500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 90916.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90916.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 90916.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90916.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    378                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000007620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    456757194                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1531764816                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          857                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           36                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           893                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      3130000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3130000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000008477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    456757230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1531765709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 86944.444444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3505.039194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      2727500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2727500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 90916.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90916.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.069793                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1531765703                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               887                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1726906.091319                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.213932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    11.855861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.023156                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6127063723                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6127063723                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    309931856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     21328217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    513258639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        844518712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    309939665                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     21328217                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    513258639                       # number of overall hits
system.cpu.dcache.overall_hits::total       844526521                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16679166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1385118                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     47779660                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       65843944                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16679316                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1385118                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     47779660                       # number of overall misses
system.cpu.dcache.overall_misses::total      65844094                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  18009975000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 533824595598                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 551834570598                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  18009975000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 533824595598                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 551834570598                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    326611022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22713335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    561038299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    910362656                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    326618981                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22713335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    561038299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    910370615                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.051067                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.060983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.085163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.072327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.051067                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.060983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.085163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072327                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13002.484265                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 11172.632781                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8380.946479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13002.484265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 11172.632781                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8380.927386                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     19913342                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1741                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2730702                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.292389                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   217.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     23020415                       # number of writebacks
system.cpu.dcache.writebacks::total          23020415                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     26251319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26251319                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     26251319                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26251319                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1385118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     21528341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     22913459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1385118                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     21528341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     22913459                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16624857000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 264760829327                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 281385686327                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16624857000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 264760829327                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 281385686327                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.060983                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.038372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025170                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.060983                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.038372                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025169                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12002.484265                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 12298.245802                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12280.367025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12002.484265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 12298.245802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12280.367025                       # average overall mshr miss latency
system.cpu.dcache.replacements               39592274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    255174215                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     18627771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    477279409                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       751081395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     15750559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1370923                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     47512223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      64633705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  17822995000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 530374698000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 548197693000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    270924774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19998694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    524791632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    815715100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.068551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.090535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.079236                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13000.726518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 11162.910605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8481.607127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     26202491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26202491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1370923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     21309732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     22680655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16452072000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 262065862000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 278517934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.068551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.040606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027805                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12000.726518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 12297.942649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12279.977540                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     54757641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2700446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     35979230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       93437317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       805735                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14195                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       267437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1087367                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    186980000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3449897598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3636877598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     55563376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2714641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     36246667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     94524684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.005229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.007378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13172.243748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 12899.851546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3344.664311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        48828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        48828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       218609                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    172785000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   2694967327                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2867752327                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.006031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12172.243748                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 12327.796783                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12318.312087                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7809                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7809                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          150                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          150                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         7959                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         7959                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data       122872                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       122872                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       122872                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       122872                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          133                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          140                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data           70                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           81                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       865500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       865500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.076389                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.366516                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 12364.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10685.185185                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data           70                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data          144                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          144                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996979                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           884119591                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          39592786                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.330320                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   227.788566                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    49.517627                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   234.690786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.444900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.096714                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.458380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3681076706                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3681076706                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1174258636500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 519158506000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 655100130500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
