CVE Number : CVE-2017-12154
Commit Message : 
kvm: nVMX: Don't allow L2 to access the hardware CR8
Commit Details : 
If L1 does not specify the "use TPR shadow" VM-execution control in
vmcs12, then L0 must specify the "CR8-load exiting" and "CR8-store
exiting" VM-execution controls in vmcs02. Failure to do so will give
the L2 VM unrestricted read/write access to the hardware CR8.

This fixes CVE-2017-12154.

Signed-off-by: Jim Mattson <jmattson@google.com>
Reviewed-by: David Hildenbrand <david@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>

Before patch : 
 	if (exec_control & CPU_BASED_TPR_SHADOW) {
 		vmcs_write64(VIRTUAL_APIC_PAGE_ADDR,  1ull);
 		vmcs_write32(TPR_THRESHOLD, vmcs12 >tpr_threshold);
 	}
 
 	/*
After patch : 
 	if (exec_control & CPU_BASED_TPR_SHADOW) {
 		vmcs_write64(VIRTUAL_APIC_PAGE_ADDR,  1ull);
 		vmcs_write32(TPR_THRESHOLD, vmcs12 >tpr_threshold);
 	} else {
 #ifdef CONFIG_X86_64
 		exec_control |= CPU_BASED_CR8_LOAD_EXITING |
 				CPU_BASED_CR8_STORE_EXITING;
 #endif
 	}
 
 	/*
