{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686341317203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686341317204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  9 22:08:37 2023 " "Processing started: Fri Jun  9 22:08:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686341317204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341317204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off licznikMHS -c licznikMHS " "Command: quartus_map --read_settings_files=on --write_settings_files=off licznikMHS -c licznikMHS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341317204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686341317551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686341317551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayhex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayHEX-behaviour " "Found design unit 1: displayHEX-behaviour" {  } { { "displayHEX.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/displayHEX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686341323532 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayHEX " "Found entity 1: displayHEX" {  } { { "displayHEX.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/displayHEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686341323532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341323532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayhex3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayHEX3-behaviour " "Found design unit 1: displayHEX3-behaviour" {  } { { "displayHEX3.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/displayHEX3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686341323533 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayHEX3 " "Found entity 1: displayHEX3" {  } { { "displayHEX3.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/displayHEX3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686341323533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341323533 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" licznikMHS.vhd(16) " "VHDL syntax error at licznikMHS.vhd(16) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "licznikMHS.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/licznikMHS.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341323535 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" licznikMHS.vhd(33) " "VHDL syntax error at licznikMHS.vhd(33) near text \"component\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "licznikMHS.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/licznikMHS.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341323536 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" licznikMHS.vhd(40) " "VHDL syntax error at licznikMHS.vhd(40) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "licznikMHS.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/licznikMHS.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341323536 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"hrs\";  expecting \"then\" licznikMHS.vhd(57) " "VHDL syntax error at licznikMHS.vhd(57) near text \"hrs\";  expecting \"then\"" {  } { { "licznikMHS.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/licznikMHS.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341323536 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" licznikMHS.vhd(65) " "VHDL syntax error at licznikMHS.vhd(65) near text \"if\";  expecting \"process\"" {  } { { "licznikMHS.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/licznikMHS.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341323536 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "licznikMHS licznikMHS.vhd(84) " "VHDL syntax error at licznikMHS.vhd(84): name used in construct must match previously specified name \"licznikMHS\"" {  } { { "licznikMHS.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/licznikMHS.vhd" 84 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686341323536 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "licznikMHS licznikMHS.vhd(6) " "Ignored construct licznikMHS at licznikMHS.vhd(6) due to previous errors" {  } { { "licznikMHS.vhd" "" { Text "C:/intelFPGA_lite/LicznikMHS/licznikMHS.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1686341323536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licznikmhs.vhd 0 0 " "Found 0 design units, including 0 entities, in source file licznikmhs.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341323536 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686341323604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun  9 22:08:43 2023 " "Processing ended: Fri Jun  9 22:08:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686341323604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686341323604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686341323604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341323604 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686341324179 ""}
