================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.4
  Build 1733598 on Wed Dec 14 22:59:20 MST 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-72-generic) on Mon Apr 24 21:00:17 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_int'

# ****************************************************************************
# 4x4 Matrix
# ****************************************************************************

INFO: [HLS 200-10] Opening project '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_int/hls_matmul_int'.
INFO: [HLS 200-10] Adding design file 'matmul.h' to the project
INFO: [HLS 200-10] Adding design file 'matmul.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'matmul_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_int/hls_matmul_int/matmul_1b_4x4'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../matmul_test.cpp in debug mode
   Compiling ../../../../matmul.cpp in debug mode
   Generating csim.exe
1 2 3 4 
2 3 4 5 
3 4 5 6 
4 5 6 7 
5 6 7 8 
6 7 8 9 
7 8 9 10 
8 9 10 11 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

Test Passes:INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 328.277 ; gain = 12.586 ; free physical = 11549 ; free virtual = 16507
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 328.277 ; gain = 12.586 ; free physical = 11549 ; free virtual = 16508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 328.277 ; gain = 12.586 ; free physical = 11549 ; free virtual = 16507
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 328.277 ; gain = 12.586 ; free physical = 11549 ; free virtual = 16507
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:20) in function 'matmul_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Row' (matmul.cpp:27) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Col' (matmul.cpp:32) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matmul.cpp:37) in function 'matmul_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matmul.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matmul.cpp:14) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.0' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.1' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.2' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.3' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'b_copy.0' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.1' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.2' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.3' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.cpp:20:35) to (matmul.cpp:20:29) in function 'matmul_hw'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul_hw' (matmul.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11528 ; free virtual = 16487
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matmul.cpp:19:15) in function 'matmul_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11536 ; free virtual = 16495
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_row[0]', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_row[1]', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_row[1]', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a' and 'load' operation ('a_row[1]', matmul.cpp:27) on array 'a'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_copy[0][3]', matmul.cpp:33) on array 'a' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 16, Depth: 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3 seconds; current allocated memory: 59.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 59.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_hw_mux_42_32_1' to 'matmul_hw_mux_42_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_hw_mul_32s_32s_32_6' to 'matmul_hw_mul_32scud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_mul_32scud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_mux_42_bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 61.281 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'matmul_hw_mul_32scud_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11527 ; free virtual = 16486
INFO: [SYSC 207-301] Generating SystemC RTL for matmul_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_hw.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 21:00:29 2017...
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_int/hls_matmul_int/matmul_2b_4x4'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../matmul_test.cpp in debug mode
   Compiling ../../../../matmul.cpp in debug mode
   Generating csim.exe
1 2 3 4 
2 3 4 5 
3 4 5 6 
4 5 6 7 
5 6 7 8 
6 7 8 9 
7 8 9 10 
8 9 10 11 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

Test Passes:INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11516 ; free virtual = 16476
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11516 ; free virtual = 16476
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11516 ; free virtual = 16476
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11516 ; free virtual = 16476
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:20) in function 'matmul_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Row' (matmul.cpp:27) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Col' (matmul.cpp:32) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matmul.cpp:37) in function 'matmul_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matmul.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matmul.cpp:14) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.0' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.1' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.2' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.3' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'a' (matmul.cpp:4) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'b_copy.0' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.1' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.2' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.3' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.cpp:20:35) to (matmul.cpp:20:29) in function 'matmul_hw'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul_hw' (matmul.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11509 ; free virtual = 16469
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matmul.cpp:19:15) in function 'matmul_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11509 ; free virtual = 16469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)
   between 'store' operation (matmul.cpp:41) of variable 'tmp_12_3', matmul.cpp:38 on array 'a_1' and 'load' operation ('b_copy[2][3]', matmul.cpp:33) on array 'a_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_copy[0][3]', matmul.cpp:33) on array 'a_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 6, Depth: 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.3 seconds; current allocated memory: 71.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 72.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_hw_mux_42_32_1' to 'matmul_hw_mux_42_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_hw_mul_32s_32s_32_6' to 'matmul_hw_mul_32seOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_hw_urem_4ns_4ns_4_8' to 'matmul_hw_urem_4nfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_mul_32seOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_mux_42_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_urem_4nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 73.791 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'matmul_hw_mul_32seOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'matmul_hw_urem_4nfYi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11510 ; free virtual = 16470
INFO: [SYSC 207-301] Generating SystemC RTL for matmul_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_hw.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 21:00:55 2017...
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_int/hls_matmul_int/matmul_3b_4x4'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../matmul_test.cpp in debug mode
   Compiling ../../../../matmul.cpp in debug mode
   Generating csim.exe
1 2 3 4 
2 3 4 5 
3 4 5 6 
4 5 6 7 
5 6 7 8 
6 7 8 9 
7 8 9 10 
8 9 10 11 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

Test Passes:INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11507 ; free virtual = 16468
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11507 ; free virtual = 16468
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11507 ; free virtual = 16468
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11507 ; free virtual = 16468
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:20) in function 'matmul_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Row' (matmul.cpp:27) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Col' (matmul.cpp:32) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matmul.cpp:37) in function 'matmul_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matmul.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matmul.cpp:14) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.0' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.1' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.2' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.3' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'a' (matmul.cpp:4) in dimension 1 with a block factor 3.
INFO: [XFORM 203-101] Partitioning array 'b_copy.0' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.1' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.2' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.3' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.cpp:20:35) to (matmul.cpp:20:29) in function 'matmul_hw'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul_hw' (matmul.cpp:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11501 ; free virtual = 16462
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matmul.cpp:19:15) in function 'matmul_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11501 ; free virtual = 16462
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_row[1]', matmul.cpp:27) on array 'a_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 4, Depth: 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.42 seconds; current allocated memory: 78.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 79.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_hw_mux_42_32_1' to 'matmul_hw_mux_42_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_hw_mul_32s_32s_32_6' to 'matmul_hw_mul_32shbi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_mul_32shbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_mux_42_g8j': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 80.321 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'matmul_hw_mul_32shbi_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 456.273 ; gain = 140.582 ; free physical = 11501 ; free virtual = 16462
INFO: [SYSC 207-301] Generating SystemC RTL for matmul_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_hw.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 21:01:22 2017...
INFO: [HLS 200-112] Total elapsed time: 79.75 seconds; peak allocated memory: 80.321 MB.
