# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# File: D:\CS305_Flappybird\output_files\CS305_GP11.csv
# Generated on: Fri May 24 13:25:03 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
b2,Output,PIN_J22,6,B6_N1,,,,,
b3,Output,PIN_K18,6,B6_N1,,,,,
bt1,Input,PIN_G3,1,B1_N0,,,,,
clk,Input,PIN_G21,6,B6_N1,,,,,
g1,Output,PIN_J17,6,B6_N0,,,,,
g2,Output,PIN_K17,6,B6_N1,,,,,
g3,Output,PIN_J21,6,B6_N1,,,,,
horiz_sync_out,Output,PIN_L21,6,B6_N1,,,,,
mouse_clk,Bidir,PIN_P22,5,B5_N0,,,,,
mouse_data,Bidir,PIN_P21,5,B5_N0,,,,,
r1,Output,PIN_H17,6,B6_N0,,,,,
r2,Output,PIN_H20,6,B6_N0,,,,,
r3,Output,PIN_H21,6,B6_N1,,,,,
seg0[6],Output,PIN_F13,7,B7_N1,,,,,
seg0[5],Output,PIN_F12,7,B7_N1,,,,,
seg0[4],Output,PIN_G12,7,B7_N1,,,,,
seg0[3],Output,PIN_H13,7,B7_N1,,,,,
seg0[2],Output,PIN_H12,7,B7_N1,,,,,
seg0[1],Output,PIN_F11,7,B7_N1,,,,,
seg0[0],Output,PIN_E11,7,B7_N1,,,,,
seg0_dec,Output,PIN_D13,7,B7_N1,,,,,
seg1[6],Output,PIN_A15,7,B7_N1,,,,,
seg1[5],Output,PIN_E14,7,B7_N1,,,,,
seg1[4],Output,PIN_B14,7,B7_N1,,,,,
seg1[3],Output,PIN_A14,7,B7_N1,,,,,
seg1[2],Output,PIN_C13,7,B7_N1,,,,,
seg1[1],Output,PIN_B13,7,B7_N1,,,,,
seg1[0],Output,PIN_A13,7,B7_N1,,,,,
seg1_dec,Output,PIN_B15,7,B7_N1,,,,,
seg2[6],Output,PIN_F14,7,B7_N0,,,,,
seg2[5],Output,PIN_B17,7,B7_N1,,,,,
seg2[4],Output,PIN_A17,7,B7_N1,,,,,
seg2[3],Output,PIN_E15,7,B7_N0,,,,,
seg2[2],Output,PIN_B16,7,B7_N1,,,,,
seg2[1],Output,PIN_A16,7,B7_N1,,,,,
seg2[0],Output,PIN_D15,7,B7_N0,,,,,
seg2_dec,Output,PIN_A18,7,B7_N0,,,,,
seg3[6],Output,PIN_G15,7,B7_N0,,,,,
seg3[5],Output,PIN_D19,7,B7_N0,,,,,
seg3[4],Output,PIN_C19,7,B7_N0,,,,,
seg3[3],Output,PIN_B19,7,B7_N0,,,,,
seg3[2],Output,PIN_A19,7,B7_N0,,,,,
seg3[1],Output,PIN_F15,7,B7_N0,,,,,
seg3[0],Output,PIN_B18,7,B7_N0,,,,,
sw0,Input,PIN_J6,1,B1_N0,,,,,
vert_sync_out,Output,PIN_L22,6,B6_N1,,,,,
bt2,Unknown,PIN_H2,1,B1_N1,,,,,
seg3_dec,Unknown,PIN_G16,7,B7_N0,,,,,
