

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_143_8'
================================================================
* Date:           Fri Jun  2 02:54:30 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  20.884 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  1.620 us|  1.620 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_8  |       52|       52|        44|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     144|    866|    -|
|Memory           |        0|    -|     384|     60|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     959|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|    1487|   1018|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_4_full_dsp_1_U234  |fexp_32ns_32ns_32_4_full_dsp_1  |        0|   7|  144|  866|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   7|  144|  866|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                     Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |output_weight_0_U   |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0   |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_1_U   |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1   |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_10_U  |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10  |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_11_U  |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11  |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_2_U   |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2   |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_3_U   |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3   |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_4_U   |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4   |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_5_U   |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5   |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_6_U   |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6   |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_7_U   |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7   |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_8_U   |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8   |        0|  32|   5|    0|    10|   32|     1|          320|
    |output_weight_9_U   |DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9   |        0|  32|   5|    0|    10|   32|     1|          320|
    +--------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                |        0| 384|  60|    0|   120|  384|    12|         3840|
    +--------------------+------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln143_fu_455_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_449_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           9|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|    4|          8|
    |i_fu_82                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_5_cast_reg_542                   |   4|   0|   64|         60|
    |i_fu_82                            |   4|   0|    4|          0|
    |mul2_10_reg_788                    |  32|   0|   32|          0|
    |mul2_1_reg_588                     |  32|   0|   32|          0|
    |mul2_2_reg_608                     |  32|   0|   32|          0|
    |mul2_3_reg_628                     |  32|   0|   32|          0|
    |mul2_4_reg_648                     |  32|   0|   32|          0|
    |mul2_5_reg_668                     |  32|   0|   32|          0|
    |mul2_6_reg_688                     |  32|   0|   32|          0|
    |mul2_7_reg_708                     |  32|   0|   32|          0|
    |mul2_8_reg_728                     |  32|   0|   32|          0|
    |mul2_9_reg_748                     |  32|   0|   32|          0|
    |mul2_reg_568                       |  32|   0|   32|          0|
    |mul2_s_reg_768                     |  32|   0|   32|          0|
    |sum_11_10_reg_793                  |  32|   0|   32|          0|
    |sum_11_1_reg_603                   |  32|   0|   32|          0|
    |sum_11_2_reg_623                   |  32|   0|   32|          0|
    |sum_11_3_reg_643                   |  32|   0|   32|          0|
    |sum_11_4_reg_663                   |  32|   0|   32|          0|
    |sum_11_5_reg_683                   |  32|   0|   32|          0|
    |sum_11_6_reg_703                   |  32|   0|   32|          0|
    |sum_11_7_reg_723                   |  32|   0|   32|          0|
    |sum_11_8_reg_743                   |  32|   0|   32|          0|
    |sum_11_9_reg_763                   |  32|   0|   32|          0|
    |sum_11_s_reg_783                   |  32|   0|   32|          0|
    |sum_s_reg_583                      |  32|   0|   32|          0|
    |tmp_reg_798                        |  32|   0|   32|          0|
    |i_5_cast_reg_542                   |  64|  32|   64|         60|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 959|  32| 1019|        120|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1472_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1472_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1472_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1472_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1472_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1476_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1476_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1476_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1476_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1476_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1480_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1480_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1480_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1480_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1480_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1484_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1484_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1484_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1484_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1484_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1488_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1488_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1488_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1488_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1488_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1492_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1492_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1492_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1492_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1492_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1496_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1496_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1496_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1496_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1496_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1500_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1500_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1500_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1500_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1500_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1504_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1504_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1504_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1504_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1504_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1556_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1556_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1556_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1556_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1556_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1560_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1560_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1560_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1560_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1560_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1564_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1564_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1564_p_opcode  |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1564_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1564_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1508_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1508_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1508_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1508_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1512_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1512_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1512_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1512_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1516_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1516_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1516_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1516_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1520_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1520_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1520_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1520_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1524_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1524_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1524_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1524_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1528_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1528_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1528_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1528_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1532_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1532_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1532_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1532_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1536_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1536_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1536_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1536_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1540_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1540_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1540_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1540_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1584_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1584_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1584_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1584_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1588_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1588_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1588_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1588_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1592_p_din0    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1592_p_din1    |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1592_p_dout0   |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|grp_fu_1592_p_ce      |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_143_8|  return value|
|fc2_output_load       |   in|   32|     ap_none|                fc2_output_load|        scalar|
|fc2_output_load_1     |   in|   32|     ap_none|              fc2_output_load_1|        scalar|
|fc2_output_load_2     |   in|   32|     ap_none|              fc2_output_load_2|        scalar|
|fc2_output_load_3     |   in|   32|     ap_none|              fc2_output_load_3|        scalar|
|fc2_output_load_4     |   in|   32|     ap_none|              fc2_output_load_4|        scalar|
|fc2_output_load_5     |   in|   32|     ap_none|              fc2_output_load_5|        scalar|
|fc2_output_load_6     |   in|   32|     ap_none|              fc2_output_load_6|        scalar|
|fc2_output_load_7     |   in|   32|     ap_none|              fc2_output_load_7|        scalar|
|fc2_output_load_8     |   in|   32|     ap_none|              fc2_output_load_8|        scalar|
|fc2_output_load_9     |   in|   32|     ap_none|              fc2_output_load_9|        scalar|
|fc2_output_load_10    |   in|   32|     ap_none|             fc2_output_load_10|        scalar|
|fc2_output_load_11    |   in|   32|     ap_none|             fc2_output_load_11|        scalar|
|temp_output_address0  |  out|    4|   ap_memory|                    temp_output|         array|
|temp_output_ce0       |  out|    1|   ap_memory|                    temp_output|         array|
|temp_output_we0       |  out|    1|   ap_memory|                    temp_output|         array|
|temp_output_d0        |  out|   32|   ap_memory|                    temp_output|         array|
+----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 1, D = 44, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 47 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fc2_output_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_11"   --->   Operation 48 'read' 'fc2_output_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%fc2_output_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_10"   --->   Operation 49 'read' 'fc2_output_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%fc2_output_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_9"   --->   Operation 50 'read' 'fc2_output_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%fc2_output_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_8"   --->   Operation 51 'read' 'fc2_output_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%fc2_output_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_7"   --->   Operation 52 'read' 'fc2_output_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%fc2_output_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_6"   --->   Operation 53 'read' 'fc2_output_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%fc2_output_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_5"   --->   Operation 54 'read' 'fc2_output_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%fc2_output_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_4"   --->   Operation 55 'read' 'fc2_output_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%fc2_output_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_3"   --->   Operation 56 'read' 'fc2_output_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%fc2_output_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_2"   --->   Operation 57 'read' 'fc2_output_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%fc2_output_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load_1"   --->   Operation 58 'read' 'fc2_output_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%fc2_output_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %fc2_output_load"   --->   Operation 59 'read' 'fc2_output_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [DNN.cpp:143]   --->   Operation 62 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.30ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i_4, i4 10" [DNN.cpp:143]   --->   Operation 64 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.73ns)   --->   "%add_ln143 = add i4 %i_4, i4 1" [DNN.cpp:143]   --->   Operation 66 'add' 'add_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %.split8, void %.preheader2.preheader.exitStub" [DNN.cpp:143]   --->   Operation 67 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%i_5_cast = zext i4 %i_4" [DNN.cpp:143]   --->   Operation 68 'zext' 'i_5_cast' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%output_weight_0_addr = getelementptr i32 %output_weight_0, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 69 'getelementptr' 'output_weight_0_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%output_weight_0_load = load i4 %output_weight_0_addr" [DNN.cpp:146]   --->   Operation 70 'load' 'output_weight_0_load' <Predicate = (!icmp_ln143)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln143 = store i4 %add_ln143, i4 %i" [DNN.cpp:143]   --->   Operation 71 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 72 [1/2] (2.32ns)   --->   "%output_weight_0_load = load i4 %output_weight_0_addr" [DNN.cpp:146]   --->   Operation 72 'load' 'output_weight_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 73 [2/2] (12.3ns)   --->   "%mul2 = fmul i32 %fc2_output_load_read, i32 %output_weight_0_load" [DNN.cpp:146]   --->   Operation 73 'fmul' 'mul2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 74 [1/2] (12.3ns)   --->   "%mul2 = fmul i32 %fc2_output_load_read, i32 %output_weight_0_load" [DNN.cpp:146]   --->   Operation 74 'fmul' 'mul2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 18.8>
ST_4 : Operation 75 [3/3] (18.8ns)   --->   "%sum_s = fadd i32 %mul2, i32 0" [DNN.cpp:146]   --->   Operation 75 'fadd' 'sum_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%output_weight_1_addr = getelementptr i32 %output_weight_1, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 76 'getelementptr' 'output_weight_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (2.32ns)   --->   "%output_weight_1_load = load i4 %output_weight_1_addr" [DNN.cpp:146]   --->   Operation 77 'load' 'output_weight_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 5 <SV = 4> <Delay = 18.8>
ST_5 : Operation 78 [2/3] (18.8ns)   --->   "%sum_s = fadd i32 %mul2, i32 0" [DNN.cpp:146]   --->   Operation 78 'fadd' 'sum_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/2] (2.32ns)   --->   "%output_weight_1_load = load i4 %output_weight_1_addr" [DNN.cpp:146]   --->   Operation 79 'load' 'output_weight_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_5 : Operation 80 [2/2] (12.3ns)   --->   "%mul2_1 = fmul i32 %fc2_output_load_1_read, i32 %output_weight_1_load" [DNN.cpp:146]   --->   Operation 80 'fmul' 'mul2_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.8>
ST_6 : Operation 81 [1/3] (18.8ns)   --->   "%sum_s = fadd i32 %mul2, i32 0" [DNN.cpp:146]   --->   Operation 81 'fadd' 'sum_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/2] (12.3ns)   --->   "%mul2_1 = fmul i32 %fc2_output_load_1_read, i32 %output_weight_1_load" [DNN.cpp:146]   --->   Operation 82 'fmul' 'mul2_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.8>
ST_7 : Operation 83 [3/3] (18.8ns)   --->   "%sum_11_1 = fadd i32 %sum_s, i32 %mul2_1" [DNN.cpp:146]   --->   Operation 83 'fadd' 'sum_11_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%output_weight_2_addr = getelementptr i32 %output_weight_2, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 84 'getelementptr' 'output_weight_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (2.32ns)   --->   "%output_weight_2_load = load i4 %output_weight_2_addr" [DNN.cpp:146]   --->   Operation 85 'load' 'output_weight_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 8 <SV = 7> <Delay = 18.8>
ST_8 : Operation 86 [2/3] (18.8ns)   --->   "%sum_11_1 = fadd i32 %sum_s, i32 %mul2_1" [DNN.cpp:146]   --->   Operation 86 'fadd' 'sum_11_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/2] (2.32ns)   --->   "%output_weight_2_load = load i4 %output_weight_2_addr" [DNN.cpp:146]   --->   Operation 87 'load' 'output_weight_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_8 : Operation 88 [2/2] (12.3ns)   --->   "%mul2_2 = fmul i32 %fc2_output_load_2_read, i32 %output_weight_2_load" [DNN.cpp:146]   --->   Operation 88 'fmul' 'mul2_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 18.8>
ST_9 : Operation 89 [1/3] (18.8ns)   --->   "%sum_11_1 = fadd i32 %sum_s, i32 %mul2_1" [DNN.cpp:146]   --->   Operation 89 'fadd' 'sum_11_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/2] (12.3ns)   --->   "%mul2_2 = fmul i32 %fc2_output_load_2_read, i32 %output_weight_2_load" [DNN.cpp:146]   --->   Operation 90 'fmul' 'mul2_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 18.8>
ST_10 : Operation 91 [3/3] (18.8ns)   --->   "%sum_11_2 = fadd i32 %sum_11_1, i32 %mul2_2" [DNN.cpp:146]   --->   Operation 91 'fadd' 'sum_11_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%output_weight_3_addr = getelementptr i32 %output_weight_3, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 92 'getelementptr' 'output_weight_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [2/2] (2.32ns)   --->   "%output_weight_3_load = load i4 %output_weight_3_addr" [DNN.cpp:146]   --->   Operation 93 'load' 'output_weight_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 11 <SV = 10> <Delay = 18.8>
ST_11 : Operation 94 [2/3] (18.8ns)   --->   "%sum_11_2 = fadd i32 %sum_11_1, i32 %mul2_2" [DNN.cpp:146]   --->   Operation 94 'fadd' 'sum_11_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/2] (2.32ns)   --->   "%output_weight_3_load = load i4 %output_weight_3_addr" [DNN.cpp:146]   --->   Operation 95 'load' 'output_weight_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_11 : Operation 96 [2/2] (12.3ns)   --->   "%mul2_3 = fmul i32 %fc2_output_load_3_read, i32 %output_weight_3_load" [DNN.cpp:146]   --->   Operation 96 'fmul' 'mul2_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 18.8>
ST_12 : Operation 97 [1/3] (18.8ns)   --->   "%sum_11_2 = fadd i32 %sum_11_1, i32 %mul2_2" [DNN.cpp:146]   --->   Operation 97 'fadd' 'sum_11_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/2] (12.3ns)   --->   "%mul2_3 = fmul i32 %fc2_output_load_3_read, i32 %output_weight_3_load" [DNN.cpp:146]   --->   Operation 98 'fmul' 'mul2_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 18.8>
ST_13 : Operation 99 [3/3] (18.8ns)   --->   "%sum_11_3 = fadd i32 %sum_11_2, i32 %mul2_3" [DNN.cpp:146]   --->   Operation 99 'fadd' 'sum_11_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%output_weight_4_addr = getelementptr i32 %output_weight_4, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 100 'getelementptr' 'output_weight_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (2.32ns)   --->   "%output_weight_4_load = load i4 %output_weight_4_addr" [DNN.cpp:146]   --->   Operation 101 'load' 'output_weight_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 14 <SV = 13> <Delay = 18.8>
ST_14 : Operation 102 [2/3] (18.8ns)   --->   "%sum_11_3 = fadd i32 %sum_11_2, i32 %mul2_3" [DNN.cpp:146]   --->   Operation 102 'fadd' 'sum_11_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/2] (2.32ns)   --->   "%output_weight_4_load = load i4 %output_weight_4_addr" [DNN.cpp:146]   --->   Operation 103 'load' 'output_weight_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_14 : Operation 104 [2/2] (12.3ns)   --->   "%mul2_4 = fmul i32 %fc2_output_load_4_read, i32 %output_weight_4_load" [DNN.cpp:146]   --->   Operation 104 'fmul' 'mul2_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 18.8>
ST_15 : Operation 105 [1/3] (18.8ns)   --->   "%sum_11_3 = fadd i32 %sum_11_2, i32 %mul2_3" [DNN.cpp:146]   --->   Operation 105 'fadd' 'sum_11_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/2] (12.3ns)   --->   "%mul2_4 = fmul i32 %fc2_output_load_4_read, i32 %output_weight_4_load" [DNN.cpp:146]   --->   Operation 106 'fmul' 'mul2_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 18.8>
ST_16 : Operation 107 [3/3] (18.8ns)   --->   "%sum_11_4 = fadd i32 %sum_11_3, i32 %mul2_4" [DNN.cpp:146]   --->   Operation 107 'fadd' 'sum_11_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%output_weight_5_addr = getelementptr i32 %output_weight_5, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 108 'getelementptr' 'output_weight_5_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [2/2] (2.32ns)   --->   "%output_weight_5_load = load i4 %output_weight_5_addr" [DNN.cpp:146]   --->   Operation 109 'load' 'output_weight_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 17 <SV = 16> <Delay = 18.8>
ST_17 : Operation 110 [2/3] (18.8ns)   --->   "%sum_11_4 = fadd i32 %sum_11_3, i32 %mul2_4" [DNN.cpp:146]   --->   Operation 110 'fadd' 'sum_11_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/2] (2.32ns)   --->   "%output_weight_5_load = load i4 %output_weight_5_addr" [DNN.cpp:146]   --->   Operation 111 'load' 'output_weight_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_17 : Operation 112 [2/2] (12.3ns)   --->   "%mul2_5 = fmul i32 %fc2_output_load_5_read, i32 %output_weight_5_load" [DNN.cpp:146]   --->   Operation 112 'fmul' 'mul2_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 18.8>
ST_18 : Operation 113 [1/3] (18.8ns)   --->   "%sum_11_4 = fadd i32 %sum_11_3, i32 %mul2_4" [DNN.cpp:146]   --->   Operation 113 'fadd' 'sum_11_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/2] (12.3ns)   --->   "%mul2_5 = fmul i32 %fc2_output_load_5_read, i32 %output_weight_5_load" [DNN.cpp:146]   --->   Operation 114 'fmul' 'mul2_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 18.8>
ST_19 : Operation 115 [3/3] (18.8ns)   --->   "%sum_11_5 = fadd i32 %sum_11_4, i32 %mul2_5" [DNN.cpp:146]   --->   Operation 115 'fadd' 'sum_11_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%output_weight_6_addr = getelementptr i32 %output_weight_6, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 116 'getelementptr' 'output_weight_6_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [2/2] (2.32ns)   --->   "%output_weight_6_load = load i4 %output_weight_6_addr" [DNN.cpp:146]   --->   Operation 117 'load' 'output_weight_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 20 <SV = 19> <Delay = 18.8>
ST_20 : Operation 118 [2/3] (18.8ns)   --->   "%sum_11_5 = fadd i32 %sum_11_4, i32 %mul2_5" [DNN.cpp:146]   --->   Operation 118 'fadd' 'sum_11_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [1/2] (2.32ns)   --->   "%output_weight_6_load = load i4 %output_weight_6_addr" [DNN.cpp:146]   --->   Operation 119 'load' 'output_weight_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_20 : Operation 120 [2/2] (12.3ns)   --->   "%mul2_6 = fmul i32 %fc2_output_load_6_read, i32 %output_weight_6_load" [DNN.cpp:146]   --->   Operation 120 'fmul' 'mul2_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 18.8>
ST_21 : Operation 121 [1/3] (18.8ns)   --->   "%sum_11_5 = fadd i32 %sum_11_4, i32 %mul2_5" [DNN.cpp:146]   --->   Operation 121 'fadd' 'sum_11_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 122 [1/2] (12.3ns)   --->   "%mul2_6 = fmul i32 %fc2_output_load_6_read, i32 %output_weight_6_load" [DNN.cpp:146]   --->   Operation 122 'fmul' 'mul2_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 18.8>
ST_22 : Operation 123 [3/3] (18.8ns)   --->   "%sum_11_6 = fadd i32 %sum_11_5, i32 %mul2_6" [DNN.cpp:146]   --->   Operation 123 'fadd' 'sum_11_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%output_weight_7_addr = getelementptr i32 %output_weight_7, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 124 'getelementptr' 'output_weight_7_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [2/2] (2.32ns)   --->   "%output_weight_7_load = load i4 %output_weight_7_addr" [DNN.cpp:146]   --->   Operation 125 'load' 'output_weight_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 23 <SV = 22> <Delay = 18.8>
ST_23 : Operation 126 [2/3] (18.8ns)   --->   "%sum_11_6 = fadd i32 %sum_11_5, i32 %mul2_6" [DNN.cpp:146]   --->   Operation 126 'fadd' 'sum_11_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 127 [1/2] (2.32ns)   --->   "%output_weight_7_load = load i4 %output_weight_7_addr" [DNN.cpp:146]   --->   Operation 127 'load' 'output_weight_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_23 : Operation 128 [2/2] (12.3ns)   --->   "%mul2_7 = fmul i32 %fc2_output_load_7_read, i32 %output_weight_7_load" [DNN.cpp:146]   --->   Operation 128 'fmul' 'mul2_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 18.8>
ST_24 : Operation 129 [1/3] (18.8ns)   --->   "%sum_11_6 = fadd i32 %sum_11_5, i32 %mul2_6" [DNN.cpp:146]   --->   Operation 129 'fadd' 'sum_11_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 130 [1/2] (12.3ns)   --->   "%mul2_7 = fmul i32 %fc2_output_load_7_read, i32 %output_weight_7_load" [DNN.cpp:146]   --->   Operation 130 'fmul' 'mul2_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 18.8>
ST_25 : Operation 131 [3/3] (18.8ns)   --->   "%sum_11_7 = fadd i32 %sum_11_6, i32 %mul2_7" [DNN.cpp:146]   --->   Operation 131 'fadd' 'sum_11_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%output_weight_8_addr = getelementptr i32 %output_weight_8, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 132 'getelementptr' 'output_weight_8_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [2/2] (2.32ns)   --->   "%output_weight_8_load = load i4 %output_weight_8_addr" [DNN.cpp:146]   --->   Operation 133 'load' 'output_weight_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 26 <SV = 25> <Delay = 18.8>
ST_26 : Operation 134 [2/3] (18.8ns)   --->   "%sum_11_7 = fadd i32 %sum_11_6, i32 %mul2_7" [DNN.cpp:146]   --->   Operation 134 'fadd' 'sum_11_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 135 [1/2] (2.32ns)   --->   "%output_weight_8_load = load i4 %output_weight_8_addr" [DNN.cpp:146]   --->   Operation 135 'load' 'output_weight_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_26 : Operation 136 [2/2] (12.3ns)   --->   "%mul2_8 = fmul i32 %fc2_output_load_8_read, i32 %output_weight_8_load" [DNN.cpp:146]   --->   Operation 136 'fmul' 'mul2_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 18.8>
ST_27 : Operation 137 [1/3] (18.8ns)   --->   "%sum_11_7 = fadd i32 %sum_11_6, i32 %mul2_7" [DNN.cpp:146]   --->   Operation 137 'fadd' 'sum_11_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 138 [1/2] (12.3ns)   --->   "%mul2_8 = fmul i32 %fc2_output_load_8_read, i32 %output_weight_8_load" [DNN.cpp:146]   --->   Operation 138 'fmul' 'mul2_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 18.8>
ST_28 : Operation 139 [3/3] (18.8ns)   --->   "%sum_11_8 = fadd i32 %sum_11_7, i32 %mul2_8" [DNN.cpp:146]   --->   Operation 139 'fadd' 'sum_11_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%output_weight_9_addr = getelementptr i32 %output_weight_9, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 140 'getelementptr' 'output_weight_9_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [2/2] (2.32ns)   --->   "%output_weight_9_load = load i4 %output_weight_9_addr" [DNN.cpp:146]   --->   Operation 141 'load' 'output_weight_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 29 <SV = 28> <Delay = 18.8>
ST_29 : Operation 142 [2/3] (18.8ns)   --->   "%sum_11_8 = fadd i32 %sum_11_7, i32 %mul2_8" [DNN.cpp:146]   --->   Operation 142 'fadd' 'sum_11_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 143 [1/2] (2.32ns)   --->   "%output_weight_9_load = load i4 %output_weight_9_addr" [DNN.cpp:146]   --->   Operation 143 'load' 'output_weight_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_29 : Operation 144 [2/2] (12.3ns)   --->   "%mul2_9 = fmul i32 %fc2_output_load_9_read, i32 %output_weight_9_load" [DNN.cpp:146]   --->   Operation 144 'fmul' 'mul2_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 18.8>
ST_30 : Operation 145 [1/3] (18.8ns)   --->   "%sum_11_8 = fadd i32 %sum_11_7, i32 %mul2_8" [DNN.cpp:146]   --->   Operation 145 'fadd' 'sum_11_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 146 [1/2] (12.3ns)   --->   "%mul2_9 = fmul i32 %fc2_output_load_9_read, i32 %output_weight_9_load" [DNN.cpp:146]   --->   Operation 146 'fmul' 'mul2_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 18.8>
ST_31 : Operation 147 [3/3] (18.8ns)   --->   "%sum_11_9 = fadd i32 %sum_11_8, i32 %mul2_9" [DNN.cpp:146]   --->   Operation 147 'fadd' 'sum_11_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 148 [1/1] (0.00ns)   --->   "%output_weight_10_addr = getelementptr i32 %output_weight_10, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 148 'getelementptr' 'output_weight_10_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 149 [2/2] (2.32ns)   --->   "%output_weight_10_load = load i4 %output_weight_10_addr" [DNN.cpp:146]   --->   Operation 149 'load' 'output_weight_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 32 <SV = 31> <Delay = 18.8>
ST_32 : Operation 150 [2/3] (18.8ns)   --->   "%sum_11_9 = fadd i32 %sum_11_8, i32 %mul2_9" [DNN.cpp:146]   --->   Operation 150 'fadd' 'sum_11_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 151 [1/2] (2.32ns)   --->   "%output_weight_10_load = load i4 %output_weight_10_addr" [DNN.cpp:146]   --->   Operation 151 'load' 'output_weight_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_32 : Operation 152 [2/2] (12.3ns)   --->   "%mul2_s = fmul i32 %fc2_output_load_10_read, i32 %output_weight_10_load" [DNN.cpp:146]   --->   Operation 152 'fmul' 'mul2_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 18.8>
ST_33 : Operation 153 [1/3] (18.8ns)   --->   "%sum_11_9 = fadd i32 %sum_11_8, i32 %mul2_9" [DNN.cpp:146]   --->   Operation 153 'fadd' 'sum_11_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 154 [1/2] (12.3ns)   --->   "%mul2_s = fmul i32 %fc2_output_load_10_read, i32 %output_weight_10_load" [DNN.cpp:146]   --->   Operation 154 'fmul' 'mul2_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 18.8>
ST_34 : Operation 155 [3/3] (18.8ns)   --->   "%sum_11_s = fadd i32 %sum_11_9, i32 %mul2_s" [DNN.cpp:146]   --->   Operation 155 'fadd' 'sum_11_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 156 [1/1] (0.00ns)   --->   "%output_weight_11_addr = getelementptr i32 %output_weight_11, i64 0, i64 %i_5_cast" [DNN.cpp:146]   --->   Operation 156 'getelementptr' 'output_weight_11_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 157 [2/2] (2.32ns)   --->   "%output_weight_11_load = load i4 %output_weight_11_addr" [DNN.cpp:146]   --->   Operation 157 'load' 'output_weight_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 35 <SV = 34> <Delay = 18.8>
ST_35 : Operation 158 [2/3] (18.8ns)   --->   "%sum_11_s = fadd i32 %sum_11_9, i32 %mul2_s" [DNN.cpp:146]   --->   Operation 158 'fadd' 'sum_11_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 159 [1/2] (2.32ns)   --->   "%output_weight_11_load = load i4 %output_weight_11_addr" [DNN.cpp:146]   --->   Operation 159 'load' 'output_weight_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_35 : Operation 160 [2/2] (12.3ns)   --->   "%mul2_10 = fmul i32 %fc2_output_load_11_read, i32 %output_weight_11_load" [DNN.cpp:146]   --->   Operation 160 'fmul' 'mul2_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 18.8>
ST_36 : Operation 161 [1/3] (18.8ns)   --->   "%sum_11_s = fadd i32 %sum_11_9, i32 %mul2_s" [DNN.cpp:146]   --->   Operation 161 'fadd' 'sum_11_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 162 [1/2] (12.3ns)   --->   "%mul2_10 = fmul i32 %fc2_output_load_11_read, i32 %output_weight_11_load" [DNN.cpp:146]   --->   Operation 162 'fmul' 'mul2_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 18.8>
ST_37 : Operation 163 [3/3] (18.8ns)   --->   "%sum_11_10 = fadd i32 %sum_11_s, i32 %mul2_10" [DNN.cpp:146]   --->   Operation 163 'fadd' 'sum_11_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 18.8>
ST_38 : Operation 164 [2/3] (18.8ns)   --->   "%sum_11_10 = fadd i32 %sum_11_s, i32 %mul2_10" [DNN.cpp:146]   --->   Operation 164 'fadd' 'sum_11_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 18.8>
ST_39 : Operation 165 [1/3] (18.8ns)   --->   "%sum_11_10 = fadd i32 %sum_11_s, i32 %mul2_10" [DNN.cpp:146]   --->   Operation 165 'fadd' 'sum_11_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 20.8>
ST_40 : Operation 166 [4/4] (20.8ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_11_10" [D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246]   --->   Operation 166 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 20.8>
ST_41 : Operation 167 [3/4] (20.8ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_11_10" [D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246]   --->   Operation 167 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 20.8>
ST_42 : Operation 168 [2/4] (20.8ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_11_10" [D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246]   --->   Operation 168 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 20.8>
ST_43 : Operation 169 [1/4] (20.8ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_11_10" [D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246]   --->   Operation 169 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 174 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 2.32>
ST_44 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [DNN.cpp:144]   --->   Operation 170 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 171 [1/1] (0.00ns)   --->   "%temp_output_addr = getelementptr i32 %temp_output, i64 0, i64 %i_5_cast" [DNN.cpp:148]   --->   Operation 171 'getelementptr' 'temp_output_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 172 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 %tmp, i4 %temp_output_addr" [DNN.cpp:148]   --->   Operation 172 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 173 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc2_output_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_output_load_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_weight_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_weight_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010000000000000000000000000000000000000000000]
fc2_output_load_11_read (read             ) [ 011111111111111111111111111111111111100000000]
fc2_output_load_10_read (read             ) [ 011111111111111111111111111111111100000000000]
fc2_output_load_9_read  (read             ) [ 011111111111111111111111111111100000000000000]
fc2_output_load_8_read  (read             ) [ 011111111111111111111111111100000000000000000]
fc2_output_load_7_read  (read             ) [ 011111111111111111111111100000000000000000000]
fc2_output_load_6_read  (read             ) [ 011111111111111111111100000000000000000000000]
fc2_output_load_5_read  (read             ) [ 011111111111111111100000000000000000000000000]
fc2_output_load_4_read  (read             ) [ 011111111111111100000000000000000000000000000]
fc2_output_load_3_read  (read             ) [ 011111111111100000000000000000000000000000000]
fc2_output_load_2_read  (read             ) [ 011111111100000000000000000000000000000000000]
fc2_output_load_1_read  (read             ) [ 011111100000000000000000000000000000000000000]
fc2_output_load_read    (read             ) [ 011100000000000000000000000000000000000000000]
store_ln0               (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000000]
i_4                     (load             ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000000000000000000000000000]
icmp_ln143              (icmp             ) [ 011111111111111111111111111111111111111111110]
empty                   (speclooptripcount) [ 000000000000000000000000000000000000000000000]
add_ln143               (add              ) [ 000000000000000000000000000000000000000000000]
br_ln143                (br               ) [ 000000000000000000000000000000000000000000000]
i_5_cast                (zext             ) [ 011111111111111111111111111111111111111111111]
output_weight_0_addr    (getelementptr    ) [ 011000000000000000000000000000000000000000000]
store_ln143             (store            ) [ 000000000000000000000000000000000000000000000]
output_weight_0_load    (load             ) [ 010100000000000000000000000000000000000000000]
mul2                    (fmul             ) [ 010011100000000000000000000000000000000000000]
output_weight_1_addr    (getelementptr    ) [ 010001000000000000000000000000000000000000000]
output_weight_1_load    (load             ) [ 010000100000000000000000000000000000000000000]
sum_s                   (fadd             ) [ 010000011100000000000000000000000000000000000]
mul2_1                  (fmul             ) [ 010000011100000000000000000000000000000000000]
output_weight_2_addr    (getelementptr    ) [ 010000001000000000000000000000000000000000000]
output_weight_2_load    (load             ) [ 010000000100000000000000000000000000000000000]
sum_11_1                (fadd             ) [ 010000000011100000000000000000000000000000000]
mul2_2                  (fmul             ) [ 010000000011100000000000000000000000000000000]
output_weight_3_addr    (getelementptr    ) [ 010000000001000000000000000000000000000000000]
output_weight_3_load    (load             ) [ 010000000000100000000000000000000000000000000]
sum_11_2                (fadd             ) [ 010000000000011100000000000000000000000000000]
mul2_3                  (fmul             ) [ 010000000000011100000000000000000000000000000]
output_weight_4_addr    (getelementptr    ) [ 010000000000001000000000000000000000000000000]
output_weight_4_load    (load             ) [ 010000000000000100000000000000000000000000000]
sum_11_3                (fadd             ) [ 010000000000000011100000000000000000000000000]
mul2_4                  (fmul             ) [ 010000000000000011100000000000000000000000000]
output_weight_5_addr    (getelementptr    ) [ 010000000000000001000000000000000000000000000]
output_weight_5_load    (load             ) [ 010000000000000000100000000000000000000000000]
sum_11_4                (fadd             ) [ 010000000000000000011100000000000000000000000]
mul2_5                  (fmul             ) [ 010000000000000000011100000000000000000000000]
output_weight_6_addr    (getelementptr    ) [ 010000000000000000001000000000000000000000000]
output_weight_6_load    (load             ) [ 010000000000000000000100000000000000000000000]
sum_11_5                (fadd             ) [ 010000000000000000000011100000000000000000000]
mul2_6                  (fmul             ) [ 010000000000000000000011100000000000000000000]
output_weight_7_addr    (getelementptr    ) [ 010000000000000000000001000000000000000000000]
output_weight_7_load    (load             ) [ 010000000000000000000000100000000000000000000]
sum_11_6                (fadd             ) [ 010000000000000000000000011100000000000000000]
mul2_7                  (fmul             ) [ 010000000000000000000000011100000000000000000]
output_weight_8_addr    (getelementptr    ) [ 010000000000000000000000001000000000000000000]
output_weight_8_load    (load             ) [ 010000000000000000000000000100000000000000000]
sum_11_7                (fadd             ) [ 010000000000000000000000000011100000000000000]
mul2_8                  (fmul             ) [ 010000000000000000000000000011100000000000000]
output_weight_9_addr    (getelementptr    ) [ 010000000000000000000000000001000000000000000]
output_weight_9_load    (load             ) [ 010000000000000000000000000000100000000000000]
sum_11_8                (fadd             ) [ 010000000000000000000000000000011100000000000]
mul2_9                  (fmul             ) [ 010000000000000000000000000000011100000000000]
output_weight_10_addr   (getelementptr    ) [ 010000000000000000000000000000001000000000000]
output_weight_10_load   (load             ) [ 010000000000000000000000000000000100000000000]
sum_11_9                (fadd             ) [ 010000000000000000000000000000000011100000000]
mul2_s                  (fmul             ) [ 010000000000000000000000000000000011100000000]
output_weight_11_addr   (getelementptr    ) [ 010000000000000000000000000000000001000000000]
output_weight_11_load   (load             ) [ 010000000000000000000000000000000000100000000]
sum_11_s                (fadd             ) [ 010000000000000000000000000000000000011100000]
mul2_10                 (fmul             ) [ 010000000000000000000000000000000000011100000]
sum_11_10               (fadd             ) [ 010000000000000000000000000000000000000011110]
tmp                     (fexp             ) [ 010000000000000000000000000000000000000000001]
specloopname_ln144      (specloopname     ) [ 000000000000000000000000000000000000000000000]
temp_output_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln148             (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000000000000000000000000000]
ret_ln0                 (ret              ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc2_output_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fc2_output_load_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc2_output_load_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc2_output_load_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fc2_output_load_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fc2_output_load_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fc2_output_load_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc2_output_load_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fc2_output_load_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fc2_output_load_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fc2_output_load_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fc2_output_load_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_output_load_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="temp_output">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_weight_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_weight_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_weight_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_weight_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_weight_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_weight_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_weight_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_weight_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_weight_8">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_weight_9">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_weight_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_weight_11">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_weight_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="fc2_output_load_11_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_11_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="fc2_output_load_10_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_10_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="fc2_output_load_9_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_9_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="fc2_output_load_8_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_8_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="fc2_output_load_7_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_7_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="fc2_output_load_6_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_6_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="fc2_output_load_5_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_5_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="fc2_output_load_4_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_4_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="fc2_output_load_3_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_3_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="fc2_output_load_2_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_2_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="fc2_output_load_1_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_1_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="fc2_output_load_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_output_load_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="output_weight_0_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_0_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_0_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="output_weight_1_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="3"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_1_addr/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_1_load/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="output_weight_2_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="6"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_2_addr/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_2_load/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="output_weight_3_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="9"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_3_addr/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_3_load/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="output_weight_4_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="12"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_4_addr/13 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_4_load/13 "/>
</bind>
</comp>

<comp id="223" class="1004" name="output_weight_5_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="15"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_5_addr/16 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_5_load/16 "/>
</bind>
</comp>

<comp id="236" class="1004" name="output_weight_6_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="18"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_6_addr/19 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_6_load/19 "/>
</bind>
</comp>

<comp id="249" class="1004" name="output_weight_7_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="21"/>
<pin id="253" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_7_addr/22 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_7_load/22 "/>
</bind>
</comp>

<comp id="262" class="1004" name="output_weight_8_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="24"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_8_addr/25 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_8_load/25 "/>
</bind>
</comp>

<comp id="275" class="1004" name="output_weight_9_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="27"/>
<pin id="279" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_9_addr/28 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_9_load/28 "/>
</bind>
</comp>

<comp id="288" class="1004" name="output_weight_10_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="30"/>
<pin id="292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_10_addr/31 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_10_load/31 "/>
</bind>
</comp>

<comp id="301" class="1004" name="output_weight_11_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="4" slack="33"/>
<pin id="305" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_weight_11_addr/34 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_weight_11_load/34 "/>
</bind>
</comp>

<comp id="314" class="1004" name="temp_output_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="4" slack="43"/>
<pin id="318" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_addr/44 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln148_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="1"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/44 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_s/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_1/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_2/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_3/13 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_4/16 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_5/19 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="0" index="1" bw="32" slack="1"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_6/22 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_7/25 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="0" index="1" bw="32" slack="1"/>
<pin id="363" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_8/28 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_9/31 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_s/34 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11_10/37 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="4"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_1/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="7"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_2/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="10"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_3/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="13"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_4/14 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="16"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_5/17 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="19"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_6/20 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="22"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_7/23 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="25"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_8/26 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="28"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_9/29 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="31"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_s/32 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="34"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2_10/35 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/40 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln0_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="i_4_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln143_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="42"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln143_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="i_5_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln143_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="4" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="i_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="478" class="1005" name="fc2_output_load_11_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="34"/>
<pin id="480" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opset="fc2_output_load_11_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="fc2_output_load_10_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="31"/>
<pin id="485" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="fc2_output_load_10_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="fc2_output_load_9_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="28"/>
<pin id="490" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="fc2_output_load_9_read "/>
</bind>
</comp>

<comp id="493" class="1005" name="fc2_output_load_8_read_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="25"/>
<pin id="495" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="fc2_output_load_8_read "/>
</bind>
</comp>

<comp id="498" class="1005" name="fc2_output_load_7_read_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="22"/>
<pin id="500" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="fc2_output_load_7_read "/>
</bind>
</comp>

<comp id="503" class="1005" name="fc2_output_load_6_read_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="19"/>
<pin id="505" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="fc2_output_load_6_read "/>
</bind>
</comp>

<comp id="508" class="1005" name="fc2_output_load_5_read_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="16"/>
<pin id="510" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="fc2_output_load_5_read "/>
</bind>
</comp>

<comp id="513" class="1005" name="fc2_output_load_4_read_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="13"/>
<pin id="515" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="fc2_output_load_4_read "/>
</bind>
</comp>

<comp id="518" class="1005" name="fc2_output_load_3_read_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="10"/>
<pin id="520" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="fc2_output_load_3_read "/>
</bind>
</comp>

<comp id="523" class="1005" name="fc2_output_load_2_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="7"/>
<pin id="525" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="fc2_output_load_2_read "/>
</bind>
</comp>

<comp id="528" class="1005" name="fc2_output_load_1_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="4"/>
<pin id="530" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="fc2_output_load_1_read "/>
</bind>
</comp>

<comp id="533" class="1005" name="fc2_output_load_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc2_output_load_read "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln143_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="42"/>
<pin id="540" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln143 "/>
</bind>
</comp>

<comp id="542" class="1005" name="i_5_cast_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="3"/>
<pin id="544" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="i_5_cast "/>
</bind>
</comp>

<comp id="558" class="1005" name="output_weight_0_addr_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="1"/>
<pin id="560" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_0_addr "/>
</bind>
</comp>

<comp id="563" class="1005" name="output_weight_0_load_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_0_load "/>
</bind>
</comp>

<comp id="568" class="1005" name="mul2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="573" class="1005" name="output_weight_1_addr_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="1"/>
<pin id="575" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_1_addr "/>
</bind>
</comp>

<comp id="578" class="1005" name="output_weight_1_load_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_1_load "/>
</bind>
</comp>

<comp id="583" class="1005" name="sum_s_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_s "/>
</bind>
</comp>

<comp id="588" class="1005" name="mul2_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="output_weight_2_addr_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="1"/>
<pin id="595" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_2_addr "/>
</bind>
</comp>

<comp id="598" class="1005" name="output_weight_2_load_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_2_load "/>
</bind>
</comp>

<comp id="603" class="1005" name="sum_11_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="mul2_2_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_2 "/>
</bind>
</comp>

<comp id="613" class="1005" name="output_weight_3_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_3_addr "/>
</bind>
</comp>

<comp id="618" class="1005" name="output_weight_3_load_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_3_load "/>
</bind>
</comp>

<comp id="623" class="1005" name="sum_11_2_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_2 "/>
</bind>
</comp>

<comp id="628" class="1005" name="mul2_3_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_3 "/>
</bind>
</comp>

<comp id="633" class="1005" name="output_weight_4_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="1"/>
<pin id="635" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_4_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="output_weight_4_load_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_4_load "/>
</bind>
</comp>

<comp id="643" class="1005" name="sum_11_3_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_3 "/>
</bind>
</comp>

<comp id="648" class="1005" name="mul2_4_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_4 "/>
</bind>
</comp>

<comp id="653" class="1005" name="output_weight_5_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="1"/>
<pin id="655" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_5_addr "/>
</bind>
</comp>

<comp id="658" class="1005" name="output_weight_5_load_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_5_load "/>
</bind>
</comp>

<comp id="663" class="1005" name="sum_11_4_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_4 "/>
</bind>
</comp>

<comp id="668" class="1005" name="mul2_5_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_5 "/>
</bind>
</comp>

<comp id="673" class="1005" name="output_weight_6_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="1"/>
<pin id="675" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_6_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="output_weight_6_load_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_6_load "/>
</bind>
</comp>

<comp id="683" class="1005" name="sum_11_5_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_5 "/>
</bind>
</comp>

<comp id="688" class="1005" name="mul2_6_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_6 "/>
</bind>
</comp>

<comp id="693" class="1005" name="output_weight_7_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="1"/>
<pin id="695" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_7_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="output_weight_7_load_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_7_load "/>
</bind>
</comp>

<comp id="703" class="1005" name="sum_11_6_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_6 "/>
</bind>
</comp>

<comp id="708" class="1005" name="mul2_7_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_7 "/>
</bind>
</comp>

<comp id="713" class="1005" name="output_weight_8_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="4" slack="1"/>
<pin id="715" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_8_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="output_weight_8_load_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_8_load "/>
</bind>
</comp>

<comp id="723" class="1005" name="sum_11_7_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_7 "/>
</bind>
</comp>

<comp id="728" class="1005" name="mul2_8_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_8 "/>
</bind>
</comp>

<comp id="733" class="1005" name="output_weight_9_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="1"/>
<pin id="735" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_9_addr "/>
</bind>
</comp>

<comp id="738" class="1005" name="output_weight_9_load_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_9_load "/>
</bind>
</comp>

<comp id="743" class="1005" name="sum_11_8_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_8 "/>
</bind>
</comp>

<comp id="748" class="1005" name="mul2_9_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_9 "/>
</bind>
</comp>

<comp id="753" class="1005" name="output_weight_10_addr_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="1"/>
<pin id="755" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_10_addr "/>
</bind>
</comp>

<comp id="758" class="1005" name="output_weight_10_load_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_10_load "/>
</bind>
</comp>

<comp id="763" class="1005" name="sum_11_9_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_9 "/>
</bind>
</comp>

<comp id="768" class="1005" name="mul2_s_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_s "/>
</bind>
</comp>

<comp id="773" class="1005" name="output_weight_11_addr_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="4" slack="1"/>
<pin id="775" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_11_addr "/>
</bind>
</comp>

<comp id="778" class="1005" name="output_weight_11_load_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_weight_11_load "/>
</bind>
</comp>

<comp id="783" class="1005" name="sum_11_s_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_s "/>
</bind>
</comp>

<comp id="788" class="1005" name="mul2_10_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2_10 "/>
</bind>
</comp>

<comp id="793" class="1005" name="sum_11_10_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11_10 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="50" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="72" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="72" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="72" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="72" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="72" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="72" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="72" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="72" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="301" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="72" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="74" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="380"><net_src comp="165" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="178" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="191" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="204" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="217" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="230" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="243" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="256" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="269" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="282" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="295" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="308" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="446" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="70" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="446" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="470"><net_src comp="455" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="82" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="481"><net_src comp="86" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="486"><net_src comp="92" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="491"><net_src comp="98" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="496"><net_src comp="104" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="501"><net_src comp="110" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="506"><net_src comp="116" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="511"><net_src comp="122" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="516"><net_src comp="128" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="521"><net_src comp="134" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="526"><net_src comp="140" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="531"><net_src comp="146" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="536"><net_src comp="152" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="541"><net_src comp="449" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="461" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="553"><net_src comp="542" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="554"><net_src comp="542" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="555"><net_src comp="542" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="556"><net_src comp="542" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="557"><net_src comp="542" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="561"><net_src comp="158" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="566"><net_src comp="165" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="571"><net_src comp="376" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="576"><net_src comp="171" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="581"><net_src comp="178" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="586"><net_src comp="327" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="591"><net_src comp="381" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="596"><net_src comp="184" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="601"><net_src comp="191" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="606"><net_src comp="332" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="611"><net_src comp="386" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="616"><net_src comp="197" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="621"><net_src comp="204" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="626"><net_src comp="336" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="631"><net_src comp="391" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="636"><net_src comp="210" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="641"><net_src comp="217" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="646"><net_src comp="340" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="651"><net_src comp="396" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="656"><net_src comp="223" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="661"><net_src comp="230" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="666"><net_src comp="344" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="671"><net_src comp="401" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="676"><net_src comp="236" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="681"><net_src comp="243" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="686"><net_src comp="348" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="691"><net_src comp="406" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="696"><net_src comp="249" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="701"><net_src comp="256" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="706"><net_src comp="352" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="711"><net_src comp="411" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="716"><net_src comp="262" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="721"><net_src comp="269" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="726"><net_src comp="356" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="731"><net_src comp="416" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="736"><net_src comp="275" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="741"><net_src comp="282" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="746"><net_src comp="360" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="751"><net_src comp="421" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="756"><net_src comp="288" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="761"><net_src comp="295" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="766"><net_src comp="364" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="771"><net_src comp="426" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="776"><net_src comp="301" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="781"><net_src comp="308" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="786"><net_src comp="368" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="791"><net_src comp="431" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="796"><net_src comp="372" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="801"><net_src comp="436" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="321" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_output | {44 }
	Port: output_weight_0 | {}
	Port: output_weight_1 | {}
	Port: output_weight_2 | {}
	Port: output_weight_3 | {}
	Port: output_weight_4 | {}
	Port: output_weight_5 | {}
	Port: output_weight_6 | {}
	Port: output_weight_7 | {}
	Port: output_weight_8 | {}
	Port: output_weight_9 | {}
	Port: output_weight_10 | {}
	Port: output_weight_11 | {}
 - Input state : 
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_1 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_2 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_3 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_4 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_5 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_6 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_7 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_8 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_9 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_10 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : fc2_output_load_11 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_0 | {1 2 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_1 | {4 5 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_2 | {7 8 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_3 | {10 11 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_4 | {13 14 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_5 | {16 17 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_6 | {19 20 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_7 | {22 23 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_8 | {25 26 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_9 | {28 29 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_10 | {31 32 }
	Port: DNN_Pipeline_VITIS_LOOP_143_8 : output_weight_11 | {34 35 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_4 : 1
		icmp_ln143 : 2
		add_ln143 : 2
		br_ln143 : 3
		i_5_cast : 2
		output_weight_0_addr : 3
		output_weight_0_load : 4
		store_ln143 : 3
	State 2
		mul2 : 1
	State 3
	State 4
		output_weight_1_load : 1
	State 5
		mul2_1 : 1
	State 6
	State 7
		output_weight_2_load : 1
	State 8
		mul2_2 : 1
	State 9
	State 10
		output_weight_3_load : 1
	State 11
		mul2_3 : 1
	State 12
	State 13
		output_weight_4_load : 1
	State 14
		mul2_4 : 1
	State 15
	State 16
		output_weight_5_load : 1
	State 17
		mul2_5 : 1
	State 18
	State 19
		output_weight_6_load : 1
	State 20
		mul2_6 : 1
	State 21
	State 22
		output_weight_7_load : 1
	State 23
		mul2_7 : 1
	State 24
	State 25
		output_weight_8_load : 1
	State 26
		mul2_8 : 1
	State 27
	State 28
		output_weight_9_load : 1
	State 29
		mul2_9 : 1
	State 30
	State 31
		output_weight_10_load : 1
	State 32
		mul2_s : 1
	State 33
	State 34
		output_weight_11_load : 1
	State 35
		mul2_10 : 1
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		store_ln148 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_327             |    2    |   177   |   385   |
|          |             grp_fu_332             |    2    |   177   |   385   |
|          |             grp_fu_336             |    2    |   177   |   385   |
|          |             grp_fu_340             |    2    |   177   |   385   |
|          |             grp_fu_344             |    2    |   177   |   385   |
|   fadd   |             grp_fu_348             |    2    |   177   |   385   |
|          |             grp_fu_352             |    2    |   177   |   385   |
|          |             grp_fu_356             |    2    |   177   |   385   |
|          |             grp_fu_360             |    2    |   177   |   385   |
|          |             grp_fu_364             |    2    |   177   |   385   |
|          |             grp_fu_368             |    2    |   177   |   385   |
|          |             grp_fu_372             |    2    |   177   |   385   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_376             |    3    |   128   |   320   |
|          |             grp_fu_381             |    3    |   128   |   320   |
|          |             grp_fu_386             |    3    |   128   |   320   |
|          |             grp_fu_391             |    3    |   128   |   320   |
|          |             grp_fu_396             |    3    |   128   |   320   |
|   fmul   |             grp_fu_401             |    3    |   128   |   320   |
|          |             grp_fu_406             |    3    |   128   |   320   |
|          |             grp_fu_411             |    3    |   128   |   320   |
|          |             grp_fu_416             |    3    |   128   |   320   |
|          |             grp_fu_421             |    3    |   128   |   320   |
|          |             grp_fu_426             |    3    |   128   |   320   |
|          |             grp_fu_431             |    3    |   128   |   320   |
|----------|------------------------------------|---------|---------|---------|
|   fexp   |             grp_fu_436             |    7    |   144   |   866   |
|----------|------------------------------------|---------|---------|---------|
|    add   |          add_ln143_fu_455          |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln143_fu_449         |    0    |    0    |    9    |
|----------|------------------------------------|---------|---------|---------|
|          | fc2_output_load_11_read_read_fu_86 |    0    |    0    |    0    |
|          | fc2_output_load_10_read_read_fu_92 |    0    |    0    |    0    |
|          |  fc2_output_load_9_read_read_fu_98 |    0    |    0    |    0    |
|          | fc2_output_load_8_read_read_fu_104 |    0    |    0    |    0    |
|          | fc2_output_load_7_read_read_fu_110 |    0    |    0    |    0    |
|   read   | fc2_output_load_6_read_read_fu_116 |    0    |    0    |    0    |
|          | fc2_output_load_5_read_read_fu_122 |    0    |    0    |    0    |
|          | fc2_output_load_4_read_read_fu_128 |    0    |    0    |    0    |
|          | fc2_output_load_3_read_read_fu_134 |    0    |    0    |    0    |
|          | fc2_output_load_2_read_read_fu_140 |    0    |    0    |    0    |
|          | fc2_output_load_1_read_read_fu_146 |    0    |    0    |    0    |
|          |  fc2_output_load_read_read_fu_152  |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   zext   |           i_5_cast_fu_461          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    67   |   3804  |   9348  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|fc2_output_load_10_read_reg_483|   32   |
|fc2_output_load_11_read_reg_478|   32   |
| fc2_output_load_1_read_reg_528|   32   |
| fc2_output_load_2_read_reg_523|   32   |
| fc2_output_load_3_read_reg_518|   32   |
| fc2_output_load_4_read_reg_513|   32   |
| fc2_output_load_5_read_reg_508|   32   |
| fc2_output_load_6_read_reg_503|   32   |
| fc2_output_load_7_read_reg_498|   32   |
| fc2_output_load_8_read_reg_493|   32   |
| fc2_output_load_9_read_reg_488|   32   |
|  fc2_output_load_read_reg_533 |   32   |
|        i_5_cast_reg_542       |   64   |
|           i_reg_471           |    4   |
|       icmp_ln143_reg_538      |    1   |
|        mul2_10_reg_788        |   32   |
|         mul2_1_reg_588        |   32   |
|         mul2_2_reg_608        |   32   |
|         mul2_3_reg_628        |   32   |
|         mul2_4_reg_648        |   32   |
|         mul2_5_reg_668        |   32   |
|         mul2_6_reg_688        |   32   |
|         mul2_7_reg_708        |   32   |
|         mul2_8_reg_728        |   32   |
|         mul2_9_reg_748        |   32   |
|          mul2_reg_568         |   32   |
|         mul2_s_reg_768        |   32   |
|  output_weight_0_addr_reg_558 |    4   |
|  output_weight_0_load_reg_563 |   32   |
| output_weight_10_addr_reg_753 |    4   |
| output_weight_10_load_reg_758 |   32   |
| output_weight_11_addr_reg_773 |    4   |
| output_weight_11_load_reg_778 |   32   |
|  output_weight_1_addr_reg_573 |    4   |
|  output_weight_1_load_reg_578 |   32   |
|  output_weight_2_addr_reg_593 |    4   |
|  output_weight_2_load_reg_598 |   32   |
|  output_weight_3_addr_reg_613 |    4   |
|  output_weight_3_load_reg_618 |   32   |
|  output_weight_4_addr_reg_633 |    4   |
|  output_weight_4_load_reg_638 |   32   |
|  output_weight_5_addr_reg_653 |    4   |
|  output_weight_5_load_reg_658 |   32   |
|  output_weight_6_addr_reg_673 |    4   |
|  output_weight_6_load_reg_678 |   32   |
|  output_weight_7_addr_reg_693 |    4   |
|  output_weight_7_load_reg_698 |   32   |
|  output_weight_8_addr_reg_713 |    4   |
|  output_weight_8_load_reg_718 |   32   |
|  output_weight_9_addr_reg_733 |    4   |
|  output_weight_9_load_reg_738 |   32   |
|       sum_11_10_reg_793       |   32   |
|        sum_11_1_reg_603       |   32   |
|        sum_11_2_reg_623       |   32   |
|        sum_11_3_reg_643       |   32   |
|        sum_11_4_reg_663       |   32   |
|        sum_11_5_reg_683       |   32   |
|        sum_11_6_reg_703       |   32   |
|        sum_11_7_reg_723       |   32   |
|        sum_11_8_reg_743       |   32   |
|        sum_11_9_reg_763       |   32   |
|        sum_11_s_reg_783       |   32   |
|         sum_s_reg_583         |   32   |
|          tmp_reg_798          |   32   |
+-------------------------------+--------+
|             Total             |  1685  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_165 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_204 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_217 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_230 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_243 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_256 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_269 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_282 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_295 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_308 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_376    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_381    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_386    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_391    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_396    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_401    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_406    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_411    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_416    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_421    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_426    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_431    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   864  ||  38.112 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   67   |    -   |  3804  |  9348  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   38   |    -   |   216  |
|  Register |    -   |    -   |  1685  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   67   |   38   |  5489  |  9564  |
+-----------+--------+--------+--------+--------+
