{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507140304501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507140304501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 04 13:05:03 2017 " "Processing started: Wed Oct 04 13:05:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507140304501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140304501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10NanoUART-FPGA -c DE10NanoUART_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10NanoUART-FPGA -c DE10NanoUART_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140304501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507140304845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507140304845 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Qsys system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507140314220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:18 Progress: Loading DE10NanoUART-FPGA/soc_system.qsys " "2017.10.04.13:05:18 Progress: Loading DE10NanoUART-FPGA/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140318126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:18 Progress: Reading input file " "2017.10.04.13:05:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140318642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:18 Progress: Adding ILC \[interrupt_latency_counter 16.0\] " "2017.10.04.13:05:18 Progress: Adding ILC \[interrupt_latency_counter 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140318751 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ILC: Used interrupt_latency_counter 16.1 (instead of 16.0) " "ILC: Used interrupt_latency_counter 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140318908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:18 Progress: Parameterizing module ILC " "2017.10.04.13:05:18 Progress: Parameterizing module ILC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140318908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:18 Progress: Adding button_pio \[altera_avalon_pio 16.0\] " "2017.10.04.13:05:18 Progress: Adding button_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140318908 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Button_pio: Used altera_avalon_pio 16.1 (instead of 16.0) " "Button_pio: Used altera_avalon_pio 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140318939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:18 Progress: Parameterizing module button_pio " "2017.10.04.13:05:18 Progress: Parameterizing module button_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140318939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:18 Progress: Adding clk_0 \[clock_source 16.0\] " "2017.10.04.13:05:18 Progress: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140318939 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 16.1 (instead of 16.0) " "Clk_0: Used clock_source 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:19 Progress: Parameterizing module clk_0 " "2017.10.04.13:05:19 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:19 Progress: Adding dipsw_pio \[altera_avalon_pio 16.0\] " "2017.10.04.13:05:19 Progress: Adding dipsw_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319783 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Dipsw_pio: Used altera_avalon_pio 16.1 (instead of 16.0) " "Dipsw_pio: Used altera_avalon_pio 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:19 Progress: Parameterizing module dipsw_pio " "2017.10.04.13:05:19 Progress: Parameterizing module dipsw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:19 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 16.0\] " "2017.10.04.13:05:19 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319783 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "F2sdram_only_master: Used altera_jtag_avalon_master 16.1 (instead of 16.0) " "F2sdram_only_master: Used altera_jtag_avalon_master 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:19 Progress: Parameterizing module f2sdram_only_master " "2017.10.04.13:05:19 Progress: Parameterizing module f2sdram_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:19 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 16.0\] " "2017.10.04.13:05:19 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319814 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fpga_only_master: Used altera_jtag_avalon_master 16.1 (instead of 16.0) " "Fpga_only_master: Used altera_jtag_avalon_master 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:19 Progress: Parameterizing module fpga_only_master " "2017.10.04.13:05:19 Progress: Parameterizing module fpga_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:19 Progress: Adding hps_0 \[altera_hps 16.0\] " "2017.10.04.13:05:19 Progress: Adding hps_0 \[altera_hps 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140319814 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: Used altera_hps 16.1 (instead of 16.0) " "Hps_0: Used altera_hps 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Parameterizing module hps_0 " "2017.10.04.13:05:21 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Adding hps_only_master \[altera_jtag_avalon_master 16.0\] " "2017.10.04.13:05:21 Progress: Adding hps_only_master \[altera_jtag_avalon_master 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321549 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_only_master: Used altera_jtag_avalon_master 16.1 (instead of 16.0) " "Hps_only_master: Used altera_jtag_avalon_master 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Parameterizing module hps_only_master " "2017.10.04.13:05:21 Progress: Parameterizing module hps_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\] " "2017.10.04.13:05:21 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321549 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart: Used altera_avalon_jtag_uart 16.1 (instead of 16.0) " "Jtag_uart: Used altera_avalon_jtag_uart 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Parameterizing module jtag_uart " "2017.10.04.13:05:21 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Adding led_pio \[altera_avalon_pio 16.0\] " "2017.10.04.13:05:21 Progress: Adding led_pio \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321564 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Led_pio: Used altera_avalon_pio 16.1 (instead of 16.0) " "Led_pio: Used altera_avalon_pio 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Parameterizing module led_pio " "2017.10.04.13:05:21 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 16.0\] " "2017.10.04.13:05:21 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321564 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mm_bridge_0: Used altera_avalon_mm_bridge 16.1 (instead of 16.0) " "Mm_bridge_0: Used altera_avalon_mm_bridge 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Parameterizing module mm_bridge_0 " "2017.10.04.13:05:21 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.0\] " "2017.10.04.13:05:21 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321939 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sysid_qsys: Used altera_avalon_sysid_qsys 16.1 (instead of 16.0) " "Sysid_qsys: Used altera_avalon_sysid_qsys 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Parameterizing module sysid_qsys " "2017.10.04.13:05:21 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Building connections " "2017.10.04.13:05:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Parameterizing connections " "2017.10.04.13:05:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:21 Progress: Validating " "2017.10.04.13:05:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140321986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.04.13:05:35 Progress: Done reading input file " "2017.10.04.13:05:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140335290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140344385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140344385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140345119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140345119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140345119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140347713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140351233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi. " "Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140353430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140354035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140354035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140354035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140354035 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140354439 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140354439 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140354439 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140354439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\" " "ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140358317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Starting RTL generation for module 'soc_system_button_pio' " "Button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140358380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0002_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  \] " "Button_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0002_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140358380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Done RTL generation for module 'soc_system_button_pio' " "Button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140358583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\" " "Button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140358583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio' " "Dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140358645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0003_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  \] " "Dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0003_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140358645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio' " "Dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140358849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\" " "Dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140358849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "F2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\" " "F2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140359276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140359276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140361417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140361480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140361480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140361761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140361761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'soc_system_led_pio' " "Led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140361886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=D:/Users/addis/AppData/Local/Temp/alt7443_1122537907873916159.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140361886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'soc_system_led_pio' " "Led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140362069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140362069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140362085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140362085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140362745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140363227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140365321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140365540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140365743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140365962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140366196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140366399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140367952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140368587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\" " "Mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\" " "Irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140369999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\" " "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\" " "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\" " "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\" " "Mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\" " "Mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\" " "Mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\" " "Hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140370988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\" " "Hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140371476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140397922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140397938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140397938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 65 modules, 133 files " "Soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140397938 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Qsys system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507140399750 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10NanoUART-FPGA.v(199) " "Verilog HDL Module Instantiation warning at DE10NanoUART-FPGA.v(199): ignored dangling comma in List of Port Connections" {  } { { "DE10NanoUART-FPGA.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/DE10NanoUART-FPGA.v" 199 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1507140404282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10nanouart-fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file de10nanouart-fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10NanoUART_FPGA " "Found entity 1: DE10NanoUART_FPGA" {  } { { "DE10NanoUART-FPGA.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/DE10NanoUART-FPGA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404298 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404298 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404298 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404298 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404298 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404298 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404345 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404345 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/soc_system/submodules/altera_jtag_sld_node.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/soc_system/submodules/altera_jtag_streaming.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404360 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404376 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404376 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404376 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404376 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404407 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "db/ip/soc_system/submodules/interrupt_latency_counter.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "db/ip/soc_system/submodules/irq_detector.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "db/ip/soc_system/submodules/soc_system_button_pio.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "db/ip/soc_system/submodules/soc_system_dipsw_pio.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master " "Found entity 1: soc_system_f2sdram_only_master" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_b2p_adapter " "Found entity 1: soc_system_f2sdram_only_master_b2p_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_p2b_adapter " "Found entity 1: soc_system_f2sdram_only_master_p2b_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_timing_adt " "Found entity 1: soc_system_f2sdram_only_master_timing_adt" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404579 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404579 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404579 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404579 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "db/ip/soc_system/submodules/soc_system_led_pio.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404595 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404595 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404626 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404626 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404657 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404657 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404673 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507140404673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404688 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "db/ip/soc_system/submodules/soc_system_sysid_qsys.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "db/ip/soc_system/submodules/state_machine_counter.v" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507140404688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140404688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507140404688 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "DE10NanoUART-FPGA " "Top-level design entity \"DE10NanoUART-FPGA\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1507140404907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/DE10NanoUART_FPGA.map.smsg " "Generated suppressed messages file D:/Users/addis/Documents/FPGA/DE10NanoUART-FPGA/DE10NanoUART_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140405017 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507140405126 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 04 13:06:45 2017 " "Processing ended: Wed Oct 04 13:06:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507140405126 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507140405126 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:10 " "Total CPU time (on all processors): 00:03:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507140405126 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140405126 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507140405751 ""}
