#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Sep 26 19:58:32 2018
# Process ID: 7040
# Current directory: C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.runs/synth_1
# Command line: vivado.exe -log Eight_Bit_Magnitude_Comparator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Eight_Bit_Magnitude_Comparator.tcl
# Log file: C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.runs/synth_1/Eight_Bit_Magnitude_Comparator.vds
# Journal file: C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Eight_Bit_Magnitude_Comparator.tcl -notrace
Command: synth_design -top Eight_Bit_Magnitude_Comparator -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 353.211 ; gain = 96.707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Eight_Bit_Magnitude_Comparator' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Eight_Bit_Magnitude_Comparator.vhd:36]
INFO: [Synth 8-3491] module 'Twos_Complementor' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Twos_Complementor.vhd:12' bound to instance 'TC0' of component 'Twos_Complementor' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Eight_Bit_Magnitude_Comparator.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Twos_Complementor' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Twos_Complementor.vhd:32]
INFO: [Synth 8-3491] module 'Four_Bit_Adder' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Adder.vhd:10' bound to instance 'A0' of component 'Four_Bit_Adder' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Twos_Complementor.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Four_Bit_Adder' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Adder.vhd:17]
INFO: [Synth 8-3491] module 'One_Bit_Adder' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Adder.vhd:10' bound to instance 'A0' of component 'One_Bit_Adder' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Adder.vhd:30]
INFO: [Synth 8-638] synthesizing module 'One_Bit_Adder' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Adder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'One_Bit_Adder' (1#1) [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Adder.vhd:17]
INFO: [Synth 8-3491] module 'One_Bit_Adder' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Adder.vhd:10' bound to instance 'A1' of component 'One_Bit_Adder' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Adder.vhd:38]
INFO: [Synth 8-3491] module 'One_Bit_Adder' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Adder.vhd:10' bound to instance 'A2' of component 'One_Bit_Adder' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Adder.vhd:46]
INFO: [Synth 8-3491] module 'One_Bit_Adder' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Adder.vhd:10' bound to instance 'A3' of component 'One_Bit_Adder' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Adder.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Four_Bit_Adder' (2#1) [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Adder.vhd:17]
INFO: [Synth 8-3491] module 'Four_Bit_Adder' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Adder.vhd:10' bound to instance 'A1' of component 'Four_Bit_Adder' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Twos_Complementor.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Twos_Complementor' (3#1) [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Twos_Complementor.vhd:32]
INFO: [Synth 8-3491] module 'Twos_Complementor' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Twos_Complementor.vhd:12' bound to instance 'TC1' of component 'Twos_Complementor' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Eight_Bit_Magnitude_Comparator.vhd:74]
INFO: [Synth 8-3491] module 'Four_Bit_Magnitude_Comparator' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Magnitude_Comparator.vhd:11' bound to instance 'COMP0' of component 'Four_Bit_Magnitude_Comparator' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Eight_Bit_Magnitude_Comparator.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Four_Bit_Magnitude_Comparator' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Magnitude_Comparator.vhd:18]
INFO: [Synth 8-3491] module 'One_Bit_Magnitude_Comparator' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Magnitude_Comparator.vhd:11' bound to instance 'C3' of component 'One_Bit_Magnitude_Comparator' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Magnitude_Comparator.vhd:37]
INFO: [Synth 8-638] synthesizing module 'One_Bit_Magnitude_Comparator' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Magnitude_Comparator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'One_Bit_Magnitude_Comparator' (4#1) [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Magnitude_Comparator.vhd:20]
INFO: [Synth 8-3491] module 'One_Bit_Magnitude_Comparator' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Magnitude_Comparator.vhd:11' bound to instance 'C2' of component 'One_Bit_Magnitude_Comparator' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Magnitude_Comparator.vhd:44]
INFO: [Synth 8-3491] module 'One_Bit_Magnitude_Comparator' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Magnitude_Comparator.vhd:11' bound to instance 'C1' of component 'One_Bit_Magnitude_Comparator' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Magnitude_Comparator.vhd:51]
INFO: [Synth 8-3491] module 'One_Bit_Magnitude_Comparator' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/One_Bit_Magnitude_Comparator.vhd:11' bound to instance 'C0' of component 'One_Bit_Magnitude_Comparator' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Magnitude_Comparator.vhd:58]
INFO: [Synth 8-3491] module 'Six_Way_And' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Six_Way_And.vhd:11' bound to instance 'A0' of component 'Six_Way_And' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Magnitude_Comparator.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Six_Way_And' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Six_Way_And.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Six_Way_And' (5#1) [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Six_Way_And.vhd:18]
INFO: [Synth 8-3491] module 'Six_Way_And' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Six_Way_And.vhd:11' bound to instance 'A1' of component 'Six_Way_And' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Magnitude_Comparator.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'Four_Bit_Magnitude_Comparator' (6#1) [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Magnitude_Comparator.vhd:18]
INFO: [Synth 8-3491] module 'Four_Bit_Magnitude_Comparator' declared at 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Four_Bit_Magnitude_Comparator.vhd:11' bound to instance 'COMP1' of component 'Four_Bit_Magnitude_Comparator' [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Eight_Bit_Magnitude_Comparator.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'Eight_Bit_Magnitude_Comparator' (7#1) [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/sources_1/new/Eight_Bit_Magnitude_Comparator.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 405.020 ; gain = 148.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 405.020 ; gain = 148.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 405.020 ; gain = 148.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/constrs_1/new/pins_lab4.xdc]
Finished Parsing XDC File [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/constrs_1/new/pins_lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.srcs/constrs_1/new/pins_lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Eight_Bit_Magnitude_Comparator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Eight_Bit_Magnitude_Comparator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 743.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module One_Bit_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     5|
|2     |LUT4 |     4|
|3     |LUT5 |    11|
|4     |LUT6 |    11|
|5     |IBUF |    19|
|6     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    52|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 743.781 ; gain = 487.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 743.781 ; gain = 148.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 743.785 ; gain = 487.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 762.242 ; gain = 518.770
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dexter/Documents/ECE4525/Lab4/Lab4.runs/synth_1/Eight_Bit_Magnitude_Comparator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Eight_Bit_Magnitude_Comparator_utilization_synth.rpt -pb Eight_Bit_Magnitude_Comparator_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 762.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 26 19:59:03 2018...
