# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 19 2015 15:42:45

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: HSyncDebug
			6.2.3::Path details for port: Pixel
			6.2.4::Path details for port: PixelDebug
			6.2.5::Path details for port: VSync
			6.2.6::Path details for port: VSyncDebug
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: HSyncDebug
			6.5.3::Path details for port: Pixel
			6.5.4::Path details for port: PixelDebug
			6.5.5::Path details for port: VSync
			6.5.6::Path details for port: VSyncDebug
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE    | Frequency: 38.30 MHz  | Target: 101.20 MHz  | 
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL  | N/A                   | Target: 101.20 MHz  | 
Clock: SimpleVGA|Clock12MHz              | N/A                   | Target: 24.17 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock50MHz.PLL_inst/PLLOUTCORE  Clock50MHz.PLL_inst/PLLOUTCORE  9881.79          -16229      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase             
----------  ----------  ------------  --------------------------------  
HSync       Clock12MHz  13981         Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14808         Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  14332         Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  14332         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  14282         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14570         Clock50MHz.PLL_inst/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase             
----------  ----------  --------------------  --------------------------------  
HSync       Clock12MHz  13554                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14382                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13926                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  13926                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  13863                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14151                 Clock50MHz.PLL_inst/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
************************************************************
Clock: Clock50MHz.PLL_inst/PLLOUTCORE
Frequency: 38.30 MHz | Target: 101.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_4_8_5/lcout
Path End         : Pixel_1_esr_LC_8_9_2/in3
Capture Clock    : Pixel_1_esr_LC_8_9_2/clk
Setup Constraint : 9882p
Path slack       : -16229p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    9882
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7860
- Setup Time                                                       -274
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    17468

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7860
+ Clock To Q                                                       540
+ Data Path Delay                                                25298
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    33698
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__403/I                                                              Odrv4                                   0              1127  RISE       1
I__403/O                                                              Odrv4                                 351              1478  RISE       1
I__404/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__404/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__405/I                                                              LocalMux                                0              1765  RISE       1
I__405/O                                                              LocalMux                              330              2095  RISE       1
I__406/I                                                              IoInMux                                 0              2095  RISE       1
I__406/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__407/I                                                              Odrv4                                   0              4978  RISE       1
I__407/O                                                              Odrv4                                 351              5328  RISE       1
I__408/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__408/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__409/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__409/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__410/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__410/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__411/I                                                              LocalMux                                0              6191  RISE       1
I__411/O                                                              LocalMux                              330              6521  RISE       1
I__412/I                                                              IoInMux                                 0              6521  RISE       1
I__412/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      32
I__2103/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2103/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2104/I                                                             GlobalMux                               0              7397  RISE       1
I__2104/O                                                             GlobalMux                             154              7552  RISE       1
I__2107/I                                                             ClkMux                                  0              7552  RISE       1
I__2107/O                                                             ClkMux                                309              7860  RISE       1
beamX_0_LC_4_8_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7860  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_4_8_5/lcout                                                                LogicCell40_SEQ_MODE_1000    540              8400  -16229  RISE      13
I__2376/I                                                                             LocalMux                       0              8400  -16229  RISE       1
I__2376/O                                                                             LocalMux                     330              8730  -16229  RISE       1
I__2382/I                                                                             InMux                          0              8730  -16229  RISE       1
I__2382/O                                                                             InMux                        259              8989  -16229  RISE       1
I__2391/I                                                                             CascadeMux                     0              8989  -16229  RISE       1
I__2391/O                                                                             CascadeMux                     0              8989  -16229  RISE       1
un5_visiblex_cry_0_c_LC_5_9_0/in2                                                     LogicCell40_SEQ_MODE_0000      0              8989  -16229  RISE       1
un5_visiblex_cry_0_c_LC_5_9_0/carryout                                                LogicCell40_SEQ_MODE_0000    231              9221  -16229  RISE       2
un5_visiblex_cry_0_c_RNIHKT1_LC_5_9_1/carryin                                         LogicCell40_SEQ_MODE_0000      0              9221  -16229  RISE       1
un5_visiblex_cry_0_c_RNIHKT1_LC_5_9_1/carryout                                        LogicCell40_SEQ_MODE_0000    126              9347  -16229  RISE       2
un5_visiblex_cry_1_c_RNIJNU1_LC_5_9_2/carryin                                         LogicCell40_SEQ_MODE_0000      0              9347  -16229  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_5_9_2/carryout                                        LogicCell40_SEQ_MODE_0000    126              9473  -16229  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_5_9_3/carryin                                         LogicCell40_SEQ_MODE_0000      0              9473  -16229  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_5_9_3/carryout                                        LogicCell40_SEQ_MODE_0000    126              9599  -16229  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_5_9_4/carryin                                         LogicCell40_SEQ_MODE_0000      0              9599  -16229  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_5_9_4/carryout                                        LogicCell40_SEQ_MODE_0000    126              9726  -16229  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_5_9_5/carryin                                         LogicCell40_SEQ_MODE_0000      0              9726  -16229  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_5_9_5/carryout                                        LogicCell40_SEQ_MODE_0000    126              9852  -16229  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_5_9_6/carryin                                         LogicCell40_SEQ_MODE_0000      0              9852  -16229  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_5_9_6/carryout                                        LogicCell40_SEQ_MODE_0000    126              9978  -16229  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_5_9_7/carryin                                         LogicCell40_SEQ_MODE_0000      0              9978  -16229  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_5_9_7/carryout                                        LogicCell40_SEQ_MODE_0000    126             10104  -16229  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin                                                        ICE_CARRY_IN_MUX               0             10104  -16229  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout                                                       ICE_CARRY_IN_MUX             196             10301  -16229  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_5_10_0/carryin                                        LogicCell40_SEQ_MODE_0000      0             10301  -16229  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_5_10_0/carryout                                       LogicCell40_SEQ_MODE_0000    126             10427  -16229  RISE       1
I__525/I                                                                              InMux                          0             10427  -16229  RISE       1
I__525/O                                                                              InMux                        259             10687  -16229  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_5_10_1/in3                                            LogicCell40_SEQ_MODE_0000      0             10687  -16229  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_5_10_1/lcout                                          LogicCell40_SEQ_MODE_0000    316             11002  -16229  RISE      15
I__2009/I                                                                             LocalMux                       0             11002  -16229  RISE       1
I__2009/O                                                                             LocalMux                     330             11332  -16229  RISE       1
I__2016/I                                                                             InMux                          0             11332  -16229  RISE       1
I__2016/O                                                                             InMux                        259             11591  -16229  RISE       1
un5_visiblex_cry_8_c_RNI1D62_3_LC_5_10_5/in3                                          LogicCell40_SEQ_MODE_0000      0             11591  -16229  RISE       1
un5_visiblex_cry_8_c_RNI1D62_3_LC_5_10_5/lcout                                        LogicCell40_SEQ_MODE_0000    316             11907  -16229  RISE       1
I__607/I                                                                              LocalMux                       0             11907  -16229  RISE       1
I__607/O                                                                              LocalMux                     330             12237  -16229  RISE       1
I__608/I                                                                              InMux                          0             12237  -16229  RISE       1
I__608/O                                                                              InMux                        259             12496  -16229  RISE       1
I__609/I                                                                              CascadeMux                     0             12496  -16229  RISE       1
I__609/O                                                                              CascadeMux                     0             12496  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_1_c_RNIDOV5_LC_5_11_1/in2         LogicCell40_SEQ_MODE_0000      0             12496  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_1_c_RNIDOV5_LC_5_11_1/carryout    LogicCell40_SEQ_MODE_0000    231             12727  -16229  RISE       2
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNIEQ06_LC_5_11_2/carryin     LogicCell40_SEQ_MODE_0000      0             12727  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNIEQ06_LC_5_11_2/carryout    LogicCell40_SEQ_MODE_0000    126             12854  -16229  RISE       2
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_5_11_3/carryin   LogicCell40_SEQ_MODE_0000      0             12854  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_5_11_3/carryout  LogicCell40_SEQ_MODE_0000    126             12980  -16229  RISE       1
I__603/I                                                                              InMux                          0             12980  -16229  RISE       1
I__603/O                                                                              InMux                        259             13239  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_5_11_4/in3       LogicCell40_SEQ_MODE_0000      0             13239  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_5_11_4/lcout     LogicCell40_SEQ_MODE_0000    316             13555  -16229  RISE       2
I__831/I                                                                              LocalMux                       0             13555  -16229  RISE       1
I__831/O                                                                              LocalMux                     330             13885  -16229  RISE       1
I__833/I                                                                              InMux                          0             13885  -16229  RISE       1
I__833/O                                                                              InMux                        259             14144  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_4_c_RNIFHS3_LC_5_10_2/in3         LogicCell40_SEQ_MODE_0000      0             14144  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_4_c_RNIFHS3_LC_5_10_2/ltout       LogicCell40_SEQ_MODE_0000    274             14418  -16229  FALL       1
I__612/I                                                                              CascadeMux                     0             14418  -16229  FALL       1
I__612/O                                                                              CascadeMux                     0             14418  -16229  FALL       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNITBT9_LC_5_10_3/in2         LogicCell40_SEQ_MODE_0000      0             14418  -16229  FALL       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNITBT9_LC_5_10_3/lcout       LogicCell40_SEQ_MODE_0000    379             14796  -16229  RISE       1
I__819/I                                                                              LocalMux                       0             14796  -16229  RISE       1
I__819/O                                                                              LocalMux                     330             15126  -16229  RISE       1
I__820/I                                                                              InMux                          0             15126  -16229  RISE       1
I__820/O                                                                              InMux                        259             15386  -16229  RISE       1
I__821/I                                                                              CascadeMux                     0             15386  -16229  RISE       1
I__821/O                                                                              CascadeMux                     0             15386  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI273E1_LC_6_10_3/in2        LogicCell40_SEQ_MODE_0000      0             15386  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI273E1_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    231             15617  -16229  RISE       1
I__861/I                                                                              InMux                          0             15617  -16229  RISE       1
I__861/O                                                                              InMux                        259             15876  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_4_c_RNIB82K_LC_6_10_4/in3         LogicCell40_SEQ_MODE_0000      0             15876  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_4_c_RNIB82K_LC_6_10_4/lcout       LogicCell40_SEQ_MODE_0000    316             16192  -16229  RISE       2
I__851/I                                                                              LocalMux                       0             16192  -16229  RISE       1
I__851/O                                                                              LocalMux                     330             16522  -16229  RISE       1
I__853/I                                                                              InMux                          0             16522  -16229  RISE       1
I__853/O                                                                              InMux                        259             16781  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI273E1_LC_6_10_3/in0        LogicCell40_SEQ_MODE_0000      0             16781  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI273E1_LC_6_10_3/lcout      LogicCell40_SEQ_MODE_0000    449             17230  -16229  RISE       1
I__912/I                                                                              LocalMux                       0             17230  -16229  RISE       1
I__912/O                                                                              LocalMux                     330             17560  -16229  RISE       1
I__913/I                                                                              InMux                          0             17560  -16229  RISE       1
I__913/O                                                                              InMux                        259             17819  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIDAEE1_LC_6_11_4/in1        LogicCell40_SEQ_MODE_0000      0             17819  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIDAEE1_LC_6_11_4/lcout      LogicCell40_SEQ_MODE_0000    400             18219  -16229  RISE       2
I__883/I                                                                              LocalMux                       0             18219  -16229  RISE       1
I__883/O                                                                              LocalMux                     330             18549  -16229  RISE       1
I__885/I                                                                              InMux                          0             18549  -16229  RISE       1
I__885/O                                                                              InMux                        259             18808  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un40_sum_cry_3_c_RNI9KOM2_LC_6_11_3/in0        LogicCell40_SEQ_MODE_0000      0             18808  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un40_sum_cry_3_c_RNI9KOM2_LC_6_11_3/lcout      LogicCell40_SEQ_MODE_0000    449             19257  -16229  RISE       1
I__869/I                                                                              LocalMux                       0             19257  -16229  RISE       1
I__869/O                                                                              LocalMux                     330             19587  -16229  RISE       1
I__870/I                                                                              InMux                          0             19587  -16229  RISE       1
I__870/O                                                                              InMux                        259             19846  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNIRBKP2_LC_6_12_4/in1        LogicCell40_SEQ_MODE_0000      0             19846  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNIRBKP2_LC_6_12_4/lcout      LogicCell40_SEQ_MODE_0000    400             20246  -16229  RISE       2
I__1235/I                                                                             LocalMux                       0             20246  -16229  RISE       1
I__1235/O                                                                             LocalMux                     330             20576  -16229  RISE       1
I__1237/I                                                                             InMux                          0             20576  -16229  RISE       1
I__1237/O                                                                             InMux                        259             20835  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNI53BF5_LC_6_12_3/in0        LogicCell40_SEQ_MODE_0000      0             20835  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNI53BF5_LC_6_12_3/lcout      LogicCell40_SEQ_MODE_0000    449             21284  -16229  RISE       1
I__1297/I                                                                             LocalMux                       0             21284  -16229  RISE       1
I__1297/O                                                                             LocalMux                     330             21613  -16229  RISE       1
I__1298/I                                                                             InMux                          0             21613  -16229  RISE       1
I__1298/O                                                                             InMux                        259             21873  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNIL3EO5_LC_7_12_4/in1        LogicCell40_SEQ_MODE_0000      0             21873  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNIL3EO5_LC_7_12_4/lcout      LogicCell40_SEQ_MODE_0000    400             22273  -16229  RISE       2
I__1971/I                                                                             LocalMux                       0             22273  -16229  RISE       1
I__1971/O                                                                             LocalMux                     330             22602  -16229  RISE       1
I__1973/I                                                                             InMux                          0             22602  -16229  RISE       1
I__1973/O                                                                             InMux                        259             22862  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un54_sum_cry_3_c_RNICOQ2B_LC_7_12_3/in0        LogicCell40_SEQ_MODE_0000      0             22862  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un54_sum_cry_3_c_RNICOQ2B_LC_7_12_3/lcout      LogicCell40_SEQ_MODE_0000    449             23311  -16229  RISE       1
I__1957/I                                                                             LocalMux                       0             23311  -16229  RISE       1
I__1957/O                                                                             LocalMux                     330             23640  -16229  RISE       1
I__1958/I                                                                             InMux                          0             23640  -16229  RISE       1
I__1958/O                                                                             InMux                        259             23900  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un61_sum_cry_4_c_RNIQ15IB_LC_8_12_4/in1        LogicCell40_SEQ_MODE_0000      0             23900  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un61_sum_cry_4_c_RNIQ15IB_LC_8_12_4/lcout      LogicCell40_SEQ_MODE_0000    400             24300  -16229  RISE       2
I__2518/I                                                                             LocalMux                       0             24300  -16229  RISE       1
I__2518/O                                                                             LocalMux                     330             24629  -16229  RISE       1
I__2520/I                                                                             InMux                          0             24629  -16229  RISE       1
I__2520/O                                                                             InMux                        259             24889  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNISKRFM_LC_8_12_3/in0        LogicCell40_SEQ_MODE_0000      0             24889  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNISKRFM_LC_8_12_3/lcout      LogicCell40_SEQ_MODE_0000    449             25338  -16229  RISE       1
I__2500/I                                                                             LocalMux                       0             25338  -16229  RISE       1
I__2500/O                                                                             LocalMux                     330             25667  -16229  RISE       1
I__2501/I                                                                             InMux                          0             25667  -16229  RISE       1
I__2501/O                                                                             InMux                        259             25927  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un68_sum_cry_4_c_RNIHIMHM_LC_9_11_4/in1        LogicCell40_SEQ_MODE_0000      0             25927  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un68_sum_cry_4_c_RNIHIMHM_LC_9_11_4/lcout      LogicCell40_SEQ_MODE_0000    400             26327  -16229  RISE       3
I__2493/I                                                                             LocalMux                       0             26327  -16229  RISE       1
I__2493/O                                                                             LocalMux                     330             26656  -16229  RISE       1
I__2495/I                                                                             InMux                          0             26656  -16229  RISE       1
I__2495/O                                                                             InMux                        259             26916  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/in3             LogicCell40_SEQ_MODE_0000      0             26916  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/lcout           LogicCell40_SEQ_MODE_0000    316             27231  -16229  RISE       2
I__1950/I                                                                             LocalMux                       0             27231  -16229  RISE       1
I__1950/O                                                                             LocalMux                     330             27561  -16229  RISE       1
I__1951/I                                                                             InMux                          0             27561  -16229  RISE       1
I__1951/O                                                                             InMux                        259             27820  -16229  RISE       1
I__1953/I                                                                             CascadeMux                     0             27820  -16229  RISE       1
I__1953/O                                                                             CascadeMux                     0             27820  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNI3OT9_LC_8_10_1/in2         LogicCell40_SEQ_MODE_0000      0             27820  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNI3OT9_LC_8_10_1/carryout    LogicCell40_SEQ_MODE_0000    231             28052  -16229  RISE       2
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_2_c_RNI39JF21_LC_8_10_2/carryin   LogicCell40_SEQ_MODE_0000      0             28052  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_2_c_RNI39JF21_LC_8_10_2/carryout  LogicCell40_SEQ_MODE_0000    126             28178  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/carryin         LogicCell40_SEQ_MODE_0000      0             28178  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/carryout        LogicCell40_SEQ_MODE_0000    126             28304  -16229  RISE       1
I__1949/I                                                                             InMux                          0             28304  -16229  RISE       1
I__1949/O                                                                             InMux                        259             28564  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNIK64QB1_LC_8_10_4/in3       LogicCell40_SEQ_MODE_0000      0             28564  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNIK64QB1_LC_8_10_4/lcout     LogicCell40_SEQ_MODE_0000    316             28879  -16229  RISE      14
I__2303/I                                                                             LocalMux                       0             28879  -16229  RISE       1
I__2303/O                                                                             LocalMux                     330             29209  -16229  RISE       1
I__2309/I                                                                             InMux                          0             29209  -16229  RISE       1
I__2309/O                                                                             InMux                        259             29469  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNI8JV5C1_LC_8_11_3/in3       LogicCell40_SEQ_MODE_0000      0             29469  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNI8JV5C1_LC_8_11_3/lcout     LogicCell40_SEQ_MODE_0000    316             29784  -16229  RISE       1
I__1930/I                                                                             LocalMux                       0             29784  -16229  RISE       1
I__1930/O                                                                             LocalMux                     330             30114  -16229  RISE       1
I__1931/I                                                                             InMux                          0             30114  -16229  RISE       1
I__1931/O                                                                             InMux                        259             30373  -16229  RISE       1
Pixel_1_esr_RNO_54_LC_8_11_0/in1                                                      LogicCell40_SEQ_MODE_0000      0             30373  -16229  RISE       1
Pixel_1_esr_RNO_54_LC_8_11_0/ltout                                                    LogicCell40_SEQ_MODE_0000    379             30752  -16229  FALL       1
I__1934/I                                                                             CascadeMux                     0             30752  -16229  FALL       1
I__1934/O                                                                             CascadeMux                     0             30752  -16229  FALL       1
Pixel_1_esr_RNO_31_LC_8_11_1/in2                                                      LogicCell40_SEQ_MODE_0000      0             30752  -16229  FALL       1
Pixel_1_esr_RNO_31_LC_8_11_1/lcout                                                    LogicCell40_SEQ_MODE_0000    379             31131  -16229  RISE       1
I__1932/I                                                                             LocalMux                       0             31131  -16229  RISE       1
I__1932/O                                                                             LocalMux                     330             31460  -16229  RISE       1
I__1933/I                                                                             InMux                          0             31460  -16229  RISE       1
I__1933/O                                                                             InMux                        259             31720  -16229  RISE       1
Pixel_1_esr_RNO_12_LC_7_10_7/in1                                                      LogicCell40_SEQ_MODE_0000      0             31720  -16229  RISE       1
Pixel_1_esr_RNO_12_LC_7_10_7/lcout                                                    LogicCell40_SEQ_MODE_0000    400             32120  -16229  RISE       1
I__1896/I                                                                             LocalMux                       0             32120  -16229  RISE       1
I__1896/O                                                                             LocalMux                     330             32449  -16229  RISE       1
I__1897/I                                                                             InMux                          0             32449  -16229  RISE       1
I__1897/O                                                                             InMux                        259             32709  -16229  RISE       1
Pixel_1_esr_RNO_2_LC_8_9_5/in1                                                        LogicCell40_SEQ_MODE_0000      0             32709  -16229  RISE       1
Pixel_1_esr_RNO_2_LC_8_9_5/lcout                                                      LogicCell40_SEQ_MODE_0000    400             33109  -16229  RISE       1
I__1891/I                                                                             LocalMux                       0             33109  -16229  RISE       1
I__1891/O                                                                             LocalMux                     330             33438  -16229  RISE       1
I__1892/I                                                                             InMux                          0             33438  -16229  RISE       1
I__1892/O                                                                             InMux                        259             33698  -16229  RISE       1
Pixel_1_esr_LC_8_9_2/in3                                                              LogicCell40_SEQ_MODE_1000      0             33698  -16229  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__403/I                                                              Odrv4                                   0              1127  RISE       1
I__403/O                                                              Odrv4                                 351              1478  RISE       1
I__404/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__404/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__405/I                                                              LocalMux                                0              1765  RISE       1
I__405/O                                                              LocalMux                              330              2095  RISE       1
I__406/I                                                              IoInMux                                 0              2095  RISE       1
I__406/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__407/I                                                              Odrv4                                   0              4978  RISE       1
I__407/O                                                              Odrv4                                 351              5328  RISE       1
I__408/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__408/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__409/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__409/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__410/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__410/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__411/I                                                              LocalMux                                0              6191  RISE       1
I__411/O                                                              LocalMux                              330              6521  RISE       1
I__412/I                                                              IoInMux                                 0              6521  RISE       1
I__412/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      32
I__2103/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2103/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2104/I                                                             GlobalMux                               0              7397  RISE       1
I__2104/O                                                             GlobalMux                             154              7552  RISE       1
I__2109/I                                                             ClkMux                                  0              7552  RISE       1
I__2109/O                                                             ClkMux                                309              7860  RISE       1
Pixel_1_esr_LC_8_9_2/clk                                              LogicCell40_SEQ_MODE_1000               0              7860  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*****************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamX_0_LC_4_8_5/lcout
Path End         : Pixel_1_esr_LC_8_9_2/in3
Capture Clock    : Pixel_1_esr_LC_8_9_2/clk
Setup Constraint : 9882p
Path slack       : -16229p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    9882
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         7860
- Setup Time                                                       -274
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    17468

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         7860
+ Clock To Q                                                       540
+ Data Path Delay                                                25298
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    33698
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__403/I                                                              Odrv4                                   0              1127  RISE       1
I__403/O                                                              Odrv4                                 351              1478  RISE       1
I__404/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__404/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__405/I                                                              LocalMux                                0              1765  RISE       1
I__405/O                                                              LocalMux                              330              2095  RISE       1
I__406/I                                                              IoInMux                                 0              2095  RISE       1
I__406/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__407/I                                                              Odrv4                                   0              4978  RISE       1
I__407/O                                                              Odrv4                                 351              5328  RISE       1
I__408/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__408/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__409/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__409/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__410/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__410/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__411/I                                                              LocalMux                                0              6191  RISE       1
I__411/O                                                              LocalMux                              330              6521  RISE       1
I__412/I                                                              IoInMux                                 0              6521  RISE       1
I__412/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      32
I__2103/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2103/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2104/I                                                             GlobalMux                               0              7397  RISE       1
I__2104/O                                                             GlobalMux                             154              7552  RISE       1
I__2107/I                                                             ClkMux                                  0              7552  RISE       1
I__2107/O                                                             ClkMux                                309              7860  RISE       1
beamX_0_LC_4_8_5/clk                                                  LogicCell40_SEQ_MODE_1000               0              7860  RISE       1

Data path
pin name                                                                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamX_0_LC_4_8_5/lcout                                                                LogicCell40_SEQ_MODE_1000    540              8400  -16229  RISE      13
I__2376/I                                                                             LocalMux                       0              8400  -16229  RISE       1
I__2376/O                                                                             LocalMux                     330              8730  -16229  RISE       1
I__2382/I                                                                             InMux                          0              8730  -16229  RISE       1
I__2382/O                                                                             InMux                        259              8989  -16229  RISE       1
I__2391/I                                                                             CascadeMux                     0              8989  -16229  RISE       1
I__2391/O                                                                             CascadeMux                     0              8989  -16229  RISE       1
un5_visiblex_cry_0_c_LC_5_9_0/in2                                                     LogicCell40_SEQ_MODE_0000      0              8989  -16229  RISE       1
un5_visiblex_cry_0_c_LC_5_9_0/carryout                                                LogicCell40_SEQ_MODE_0000    231              9221  -16229  RISE       2
un5_visiblex_cry_0_c_RNIHKT1_LC_5_9_1/carryin                                         LogicCell40_SEQ_MODE_0000      0              9221  -16229  RISE       1
un5_visiblex_cry_0_c_RNIHKT1_LC_5_9_1/carryout                                        LogicCell40_SEQ_MODE_0000    126              9347  -16229  RISE       2
un5_visiblex_cry_1_c_RNIJNU1_LC_5_9_2/carryin                                         LogicCell40_SEQ_MODE_0000      0              9347  -16229  RISE       1
un5_visiblex_cry_1_c_RNIJNU1_LC_5_9_2/carryout                                        LogicCell40_SEQ_MODE_0000    126              9473  -16229  RISE       2
un5_visiblex_cry_2_c_RNILQV1_LC_5_9_3/carryin                                         LogicCell40_SEQ_MODE_0000      0              9473  -16229  RISE       1
un5_visiblex_cry_2_c_RNILQV1_LC_5_9_3/carryout                                        LogicCell40_SEQ_MODE_0000    126              9599  -16229  RISE       2
un5_visiblex_cry_3_c_RNINT02_LC_5_9_4/carryin                                         LogicCell40_SEQ_MODE_0000      0              9599  -16229  RISE       1
un5_visiblex_cry_3_c_RNINT02_LC_5_9_4/carryout                                        LogicCell40_SEQ_MODE_0000    126              9726  -16229  RISE       2
un5_visiblex_cry_4_c_RNIP022_LC_5_9_5/carryin                                         LogicCell40_SEQ_MODE_0000      0              9726  -16229  RISE       1
un5_visiblex_cry_4_c_RNIP022_LC_5_9_5/carryout                                        LogicCell40_SEQ_MODE_0000    126              9852  -16229  RISE       2
un5_visiblex_cry_5_c_RNIR332_LC_5_9_6/carryin                                         LogicCell40_SEQ_MODE_0000      0              9852  -16229  RISE       1
un5_visiblex_cry_5_c_RNIR332_LC_5_9_6/carryout                                        LogicCell40_SEQ_MODE_0000    126              9978  -16229  RISE       2
un5_visiblex_cry_6_c_RNIT642_LC_5_9_7/carryin                                         LogicCell40_SEQ_MODE_0000      0              9978  -16229  RISE       1
un5_visiblex_cry_6_c_RNIT642_LC_5_9_7/carryout                                        LogicCell40_SEQ_MODE_0000    126             10104  -16229  RISE       1
IN_MUX_bfv_5_10_0_/carryinitin                                                        ICE_CARRY_IN_MUX               0             10104  -16229  RISE       1
IN_MUX_bfv_5_10_0_/carryinitout                                                       ICE_CARRY_IN_MUX             196             10301  -16229  RISE       2
un5_visiblex_cry_7_c_RNIV952_LC_5_10_0/carryin                                        LogicCell40_SEQ_MODE_0000      0             10301  -16229  RISE       1
un5_visiblex_cry_7_c_RNIV952_LC_5_10_0/carryout                                       LogicCell40_SEQ_MODE_0000    126             10427  -16229  RISE       1
I__525/I                                                                              InMux                          0             10427  -16229  RISE       1
I__525/O                                                                              InMux                        259             10687  -16229  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_5_10_1/in3                                            LogicCell40_SEQ_MODE_0000      0             10687  -16229  RISE       1
un5_visiblex_cry_8_c_RNI1D62_LC_5_10_1/lcout                                          LogicCell40_SEQ_MODE_0000    316             11002  -16229  RISE      15
I__2009/I                                                                             LocalMux                       0             11002  -16229  RISE       1
I__2009/O                                                                             LocalMux                     330             11332  -16229  RISE       1
I__2016/I                                                                             InMux                          0             11332  -16229  RISE       1
I__2016/O                                                                             InMux                        259             11591  -16229  RISE       1
un5_visiblex_cry_8_c_RNI1D62_3_LC_5_10_5/in3                                          LogicCell40_SEQ_MODE_0000      0             11591  -16229  RISE       1
un5_visiblex_cry_8_c_RNI1D62_3_LC_5_10_5/lcout                                        LogicCell40_SEQ_MODE_0000    316             11907  -16229  RISE       1
I__607/I                                                                              LocalMux                       0             11907  -16229  RISE       1
I__607/O                                                                              LocalMux                     330             12237  -16229  RISE       1
I__608/I                                                                              InMux                          0             12237  -16229  RISE       1
I__608/O                                                                              InMux                        259             12496  -16229  RISE       1
I__609/I                                                                              CascadeMux                     0             12496  -16229  RISE       1
I__609/O                                                                              CascadeMux                     0             12496  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_1_c_RNIDOV5_LC_5_11_1/in2         LogicCell40_SEQ_MODE_0000      0             12496  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_1_c_RNIDOV5_LC_5_11_1/carryout    LogicCell40_SEQ_MODE_0000    231             12727  -16229  RISE       2
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNIEQ06_LC_5_11_2/carryin     LogicCell40_SEQ_MODE_0000      0             12727  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNIEQ06_LC_5_11_2/carryout    LogicCell40_SEQ_MODE_0000    126             12854  -16229  RISE       2
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_5_11_3/carryin   LogicCell40_SEQ_MODE_0000      0             12854  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_3_THRU_LUT4_0_LC_5_11_3/carryout  LogicCell40_SEQ_MODE_0000    126             12980  -16229  RISE       1
I__603/I                                                                              InMux                          0             12980  -16229  RISE       1
I__603/O                                                                              InMux                        259             13239  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_5_11_4/in3       LogicCell40_SEQ_MODE_0000      0             13239  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_4_THRU_LUT4_0_LC_5_11_4/lcout     LogicCell40_SEQ_MODE_0000    316             13555  -16229  RISE       2
I__831/I                                                                              LocalMux                       0             13555  -16229  RISE       1
I__831/O                                                                              LocalMux                     330             13885  -16229  RISE       1
I__833/I                                                                              InMux                          0             13885  -16229  RISE       1
I__833/O                                                                              InMux                        259             14144  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_4_c_RNIFHS3_LC_5_10_2/in3         LogicCell40_SEQ_MODE_0000      0             14144  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_4_c_RNIFHS3_LC_5_10_2/ltout       LogicCell40_SEQ_MODE_0000    274             14418  -16229  FALL       1
I__612/I                                                                              CascadeMux                     0             14418  -16229  FALL       1
I__612/O                                                                              CascadeMux                     0             14418  -16229  FALL       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNITBT9_LC_5_10_3/in2         LogicCell40_SEQ_MODE_0000      0             14418  -16229  FALL       1
font_un19_pixel_if_generate_plus_mult1_un26_sum_cry_2_c_RNITBT9_LC_5_10_3/lcout       LogicCell40_SEQ_MODE_0000    379             14796  -16229  RISE       1
I__819/I                                                                              LocalMux                       0             14796  -16229  RISE       1
I__819/O                                                                              LocalMux                     330             15126  -16229  RISE       1
I__820/I                                                                              InMux                          0             15126  -16229  RISE       1
I__820/O                                                                              InMux                        259             15386  -16229  RISE       1
I__821/I                                                                              CascadeMux                     0             15386  -16229  RISE       1
I__821/O                                                                              CascadeMux                     0             15386  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI273E1_LC_6_10_3/in2        LogicCell40_SEQ_MODE_0000      0             15386  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI273E1_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    231             15617  -16229  RISE       1
I__861/I                                                                              InMux                          0             15617  -16229  RISE       1
I__861/O                                                                              InMux                        259             15876  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_4_c_RNIB82K_LC_6_10_4/in3         LogicCell40_SEQ_MODE_0000      0             15876  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_4_c_RNIB82K_LC_6_10_4/lcout       LogicCell40_SEQ_MODE_0000    316             16192  -16229  RISE       2
I__851/I                                                                              LocalMux                       0             16192  -16229  RISE       1
I__851/O                                                                              LocalMux                     330             16522  -16229  RISE       1
I__853/I                                                                              InMux                          0             16522  -16229  RISE       1
I__853/O                                                                              InMux                        259             16781  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI273E1_LC_6_10_3/in0        LogicCell40_SEQ_MODE_0000      0             16781  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un33_sum_cry_3_c_RNI273E1_LC_6_10_3/lcout      LogicCell40_SEQ_MODE_0000    449             17230  -16229  RISE       1
I__912/I                                                                              LocalMux                       0             17230  -16229  RISE       1
I__912/O                                                                              LocalMux                     330             17560  -16229  RISE       1
I__913/I                                                                              InMux                          0             17560  -16229  RISE       1
I__913/O                                                                              InMux                        259             17819  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIDAEE1_LC_6_11_4/in1        LogicCell40_SEQ_MODE_0000      0             17819  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un40_sum_cry_4_c_RNIDAEE1_LC_6_11_4/lcout      LogicCell40_SEQ_MODE_0000    400             18219  -16229  RISE       2
I__883/I                                                                              LocalMux                       0             18219  -16229  RISE       1
I__883/O                                                                              LocalMux                     330             18549  -16229  RISE       1
I__885/I                                                                              InMux                          0             18549  -16229  RISE       1
I__885/O                                                                              InMux                        259             18808  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un40_sum_cry_3_c_RNI9KOM2_LC_6_11_3/in0        LogicCell40_SEQ_MODE_0000      0             18808  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un40_sum_cry_3_c_RNI9KOM2_LC_6_11_3/lcout      LogicCell40_SEQ_MODE_0000    449             19257  -16229  RISE       1
I__869/I                                                                              LocalMux                       0             19257  -16229  RISE       1
I__869/O                                                                              LocalMux                     330             19587  -16229  RISE       1
I__870/I                                                                              InMux                          0             19587  -16229  RISE       1
I__870/O                                                                              InMux                        259             19846  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNIRBKP2_LC_6_12_4/in1        LogicCell40_SEQ_MODE_0000      0             19846  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un47_sum_cry_4_c_RNIRBKP2_LC_6_12_4/lcout      LogicCell40_SEQ_MODE_0000    400             20246  -16229  RISE       2
I__1235/I                                                                             LocalMux                       0             20246  -16229  RISE       1
I__1235/O                                                                             LocalMux                     330             20576  -16229  RISE       1
I__1237/I                                                                             InMux                          0             20576  -16229  RISE       1
I__1237/O                                                                             InMux                        259             20835  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNI53BF5_LC_6_12_3/in0        LogicCell40_SEQ_MODE_0000      0             20835  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un47_sum_cry_3_c_RNI53BF5_LC_6_12_3/lcout      LogicCell40_SEQ_MODE_0000    449             21284  -16229  RISE       1
I__1297/I                                                                             LocalMux                       0             21284  -16229  RISE       1
I__1297/O                                                                             LocalMux                     330             21613  -16229  RISE       1
I__1298/I                                                                             InMux                          0             21613  -16229  RISE       1
I__1298/O                                                                             InMux                        259             21873  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNIL3EO5_LC_7_12_4/in1        LogicCell40_SEQ_MODE_0000      0             21873  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un54_sum_cry_4_c_RNIL3EO5_LC_7_12_4/lcout      LogicCell40_SEQ_MODE_0000    400             22273  -16229  RISE       2
I__1971/I                                                                             LocalMux                       0             22273  -16229  RISE       1
I__1971/O                                                                             LocalMux                     330             22602  -16229  RISE       1
I__1973/I                                                                             InMux                          0             22602  -16229  RISE       1
I__1973/O                                                                             InMux                        259             22862  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un54_sum_cry_3_c_RNICOQ2B_LC_7_12_3/in0        LogicCell40_SEQ_MODE_0000      0             22862  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un54_sum_cry_3_c_RNICOQ2B_LC_7_12_3/lcout      LogicCell40_SEQ_MODE_0000    449             23311  -16229  RISE       1
I__1957/I                                                                             LocalMux                       0             23311  -16229  RISE       1
I__1957/O                                                                             LocalMux                     330             23640  -16229  RISE       1
I__1958/I                                                                             InMux                          0             23640  -16229  RISE       1
I__1958/O                                                                             InMux                        259             23900  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un61_sum_cry_4_c_RNIQ15IB_LC_8_12_4/in1        LogicCell40_SEQ_MODE_0000      0             23900  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un61_sum_cry_4_c_RNIQ15IB_LC_8_12_4/lcout      LogicCell40_SEQ_MODE_0000    400             24300  -16229  RISE       2
I__2518/I                                                                             LocalMux                       0             24300  -16229  RISE       1
I__2518/O                                                                             LocalMux                     330             24629  -16229  RISE       1
I__2520/I                                                                             InMux                          0             24629  -16229  RISE       1
I__2520/O                                                                             InMux                        259             24889  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNISKRFM_LC_8_12_3/in0        LogicCell40_SEQ_MODE_0000      0             24889  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un61_sum_cry_3_c_RNISKRFM_LC_8_12_3/lcout      LogicCell40_SEQ_MODE_0000    449             25338  -16229  RISE       1
I__2500/I                                                                             LocalMux                       0             25338  -16229  RISE       1
I__2500/O                                                                             LocalMux                     330             25667  -16229  RISE       1
I__2501/I                                                                             InMux                          0             25667  -16229  RISE       1
I__2501/O                                                                             InMux                        259             25927  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un68_sum_cry_4_c_RNIHIMHM_LC_9_11_4/in1        LogicCell40_SEQ_MODE_0000      0             25927  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un68_sum_cry_4_c_RNIHIMHM_LC_9_11_4/lcout      LogicCell40_SEQ_MODE_0000    400             26327  -16229  RISE       3
I__2493/I                                                                             LocalMux                       0             26327  -16229  RISE       1
I__2493/O                                                                             LocalMux                     330             26656  -16229  RISE       1
I__2495/I                                                                             InMux                          0             26656  -16229  RISE       1
I__2495/O                                                                             InMux                        259             26916  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/in3             LogicCell40_SEQ_MODE_0000      0             26916  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/lcout           LogicCell40_SEQ_MODE_0000    316             27231  -16229  RISE       2
I__1950/I                                                                             LocalMux                       0             27231  -16229  RISE       1
I__1950/O                                                                             LocalMux                     330             27561  -16229  RISE       1
I__1951/I                                                                             InMux                          0             27561  -16229  RISE       1
I__1951/O                                                                             InMux                        259             27820  -16229  RISE       1
I__1953/I                                                                             CascadeMux                     0             27820  -16229  RISE       1
I__1953/O                                                                             CascadeMux                     0             27820  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNI3OT9_LC_8_10_1/in2         LogicCell40_SEQ_MODE_0000      0             27820  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNI3OT9_LC_8_10_1/carryout    LogicCell40_SEQ_MODE_0000    231             28052  -16229  RISE       2
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_2_c_RNI39JF21_LC_8_10_2/carryin   LogicCell40_SEQ_MODE_0000      0             28052  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_2_c_RNI39JF21_LC_8_10_2/carryout  LogicCell40_SEQ_MODE_0000    126             28178  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/carryin         LogicCell40_SEQ_MODE_0000      0             28178  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_inv_LC_8_10_3/carryout        LogicCell40_SEQ_MODE_0000    126             28304  -16229  RISE       1
I__1949/I                                                                             InMux                          0             28304  -16229  RISE       1
I__1949/O                                                                             InMux                        259             28564  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNIK64QB1_LC_8_10_4/in3       LogicCell40_SEQ_MODE_0000      0             28564  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_4_c_RNIK64QB1_LC_8_10_4/lcout     LogicCell40_SEQ_MODE_0000    316             28879  -16229  RISE      14
I__2303/I                                                                             LocalMux                       0             28879  -16229  RISE       1
I__2303/O                                                                             LocalMux                     330             29209  -16229  RISE       1
I__2309/I                                                                             InMux                          0             29209  -16229  RISE       1
I__2309/O                                                                             InMux                        259             29469  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNI8JV5C1_LC_8_11_3/in3       LogicCell40_SEQ_MODE_0000      0             29469  -16229  RISE       1
font_un19_pixel_if_generate_plus_mult1_un75_sum_cry_1_c_RNI8JV5C1_LC_8_11_3/lcout     LogicCell40_SEQ_MODE_0000    316             29784  -16229  RISE       1
I__1930/I                                                                             LocalMux                       0             29784  -16229  RISE       1
I__1930/O                                                                             LocalMux                     330             30114  -16229  RISE       1
I__1931/I                                                                             InMux                          0             30114  -16229  RISE       1
I__1931/O                                                                             InMux                        259             30373  -16229  RISE       1
Pixel_1_esr_RNO_54_LC_8_11_0/in1                                                      LogicCell40_SEQ_MODE_0000      0             30373  -16229  RISE       1
Pixel_1_esr_RNO_54_LC_8_11_0/ltout                                                    LogicCell40_SEQ_MODE_0000    379             30752  -16229  FALL       1
I__1934/I                                                                             CascadeMux                     0             30752  -16229  FALL       1
I__1934/O                                                                             CascadeMux                     0             30752  -16229  FALL       1
Pixel_1_esr_RNO_31_LC_8_11_1/in2                                                      LogicCell40_SEQ_MODE_0000      0             30752  -16229  FALL       1
Pixel_1_esr_RNO_31_LC_8_11_1/lcout                                                    LogicCell40_SEQ_MODE_0000    379             31131  -16229  RISE       1
I__1932/I                                                                             LocalMux                       0             31131  -16229  RISE       1
I__1932/O                                                                             LocalMux                     330             31460  -16229  RISE       1
I__1933/I                                                                             InMux                          0             31460  -16229  RISE       1
I__1933/O                                                                             InMux                        259             31720  -16229  RISE       1
Pixel_1_esr_RNO_12_LC_7_10_7/in1                                                      LogicCell40_SEQ_MODE_0000      0             31720  -16229  RISE       1
Pixel_1_esr_RNO_12_LC_7_10_7/lcout                                                    LogicCell40_SEQ_MODE_0000    400             32120  -16229  RISE       1
I__1896/I                                                                             LocalMux                       0             32120  -16229  RISE       1
I__1896/O                                                                             LocalMux                     330             32449  -16229  RISE       1
I__1897/I                                                                             InMux                          0             32449  -16229  RISE       1
I__1897/O                                                                             InMux                        259             32709  -16229  RISE       1
Pixel_1_esr_RNO_2_LC_8_9_5/in1                                                        LogicCell40_SEQ_MODE_0000      0             32709  -16229  RISE       1
Pixel_1_esr_RNO_2_LC_8_9_5/lcout                                                      LogicCell40_SEQ_MODE_0000    400             33109  -16229  RISE       1
I__1891/I                                                                             LocalMux                       0             33109  -16229  RISE       1
I__1891/O                                                                             LocalMux                     330             33438  -16229  RISE       1
I__1892/I                                                                             InMux                          0             33438  -16229  RISE       1
I__1892/O                                                                             InMux                        259             33698  -16229  RISE       1
Pixel_1_esr_LC_8_9_2/in3                                                              LogicCell40_SEQ_MODE_1000      0             33698  -16229  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__403/I                                                              Odrv4                                   0              1127  RISE       1
I__403/O                                                              Odrv4                                 351              1478  RISE       1
I__404/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__404/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__405/I                                                              LocalMux                                0              1765  RISE       1
I__405/O                                                              LocalMux                              330              2095  RISE       1
I__406/I                                                              IoInMux                                 0              2095  RISE       1
I__406/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__407/I                                                              Odrv4                                   0              4978  RISE       1
I__407/O                                                              Odrv4                                 351              5328  RISE       1
I__408/I                                                              IoSpan4Mux                              0              5328  RISE       1
I__408/O                                                              IoSpan4Mux                            288              5616  RISE       1
I__409/I                                                              IoSpan4Mux                              0              5616  RISE       1
I__409/O                                                              IoSpan4Mux                            288              5903  RISE       1
I__410/I                                                              IoSpan4Mux                              0              5903  RISE       1
I__410/O                                                              IoSpan4Mux                            288              6191  RISE       1
I__411/I                                                              LocalMux                                0              6191  RISE       1
I__411/O                                                              LocalMux                              330              6521  RISE       1
I__412/I                                                              IoInMux                                 0              6521  RISE       1
I__412/O                                                              IoInMux                               259              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6780  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7397  RISE      32
I__2103/I                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2103/O                                                             gio2CtrlBuf                             0              7397  RISE       1
I__2104/I                                                             GlobalMux                               0              7397  RISE       1
I__2104/O                                                             GlobalMux                             154              7552  RISE       1
I__2109/I                                                             ClkMux                                  0              7552  RISE       1
I__2109/O                                                             ClkMux                                309              7860  RISE       1
Pixel_1_esr_LC_8_9_2/clk                                              LogicCell40_SEQ_MODE_1000               0              7860  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13981


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5581
---------------------------- ------
Clock To Out Delay            13981

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2114/I                                                               ClkMux                              0      7552               RISE  1       
I__2114/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_8_8_3/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__1729/I                        Odrv4                      0      8400               RISE  1       
I__1729/O                        Odrv4                      351    8751               RISE  1       
I__1731/I                        Span4Mux_s3_v              0      8751               RISE  1       
I__1731/O                        Span4Mux_s3_v              316    9066               RISE  1       
I__1733/I                        LocalMux                   0      9066               RISE  1       
I__1733/O                        LocalMux                   330    9396               RISE  1       
I__1735/I                        IoInMux                    0      9396               RISE  1       
I__1735/O                        IoInMux                    259    9656               RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9656               RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11893              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11893              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13981              FALL  1       
HSync                            SimpleVGA                  0      13981              FALL  1       

6.2.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14808


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              6408
---------------------------- ------
Clock To Out Delay            14808

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2114/I                                                               ClkMux                              0      7552               RISE  1       
I__2114/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_8_8_3/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_8_3/lcout                LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__1730/I                             Odrv12                     0      8400               FALL  1       
I__1730/O                             Odrv12                     540    8940               FALL  1       
I__1732/I                             Sp12to4                    0      8940               FALL  1       
I__1732/O                             Sp12to4                    449    9389               FALL  1       
I__1734/I                             Span4Mux_h                 0      9389               FALL  1       
I__1734/O                             Span4Mux_h                 316    9705               FALL  1       
I__1736/I                             Span4Mux_s2_v              0      9705               FALL  1       
I__1736/O                             Span4Mux_s2_v              252    9957               FALL  1       
I__1737/I                             LocalMux                   0      9957               FALL  1       
I__1737/O                             LocalMux                   309    10266              FALL  1       
I__1738/I                             IoInMux                    0      10266              FALL  1       
I__1738/O                             IoInMux                    217    10483              FALL  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10483              FALL  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12720              FALL  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12720              FALL  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14808              FALL  1       
HSyncDebug                            SimpleVGA                  0      14808              FALL  1       

6.2.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14332


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5932
---------------------------- ------
Clock To Out Delay            14332

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2109/I                                                               ClkMux                              0      7552               RISE  1       
I__2109/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_esr_LC_8_9_2/clk                                                LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_esr_LC_8_9_2/lcout       LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__1909/I                        Odrv4                      0      8400               FALL  1       
I__1909/O                        Odrv4                      372    8772               FALL  1       
I__1911/I                        Span4Mux_v                 0      8772               FALL  1       
I__1911/O                        Span4Mux_v                 372    9144               FALL  1       
I__1913/I                        Span4Mux_s3_v              0      9144               FALL  1       
I__1913/O                        Span4Mux_s3_v              337    9480               FALL  1       
I__1915/I                        LocalMux                   0      9480               FALL  1       
I__1915/O                        LocalMux                   309    9789               FALL  1       
I__1917/I                        IoInMux                    0      9789               FALL  1       
I__1917/O                        IoInMux                    217    10006              FALL  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10006              FALL  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12244              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      12244              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14332              FALL  1       
Pixel                            SimpleVGA                  0      14332              FALL  1       

6.2.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14332


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5932
---------------------------- ------
Clock To Out Delay            14332

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2109/I                                                               ClkMux                              0      7552               RISE  1       
I__2109/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_esr_LC_8_9_2/clk                                                LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_esr_LC_8_9_2/lcout            LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__1910/I                             Odrv4                      0      8400               FALL  1       
I__1910/O                             Odrv4                      372    8772               FALL  1       
I__1912/I                             Span4Mux_v                 0      8772               FALL  1       
I__1912/O                             Span4Mux_v                 372    9144               FALL  1       
I__1914/I                             Span4Mux_s3_v              0      9144               FALL  1       
I__1914/O                             Span4Mux_s3_v              337    9480               FALL  1       
I__1916/I                             LocalMux                   0      9480               FALL  1       
I__1916/O                             LocalMux                   309    9789               FALL  1       
I__1918/I                             IoInMux                    0      9789               FALL  1       
I__1918/O                             IoInMux                    217    10006              FALL  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10006              FALL  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12244              FALL  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      12244              FALL  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14332              FALL  1       
PixelDebug                            SimpleVGA                  0      14332              FALL  1       

6.2.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14282


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5882
---------------------------- ------
Clock To Out Delay            14282

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2117/I                                                               ClkMux                              0      7552               RISE  1       
I__2117/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_9_8_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__2120/I                        Odrv4                      0      8400               FALL  1       
I__2120/O                        Odrv4                      372    8772               FALL  1       
I__2122/I                        Span4Mux_s3_v              0      8772               FALL  1       
I__2122/O                        Span4Mux_s3_v              337    9108               FALL  1       
I__2124/I                        IoSpan4Mux                 0      9108               FALL  1       
I__2124/O                        IoSpan4Mux                 323    9431               FALL  1       
I__2126/I                        LocalMux                   0      9431               FALL  1       
I__2126/O                        LocalMux                   309    9740               FALL  1       
I__2128/I                        IoInMux                    0      9740               FALL  1       
I__2128/O                        IoInMux                    217    9957               FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9957               FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12194              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      12194              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14282              FALL  1       
VSync                            SimpleVGA                  0      14282              FALL  1       

6.2.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14570


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              6170
---------------------------- ------
Clock To Out Delay            14570

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2117/I                                                               ClkMux                              0      7552               RISE  1       
I__2117/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_9_8_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_9_8_4/lcout                LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__2121/I                             Odrv4                      0      8400               RISE  1       
I__2121/O                             Odrv4                      351    8751               RISE  1       
I__2123/I                             Span4Mux_v                 0      8751               RISE  1       
I__2123/O                             Span4Mux_v                 351    9101               RISE  1       
I__2125/I                             Span4Mux_v                 0      9101               RISE  1       
I__2125/O                             Span4Mux_v                 351    9452               RISE  1       
I__2127/I                             Span4Mux_s0_v              0      9452               RISE  1       
I__2127/O                             Span4Mux_s0_v              203    9656               RISE  1       
I__2129/I                             LocalMux                   0      9656               RISE  1       
I__2129/O                             LocalMux                   330    9985               RISE  1       
I__2130/I                             IoInMux                    0      9985               RISE  1       
I__2130/O                             IoInMux                    259    10245              RISE  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10245              RISE  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12482              FALL  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12482              FALL  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14570              FALL  1       
VSyncDebug                            SimpleVGA                  0      14570              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13554


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5154
---------------------------- ------
Clock To Out Delay            13554

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2114/I                                                               ClkMux                              0      7552               RISE  1       
I__2114/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_8_8_3/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__1729/I                        Odrv4                      0      8400               FALL  1       
I__1729/O                        Odrv4                      372    8772               FALL  1       
I__1731/I                        Span4Mux_s3_v              0      8772               FALL  1       
I__1731/O                        Span4Mux_s3_v              337    9108               FALL  1       
I__1733/I                        LocalMux                   0      9108               FALL  1       
I__1733/O                        LocalMux                   309    9417               FALL  1       
I__1735/I                        IoInMux                    0      9417               FALL  1       
I__1735/O                        IoInMux                    217    9635               FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9635               FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11640              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11640              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13554              RISE  1       
HSync                            SimpleVGA                  0      13554              RISE  1       

6.5.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14382


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5982
---------------------------- ------
Clock To Out Delay            14382

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2114/I                                                               ClkMux                              0      7552               RISE  1       
I__2114/O                                                               ClkMux                              309    7860               RISE  1       
HSync_1_LC_8_8_3/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_8_8_3/lcout                LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__1730/I                             Odrv12                     0      8400               RISE  1       
I__1730/O                             Odrv12                     491    8891               RISE  1       
I__1732/I                             Sp12to4                    0      8891               RISE  1       
I__1732/O                             Sp12to4                    428    9319               RISE  1       
I__1734/I                             Span4Mux_h                 0      9319               RISE  1       
I__1734/O                             Span4Mux_h                 302    9620               RISE  1       
I__1736/I                             Span4Mux_s2_v              0      9620               RISE  1       
I__1736/O                             Span4Mux_s2_v              252    9873               RISE  1       
I__1737/I                             LocalMux                   0      9873               RISE  1       
I__1737/O                             LocalMux                   330    10203              RISE  1       
I__1738/I                             IoInMux                    0      10203              RISE  1       
I__1738/O                             IoInMux                    259    10462              RISE  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10462              RISE  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12468              RISE  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12468              RISE  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14382              RISE  1       
HSyncDebug                            SimpleVGA                  0      14382              RISE  1       

6.5.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13926


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5526
---------------------------- ------
Clock To Out Delay            13926

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2109/I                                                               ClkMux                              0      7552               RISE  1       
I__2109/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_esr_LC_8_9_2/clk                                                LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_esr_LC_8_9_2/lcout       LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__1909/I                        Odrv4                      0      8400               RISE  1       
I__1909/O                        Odrv4                      351    8751               RISE  1       
I__1911/I                        Span4Mux_v                 0      8751               RISE  1       
I__1911/O                        Span4Mux_v                 351    9101               RISE  1       
I__1913/I                        Span4Mux_s3_v              0      9101               RISE  1       
I__1913/O                        Span4Mux_s3_v              316    9417               RISE  1       
I__1915/I                        LocalMux                   0      9417               RISE  1       
I__1915/O                        LocalMux                   330    9747               RISE  1       
I__1917/I                        IoInMux                    0      9747               RISE  1       
I__1917/O                        IoInMux                    259    10006              RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10006              RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12012              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      12012              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13926              RISE  1       
Pixel                            SimpleVGA                  0      13926              RISE  1       

6.5.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13926


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5526
---------------------------- ------
Clock To Out Delay            13926

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2109/I                                                               ClkMux                              0      7552               RISE  1       
I__2109/O                                                               ClkMux                              309    7860               RISE  1       
Pixel_1_esr_LC_8_9_2/clk                                                LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_esr_LC_8_9_2/lcout            LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__1910/I                             Odrv4                      0      8400               FALL  1       
I__1910/O                             Odrv4                      372    8772               FALL  1       
I__1912/I                             Span4Mux_v                 0      8772               FALL  1       
I__1912/O                             Span4Mux_v                 372    9144               FALL  1       
I__1914/I                             Span4Mux_s3_v              0      9144               FALL  1       
I__1914/O                             Span4Mux_s3_v              337    9480               FALL  1       
I__1916/I                             LocalMux                   0      9480               FALL  1       
I__1916/O                             LocalMux                   309    9789               FALL  1       
I__1918/I                             IoInMux                    0      9789               FALL  1       
I__1918/O                             IoInMux                    217    10006              FALL  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10006              FALL  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12012              RISE  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      12012              RISE  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13926              RISE  1       
PixelDebug                            SimpleVGA                  0      13926              RISE  1       

6.5.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13863


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5463
---------------------------- ------
Clock To Out Delay            13863

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2117/I                                                               ClkMux                              0      7552               RISE  1       
I__2117/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_9_8_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_9_8_4/lcout           LogicCell40_SEQ_MODE_1000  540    8400               RISE  2       
I__2120/I                        Odrv4                      0      8400               RISE  1       
I__2120/O                        Odrv4                      351    8751               RISE  1       
I__2122/I                        Span4Mux_s3_v              0      8751               RISE  1       
I__2122/O                        Span4Mux_s3_v              316    9066               RISE  1       
I__2124/I                        IoSpan4Mux                 0      9066               RISE  1       
I__2124/O                        IoSpan4Mux                 288    9354               RISE  1       
I__2126/I                        LocalMux                   0      9354               RISE  1       
I__2126/O                        LocalMux                   330    9684               RISE  1       
I__2128/I                        IoInMux                    0      9684               RISE  1       
I__2128/O                        IoInMux                    259    9943               RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9943               RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11949              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11949              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13863              RISE  1       
VSync                            SimpleVGA                  0      13863              RISE  1       

6.5.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14151


Launch Clock Path Delay        7860
+ Clock To Q Delay              540
+ Data Path Delay              5751
---------------------------- ------
Clock To Out Delay            14151

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__403/I                                                                Odrv4                               0      1127               RISE  1       
I__403/O                                                                Odrv4                               351    1478               RISE  1       
I__404/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__404/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__405/I                                                                LocalMux                            0      1765               RISE  1       
I__405/O                                                                LocalMux                            330    2095               RISE  1       
I__406/I                                                                IoInMux                             0      2095               RISE  1       
I__406/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__407/I                                                                Odrv4                               0      4978               RISE  1       
I__407/O                                                                Odrv4                               351    5328               RISE  1       
I__408/I                                                                IoSpan4Mux                          0      5328               RISE  1       
I__408/O                                                                IoSpan4Mux                          288    5616               RISE  1       
I__409/I                                                                IoSpan4Mux                          0      5616               RISE  1       
I__409/O                                                                IoSpan4Mux                          288    5903               RISE  1       
I__410/I                                                                IoSpan4Mux                          0      5903               RISE  1       
I__410/O                                                                IoSpan4Mux                          288    6191               RISE  1       
I__411/I                                                                LocalMux                            0      6191               RISE  1       
I__411/O                                                                LocalMux                            330    6521               RISE  1       
I__412/I                                                                IoInMux                             0      6521               RISE  1       
I__412/O                                                                IoInMux                             259    6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6780               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7397               RISE  32      
I__2103/I                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2103/O                                                               gio2CtrlBuf                         0      7397               RISE  1       
I__2104/I                                                               GlobalMux                           0      7397               RISE  1       
I__2104/O                                                               GlobalMux                           154    7552               RISE  1       
I__2117/I                                                               ClkMux                              0      7552               RISE  1       
I__2117/O                                                               ClkMux                              309    7860               RISE  1       
VSync_1_LC_9_8_4/clk                                                    LogicCell40_SEQ_MODE_1000           0      7860               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_9_8_4/lcout                LogicCell40_SEQ_MODE_1000  540    8400               FALL  2       
I__2121/I                             Odrv4                      0      8400               FALL  1       
I__2121/O                             Odrv4                      372    8772               FALL  1       
I__2123/I                             Span4Mux_v                 0      8772               FALL  1       
I__2123/O                             Span4Mux_v                 372    9144               FALL  1       
I__2125/I                             Span4Mux_v                 0      9144               FALL  1       
I__2125/O                             Span4Mux_v                 372    9515               FALL  1       
I__2127/I                             Span4Mux_s0_v              0      9515               FALL  1       
I__2127/O                             Span4Mux_s0_v              189    9705               FALL  1       
I__2129/I                             LocalMux                   0      9705               FALL  1       
I__2129/O                             LocalMux                   309    10013              FALL  1       
I__2130/I                             IoInMux                    0      10013              FALL  1       
I__2130/O                             IoInMux                    217    10231              FALL  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10231              FALL  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12237              RISE  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12237              RISE  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14151              RISE  1       
VSyncDebug                            SimpleVGA                  0      14151              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

