Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 14:37:04 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.900        0.000                      0                 1545        0.035        0.000                      0                 1545       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              87.900        0.000                      0                 1541        0.035        0.000                      0                 1541       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.700        0.000                      0                    4        0.709        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       87.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.900ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.981ns  (logic 4.282ns (18.633%)  route 18.699ns (81.367%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=15 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.118     7.716    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.840 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=4, routed)           1.134     8.974    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.166    10.264    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.150    10.414 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          1.572    11.986    L_reg/M_sm_ra1[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.326    12.312 r  L_reg/ram_reg_i_84/O
                         net (fo=1, routed)           0.000    12.312    L_reg/ram_reg_i_84_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    12.529 r  L_reg/ram_reg_i_42/O
                         net (fo=14, routed)          1.177    13.706    sm/M_alum_a[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.327    14.033 f  sm/D_registers_q[7][5]_i_7/O
                         net (fo=1, routed)           0.354    14.387    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.326    14.713 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=3, routed)           0.440    15.153    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.277 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=3, routed)           0.371    15.648    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.772 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=3, routed)           0.317    16.089    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124    16.213 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=3, routed)           0.510    16.722    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.846 r  sm/D_registers_q[7][13]_i_4/O
                         net (fo=3, routed)           0.308    17.154    sm/D_registers_q[7][13]_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.278 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=3, routed)           0.453    17.732    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.856 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=3, routed)           0.814    18.670    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I2_O)        0.124    18.794 r  sm/D_registers_q[7][19]_i_4/O
                         net (fo=3, routed)           0.848    19.642    sm/D_registers_q[7][19]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.766 r  sm/D_registers_q[7][21]_i_4/O
                         net (fo=3, routed)           0.628    20.394    sm/D_registers_q[7][21]_i_4_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.518 r  sm/D_registers_q[7][23]_i_4/O
                         net (fo=3, routed)           0.480    20.998    sm/D_registers_q[7][23]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  sm/D_registers_q[7][25]_i_4/O
                         net (fo=3, routed)           0.716    21.838    sm/D_registers_q[7][25]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124    21.962 r  sm/D_registers_q[7][27]_i_4/O
                         net (fo=3, routed)           0.320    22.282    sm/D_registers_q[7][27]_i_4_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.124    22.406 r  sm/D_registers_q[7][29]_i_4/O
                         net (fo=3, routed)           0.558    22.964    sm/D_registers_q[7][29]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124    23.088 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           0.699    23.787    sm/D_registers_q[7][31]_i_33_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.911 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.728    24.639    sm/M_alum_out[31]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.763 f  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.444    25.207    sm/D_states_q[7]_i_22_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.331 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.738    26.069    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.193 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.741    26.934    sm/D_states_q[7]_i_3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.058 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          1.065    28.123    sm/D_states_q[7]_i_1_n_0
    SLICE_X54Y60         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.955    sm/clk_IBUF_BUFG
    SLICE_X54Y60         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.272   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X54Y60         FDRE (Setup_fdre_C_CE)      -0.169   116.023    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.023    
                         arrival time                         -28.123    
  -------------------------------------------------------------------
                         slack                                 87.900    

Slack (MET) :             87.900ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.981ns  (logic 4.282ns (18.633%)  route 18.699ns (81.367%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=15 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.118     7.716    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.840 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=4, routed)           1.134     8.974    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.166    10.264    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.150    10.414 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          1.572    11.986    L_reg/M_sm_ra1[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.326    12.312 r  L_reg/ram_reg_i_84/O
                         net (fo=1, routed)           0.000    12.312    L_reg/ram_reg_i_84_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    12.529 r  L_reg/ram_reg_i_42/O
                         net (fo=14, routed)          1.177    13.706    sm/M_alum_a[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.327    14.033 f  sm/D_registers_q[7][5]_i_7/O
                         net (fo=1, routed)           0.354    14.387    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.326    14.713 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=3, routed)           0.440    15.153    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.277 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=3, routed)           0.371    15.648    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.772 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=3, routed)           0.317    16.089    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124    16.213 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=3, routed)           0.510    16.722    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.846 r  sm/D_registers_q[7][13]_i_4/O
                         net (fo=3, routed)           0.308    17.154    sm/D_registers_q[7][13]_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.278 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=3, routed)           0.453    17.732    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.856 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=3, routed)           0.814    18.670    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I2_O)        0.124    18.794 r  sm/D_registers_q[7][19]_i_4/O
                         net (fo=3, routed)           0.848    19.642    sm/D_registers_q[7][19]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.766 r  sm/D_registers_q[7][21]_i_4/O
                         net (fo=3, routed)           0.628    20.394    sm/D_registers_q[7][21]_i_4_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.518 r  sm/D_registers_q[7][23]_i_4/O
                         net (fo=3, routed)           0.480    20.998    sm/D_registers_q[7][23]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  sm/D_registers_q[7][25]_i_4/O
                         net (fo=3, routed)           0.716    21.838    sm/D_registers_q[7][25]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124    21.962 r  sm/D_registers_q[7][27]_i_4/O
                         net (fo=3, routed)           0.320    22.282    sm/D_registers_q[7][27]_i_4_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.124    22.406 r  sm/D_registers_q[7][29]_i_4/O
                         net (fo=3, routed)           0.558    22.964    sm/D_registers_q[7][29]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124    23.088 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           0.699    23.787    sm/D_registers_q[7][31]_i_33_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.911 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.728    24.639    sm/M_alum_out[31]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.763 f  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.444    25.207    sm/D_states_q[7]_i_22_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.331 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.738    26.069    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.193 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.741    26.934    sm/D_states_q[7]_i_3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.058 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          1.065    28.123    sm/D_states_q[7]_i_1_n_0
    SLICE_X54Y60         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.955    sm/clk_IBUF_BUFG
    SLICE_X54Y60         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.272   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X54Y60         FDSE (Setup_fdse_C_CE)      -0.169   116.023    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.023    
                         arrival time                         -28.123    
  -------------------------------------------------------------------
                         slack                                 87.900    

Slack (MET) :             87.998ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.834ns  (logic 4.282ns (18.753%)  route 18.552ns (81.247%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=15 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.118     7.716    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.840 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=4, routed)           1.134     8.974    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.166    10.264    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.150    10.414 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          1.572    11.986    L_reg/M_sm_ra1[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.326    12.312 r  L_reg/ram_reg_i_84/O
                         net (fo=1, routed)           0.000    12.312    L_reg/ram_reg_i_84_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    12.529 r  L_reg/ram_reg_i_42/O
                         net (fo=14, routed)          1.177    13.706    sm/M_alum_a[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.327    14.033 f  sm/D_registers_q[7][5]_i_7/O
                         net (fo=1, routed)           0.354    14.387    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.326    14.713 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=3, routed)           0.440    15.153    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.277 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=3, routed)           0.371    15.648    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.772 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=3, routed)           0.317    16.089    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124    16.213 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=3, routed)           0.510    16.722    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.846 r  sm/D_registers_q[7][13]_i_4/O
                         net (fo=3, routed)           0.308    17.154    sm/D_registers_q[7][13]_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.278 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=3, routed)           0.453    17.732    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.856 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=3, routed)           0.814    18.670    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I2_O)        0.124    18.794 r  sm/D_registers_q[7][19]_i_4/O
                         net (fo=3, routed)           0.848    19.642    sm/D_registers_q[7][19]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.766 r  sm/D_registers_q[7][21]_i_4/O
                         net (fo=3, routed)           0.628    20.394    sm/D_registers_q[7][21]_i_4_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.518 r  sm/D_registers_q[7][23]_i_4/O
                         net (fo=3, routed)           0.480    20.998    sm/D_registers_q[7][23]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  sm/D_registers_q[7][25]_i_4/O
                         net (fo=3, routed)           0.716    21.838    sm/D_registers_q[7][25]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124    21.962 r  sm/D_registers_q[7][27]_i_4/O
                         net (fo=3, routed)           0.320    22.282    sm/D_registers_q[7][27]_i_4_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.124    22.406 r  sm/D_registers_q[7][29]_i_4/O
                         net (fo=3, routed)           0.558    22.964    sm/D_registers_q[7][29]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124    23.088 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           0.699    23.787    sm/D_registers_q[7][31]_i_33_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.911 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.728    24.639    sm/M_alum_out[31]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.763 f  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.444    25.207    sm/D_states_q[7]_i_22_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.331 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.738    26.069    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.193 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.741    26.934    sm/D_states_q[7]_i_3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.058 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.917    27.976    sm/D_states_q[7]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441   115.956    sm/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X57Y60         FDRE (Setup_fdre_C_CE)      -0.205   115.974    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        115.974    
                         arrival time                         -27.976    
  -------------------------------------------------------------------
                         slack                                 87.998    

Slack (MET) :             87.998ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.834ns  (logic 4.282ns (18.753%)  route 18.552ns (81.247%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=15 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.118     7.716    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.840 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=4, routed)           1.134     8.974    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.166    10.264    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.150    10.414 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          1.572    11.986    L_reg/M_sm_ra1[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.326    12.312 r  L_reg/ram_reg_i_84/O
                         net (fo=1, routed)           0.000    12.312    L_reg/ram_reg_i_84_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    12.529 r  L_reg/ram_reg_i_42/O
                         net (fo=14, routed)          1.177    13.706    sm/M_alum_a[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.327    14.033 f  sm/D_registers_q[7][5]_i_7/O
                         net (fo=1, routed)           0.354    14.387    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.326    14.713 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=3, routed)           0.440    15.153    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.277 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=3, routed)           0.371    15.648    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.772 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=3, routed)           0.317    16.089    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124    16.213 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=3, routed)           0.510    16.722    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.846 r  sm/D_registers_q[7][13]_i_4/O
                         net (fo=3, routed)           0.308    17.154    sm/D_registers_q[7][13]_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.278 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=3, routed)           0.453    17.732    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.856 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=3, routed)           0.814    18.670    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I2_O)        0.124    18.794 r  sm/D_registers_q[7][19]_i_4/O
                         net (fo=3, routed)           0.848    19.642    sm/D_registers_q[7][19]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.766 r  sm/D_registers_q[7][21]_i_4/O
                         net (fo=3, routed)           0.628    20.394    sm/D_registers_q[7][21]_i_4_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.518 r  sm/D_registers_q[7][23]_i_4/O
                         net (fo=3, routed)           0.480    20.998    sm/D_registers_q[7][23]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  sm/D_registers_q[7][25]_i_4/O
                         net (fo=3, routed)           0.716    21.838    sm/D_registers_q[7][25]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124    21.962 r  sm/D_registers_q[7][27]_i_4/O
                         net (fo=3, routed)           0.320    22.282    sm/D_registers_q[7][27]_i_4_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.124    22.406 r  sm/D_registers_q[7][29]_i_4/O
                         net (fo=3, routed)           0.558    22.964    sm/D_registers_q[7][29]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124    23.088 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           0.699    23.787    sm/D_registers_q[7][31]_i_33_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.911 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.728    24.639    sm/M_alum_out[31]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.763 f  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.444    25.207    sm/D_states_q[7]_i_22_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.331 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.738    26.069    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.193 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.741    26.934    sm/D_states_q[7]_i_3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.058 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.917    27.976    sm/D_states_q[7]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441   115.956    sm/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X57Y60         FDRE (Setup_fdre_C_CE)      -0.205   115.974    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        115.974    
                         arrival time                         -27.976    
  -------------------------------------------------------------------
                         slack                                 87.998    

Slack (MET) :             88.043ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.801ns  (logic 4.282ns (18.780%)  route 18.519ns (81.220%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=15 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.118     7.716    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.840 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=4, routed)           1.134     8.974    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.166    10.264    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.150    10.414 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          1.572    11.986    L_reg/M_sm_ra1[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.326    12.312 r  L_reg/ram_reg_i_84/O
                         net (fo=1, routed)           0.000    12.312    L_reg/ram_reg_i_84_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    12.529 r  L_reg/ram_reg_i_42/O
                         net (fo=14, routed)          1.177    13.706    sm/M_alum_a[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.327    14.033 f  sm/D_registers_q[7][5]_i_7/O
                         net (fo=1, routed)           0.354    14.387    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.326    14.713 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=3, routed)           0.440    15.153    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.277 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=3, routed)           0.371    15.648    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.772 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=3, routed)           0.317    16.089    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124    16.213 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=3, routed)           0.510    16.722    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.846 r  sm/D_registers_q[7][13]_i_4/O
                         net (fo=3, routed)           0.308    17.154    sm/D_registers_q[7][13]_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.278 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=3, routed)           0.453    17.732    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.856 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=3, routed)           0.814    18.670    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I2_O)        0.124    18.794 r  sm/D_registers_q[7][19]_i_4/O
                         net (fo=3, routed)           0.848    19.642    sm/D_registers_q[7][19]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.766 r  sm/D_registers_q[7][21]_i_4/O
                         net (fo=3, routed)           0.628    20.394    sm/D_registers_q[7][21]_i_4_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.518 r  sm/D_registers_q[7][23]_i_4/O
                         net (fo=3, routed)           0.480    20.998    sm/D_registers_q[7][23]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  sm/D_registers_q[7][25]_i_4/O
                         net (fo=3, routed)           0.716    21.838    sm/D_registers_q[7][25]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124    21.962 r  sm/D_registers_q[7][27]_i_4/O
                         net (fo=3, routed)           0.320    22.282    sm/D_registers_q[7][27]_i_4_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.124    22.406 r  sm/D_registers_q[7][29]_i_4/O
                         net (fo=3, routed)           0.558    22.964    sm/D_registers_q[7][29]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124    23.088 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           0.699    23.787    sm/D_registers_q[7][31]_i_33_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.911 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.728    24.639    sm/M_alum_out[31]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.763 f  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.444    25.207    sm/D_states_q[7]_i_22_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.331 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.738    26.069    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.193 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.741    26.934    sm/D_states_q[7]_i_3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.058 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.885    27.943    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y59         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.955    sm/clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X55Y59         FDRE (Setup_fdre_C_CE)      -0.205   115.987    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.987    
                         arrival time                         -27.943    
  -------------------------------------------------------------------
                         slack                                 88.043    

Slack (MET) :             88.043ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.801ns  (logic 4.282ns (18.780%)  route 18.519ns (81.220%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=15 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.118     7.716    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.840 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=4, routed)           1.134     8.974    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.166    10.264    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.150    10.414 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          1.572    11.986    L_reg/M_sm_ra1[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.326    12.312 r  L_reg/ram_reg_i_84/O
                         net (fo=1, routed)           0.000    12.312    L_reg/ram_reg_i_84_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    12.529 r  L_reg/ram_reg_i_42/O
                         net (fo=14, routed)          1.177    13.706    sm/M_alum_a[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.327    14.033 f  sm/D_registers_q[7][5]_i_7/O
                         net (fo=1, routed)           0.354    14.387    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.326    14.713 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=3, routed)           0.440    15.153    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.277 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=3, routed)           0.371    15.648    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.772 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=3, routed)           0.317    16.089    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124    16.213 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=3, routed)           0.510    16.722    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.846 r  sm/D_registers_q[7][13]_i_4/O
                         net (fo=3, routed)           0.308    17.154    sm/D_registers_q[7][13]_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.278 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=3, routed)           0.453    17.732    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.856 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=3, routed)           0.814    18.670    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I2_O)        0.124    18.794 r  sm/D_registers_q[7][19]_i_4/O
                         net (fo=3, routed)           0.848    19.642    sm/D_registers_q[7][19]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.766 r  sm/D_registers_q[7][21]_i_4/O
                         net (fo=3, routed)           0.628    20.394    sm/D_registers_q[7][21]_i_4_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.518 r  sm/D_registers_q[7][23]_i_4/O
                         net (fo=3, routed)           0.480    20.998    sm/D_registers_q[7][23]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  sm/D_registers_q[7][25]_i_4/O
                         net (fo=3, routed)           0.716    21.838    sm/D_registers_q[7][25]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124    21.962 r  sm/D_registers_q[7][27]_i_4/O
                         net (fo=3, routed)           0.320    22.282    sm/D_registers_q[7][27]_i_4_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.124    22.406 r  sm/D_registers_q[7][29]_i_4/O
                         net (fo=3, routed)           0.558    22.964    sm/D_registers_q[7][29]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124    23.088 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           0.699    23.787    sm/D_registers_q[7][31]_i_33_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.911 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.728    24.639    sm/M_alum_out[31]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.763 f  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.444    25.207    sm/D_states_q[7]_i_22_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.331 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.738    26.069    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.193 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.741    26.934    sm/D_states_q[7]_i_3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.058 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.885    27.943    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.955    sm/clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.272   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X55Y59         FDRE (Setup_fdre_C_CE)      -0.205   115.987    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        115.987    
                         arrival time                         -27.943    
  -------------------------------------------------------------------
                         slack                                 88.043    

Slack (MET) :             88.043ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.801ns  (logic 4.282ns (18.780%)  route 18.519ns (81.220%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=15 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.118     7.716    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.840 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=4, routed)           1.134     8.974    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.166    10.264    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.150    10.414 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          1.572    11.986    L_reg/M_sm_ra1[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.326    12.312 r  L_reg/ram_reg_i_84/O
                         net (fo=1, routed)           0.000    12.312    L_reg/ram_reg_i_84_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    12.529 r  L_reg/ram_reg_i_42/O
                         net (fo=14, routed)          1.177    13.706    sm/M_alum_a[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.327    14.033 f  sm/D_registers_q[7][5]_i_7/O
                         net (fo=1, routed)           0.354    14.387    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.326    14.713 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=3, routed)           0.440    15.153    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.277 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=3, routed)           0.371    15.648    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.772 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=3, routed)           0.317    16.089    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124    16.213 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=3, routed)           0.510    16.722    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.846 r  sm/D_registers_q[7][13]_i_4/O
                         net (fo=3, routed)           0.308    17.154    sm/D_registers_q[7][13]_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.278 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=3, routed)           0.453    17.732    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.856 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=3, routed)           0.814    18.670    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I2_O)        0.124    18.794 r  sm/D_registers_q[7][19]_i_4/O
                         net (fo=3, routed)           0.848    19.642    sm/D_registers_q[7][19]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.766 r  sm/D_registers_q[7][21]_i_4/O
                         net (fo=3, routed)           0.628    20.394    sm/D_registers_q[7][21]_i_4_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.518 r  sm/D_registers_q[7][23]_i_4/O
                         net (fo=3, routed)           0.480    20.998    sm/D_registers_q[7][23]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  sm/D_registers_q[7][25]_i_4/O
                         net (fo=3, routed)           0.716    21.838    sm/D_registers_q[7][25]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124    21.962 r  sm/D_registers_q[7][27]_i_4/O
                         net (fo=3, routed)           0.320    22.282    sm/D_registers_q[7][27]_i_4_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.124    22.406 r  sm/D_registers_q[7][29]_i_4/O
                         net (fo=3, routed)           0.558    22.964    sm/D_registers_q[7][29]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124    23.088 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           0.699    23.787    sm/D_registers_q[7][31]_i_33_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.911 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.728    24.639    sm/M_alum_out[31]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.763 f  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.444    25.207    sm/D_states_q[7]_i_22_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.331 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.738    26.069    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.193 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.741    26.934    sm/D_states_q[7]_i_3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.058 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.885    27.943    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.955    sm/clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.272   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X55Y59         FDRE (Setup_fdre_C_CE)      -0.205   115.987    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        115.987    
                         arrival time                         -27.943    
  -------------------------------------------------------------------
                         slack                                 88.043    

Slack (MET) :             88.043ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.801ns  (logic 4.282ns (18.780%)  route 18.519ns (81.220%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=15 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.118     7.716    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.840 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=4, routed)           1.134     8.974    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.166    10.264    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.150    10.414 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          1.572    11.986    L_reg/M_sm_ra1[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.326    12.312 r  L_reg/ram_reg_i_84/O
                         net (fo=1, routed)           0.000    12.312    L_reg/ram_reg_i_84_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    12.529 r  L_reg/ram_reg_i_42/O
                         net (fo=14, routed)          1.177    13.706    sm/M_alum_a[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.327    14.033 f  sm/D_registers_q[7][5]_i_7/O
                         net (fo=1, routed)           0.354    14.387    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.326    14.713 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=3, routed)           0.440    15.153    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.277 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=3, routed)           0.371    15.648    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.772 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=3, routed)           0.317    16.089    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124    16.213 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=3, routed)           0.510    16.722    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.846 r  sm/D_registers_q[7][13]_i_4/O
                         net (fo=3, routed)           0.308    17.154    sm/D_registers_q[7][13]_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.278 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=3, routed)           0.453    17.732    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.856 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=3, routed)           0.814    18.670    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I2_O)        0.124    18.794 r  sm/D_registers_q[7][19]_i_4/O
                         net (fo=3, routed)           0.848    19.642    sm/D_registers_q[7][19]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.766 r  sm/D_registers_q[7][21]_i_4/O
                         net (fo=3, routed)           0.628    20.394    sm/D_registers_q[7][21]_i_4_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.518 r  sm/D_registers_q[7][23]_i_4/O
                         net (fo=3, routed)           0.480    20.998    sm/D_registers_q[7][23]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  sm/D_registers_q[7][25]_i_4/O
                         net (fo=3, routed)           0.716    21.838    sm/D_registers_q[7][25]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124    21.962 r  sm/D_registers_q[7][27]_i_4/O
                         net (fo=3, routed)           0.320    22.282    sm/D_registers_q[7][27]_i_4_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.124    22.406 r  sm/D_registers_q[7][29]_i_4/O
                         net (fo=3, routed)           0.558    22.964    sm/D_registers_q[7][29]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124    23.088 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           0.699    23.787    sm/D_registers_q[7][31]_i_33_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.911 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.728    24.639    sm/M_alum_out[31]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.763 f  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.444    25.207    sm/D_states_q[7]_i_22_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.331 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.738    26.069    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.193 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.741    26.934    sm/D_states_q[7]_i_3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.058 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.885    27.943    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y59         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.955    sm/clk_IBUF_BUFG
    SLICE_X55Y59         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.272   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X55Y59         FDSE (Setup_fdse_C_CE)      -0.205   115.987    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        115.987    
                         arrival time                         -27.943    
  -------------------------------------------------------------------
                         slack                                 88.043    

Slack (MET) :             88.223ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.644ns  (logic 4.282ns (18.910%)  route 18.362ns (81.090%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=15 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.118     7.716    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.840 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=4, routed)           1.134     8.974    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.166    10.264    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.150    10.414 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          1.572    11.986    L_reg/M_sm_ra1[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.326    12.312 r  L_reg/ram_reg_i_84/O
                         net (fo=1, routed)           0.000    12.312    L_reg/ram_reg_i_84_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    12.529 r  L_reg/ram_reg_i_42/O
                         net (fo=14, routed)          1.177    13.706    sm/M_alum_a[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.327    14.033 f  sm/D_registers_q[7][5]_i_7/O
                         net (fo=1, routed)           0.354    14.387    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.326    14.713 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=3, routed)           0.440    15.153    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.277 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=3, routed)           0.371    15.648    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.772 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=3, routed)           0.317    16.089    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124    16.213 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=3, routed)           0.510    16.722    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.846 r  sm/D_registers_q[7][13]_i_4/O
                         net (fo=3, routed)           0.308    17.154    sm/D_registers_q[7][13]_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.278 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=3, routed)           0.453    17.732    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.856 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=3, routed)           0.814    18.670    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I2_O)        0.124    18.794 r  sm/D_registers_q[7][19]_i_4/O
                         net (fo=3, routed)           0.848    19.642    sm/D_registers_q[7][19]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.766 r  sm/D_registers_q[7][21]_i_4/O
                         net (fo=3, routed)           0.628    20.394    sm/D_registers_q[7][21]_i_4_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.518 r  sm/D_registers_q[7][23]_i_4/O
                         net (fo=3, routed)           0.480    20.998    sm/D_registers_q[7][23]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  sm/D_registers_q[7][25]_i_4/O
                         net (fo=3, routed)           0.716    21.838    sm/D_registers_q[7][25]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124    21.962 r  sm/D_registers_q[7][27]_i_4/O
                         net (fo=3, routed)           0.320    22.282    sm/D_registers_q[7][27]_i_4_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.124    22.406 r  sm/D_registers_q[7][29]_i_4/O
                         net (fo=3, routed)           0.558    22.964    sm/D_registers_q[7][29]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124    23.088 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           0.699    23.787    sm/D_registers_q[7][31]_i_33_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.911 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.728    24.639    sm/M_alum_out[31]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.763 f  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.444    25.207    sm/D_states_q[7]_i_22_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.331 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.738    26.069    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.193 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.741    26.934    sm/D_states_q[7]_i_3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.058 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.728    27.786    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y60         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441   115.956    sm/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X56Y60         FDRE (Setup_fdre_C_CE)      -0.169   116.010    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.010    
                         arrival time                         -27.786    
  -------------------------------------------------------------------
                         slack                                 88.223    

Slack (MET) :             88.244ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.602ns  (logic 4.282ns (18.945%)  route 18.320ns (81.055%))
  Logic Levels:           25  (LUT3=1 LUT4=1 LUT5=15 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=109, routed)         2.118     7.716    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.840 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=4, routed)           1.134     8.974    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.098 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           1.166    10.264    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X49Y54         LUT4 (Prop_lut4_I2_O)        0.150    10.414 r  sm/ram_reg_i_114/O
                         net (fo=64, routed)          1.572    11.986    L_reg/M_sm_ra1[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I2_O)        0.326    12.312 r  L_reg/ram_reg_i_84/O
                         net (fo=1, routed)           0.000    12.312    L_reg/ram_reg_i_84_n_0
    SLICE_X47Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    12.529 r  L_reg/ram_reg_i_42/O
                         net (fo=14, routed)          1.177    13.706    sm/M_alum_a[1]
    SLICE_X47Y52         LUT5 (Prop_lut5_I2_O)        0.327    14.033 f  sm/D_registers_q[7][5]_i_7/O
                         net (fo=1, routed)           0.354    14.387    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.326    14.713 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=3, routed)           0.440    15.153    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.277 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=3, routed)           0.371    15.648    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y53         LUT5 (Prop_lut5_I2_O)        0.124    15.772 r  sm/D_registers_q[7][9]_i_4/O
                         net (fo=3, routed)           0.317    16.089    sm/D_registers_q[7][9]_i_4_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.124    16.213 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=3, routed)           0.510    16.722    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I2_O)        0.124    16.846 r  sm/D_registers_q[7][13]_i_4/O
                         net (fo=3, routed)           0.308    17.154    sm/D_registers_q[7][13]_i_4_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.278 r  sm/D_registers_q[7][15]_i_4/O
                         net (fo=3, routed)           0.453    17.732    sm/D_registers_q[7][15]_i_4_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I2_O)        0.124    17.856 r  sm/D_registers_q[7][17]_i_4/O
                         net (fo=3, routed)           0.814    18.670    sm/D_registers_q[7][17]_i_4_n_0
    SLICE_X38Y55         LUT5 (Prop_lut5_I2_O)        0.124    18.794 r  sm/D_registers_q[7][19]_i_4/O
                         net (fo=3, routed)           0.848    19.642    sm/D_registers_q[7][19]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.766 r  sm/D_registers_q[7][21]_i_4/O
                         net (fo=3, routed)           0.628    20.394    sm/D_registers_q[7][21]_i_4_n_0
    SLICE_X40Y55         LUT5 (Prop_lut5_I2_O)        0.124    20.518 r  sm/D_registers_q[7][23]_i_4/O
                         net (fo=3, routed)           0.480    20.998    sm/D_registers_q[7][23]_i_4_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  sm/D_registers_q[7][25]_i_4/O
                         net (fo=3, routed)           0.716    21.838    sm/D_registers_q[7][25]_i_4_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I2_O)        0.124    21.962 r  sm/D_registers_q[7][27]_i_4/O
                         net (fo=3, routed)           0.320    22.282    sm/D_registers_q[7][27]_i_4_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I2_O)        0.124    22.406 r  sm/D_registers_q[7][29]_i_4/O
                         net (fo=3, routed)           0.558    22.964    sm/D_registers_q[7][29]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.124    23.088 r  sm/D_registers_q[7][31]_i_33/O
                         net (fo=2, routed)           0.699    23.787    sm/D_registers_q[7][31]_i_33_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.911 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.728    24.639    sm/M_alum_out[31]
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    24.763 f  sm/D_states_q[7]_i_22/O
                         net (fo=1, routed)           0.444    25.207    sm/D_states_q[7]_i_22_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    25.331 f  sm/D_states_q[7]_i_12/O
                         net (fo=3, routed)           0.738    26.069    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I3_O)        0.124    26.193 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.741    26.934    sm/D_states_q[7]_i_3_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.058 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.686    27.744    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y55         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.442   115.957    sm/clk_IBUF_BUFG
    SLICE_X55Y55         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.272   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X55Y55         FDSE (Setup_fdse_C_CE)      -0.205   115.989    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.989    
                         arrival time                         -27.744    
  -------------------------------------------------------------------
                         slack                                 88.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.865    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.907    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.907    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.907    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    sr3/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.907    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.052    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y52         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.857    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.563     1.507    sr1/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.857    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y59         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.775    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y50   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y51   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y51   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y51   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y51   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X37Y53   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y51   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y59   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y59   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.700ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.994ns (19.983%)  route 3.980ns (80.017%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=124, routed)         2.721     8.381    sm/D_states_q_reg[2]_rep_0
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.148     8.529 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.485     9.015    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.328     9.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.773    10.116    fifo_reset_cond/AS[0]
    SLICE_X54Y59         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.955    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y59         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X54Y59         FDPE (Recov_fdpe_C_PRE)     -0.361   115.817    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.817    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                105.700    

Slack (MET) :             105.700ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.994ns (19.983%)  route 3.980ns (80.017%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=124, routed)         2.721     8.381    sm/D_states_q_reg[2]_rep_0
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.148     8.529 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.485     9.015    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.328     9.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.773    10.116    fifo_reset_cond/AS[0]
    SLICE_X54Y59         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.955    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y59         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X54Y59         FDPE (Recov_fdpe_C_PRE)     -0.361   115.817    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.817    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                105.700    

Slack (MET) :             105.700ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.994ns (19.983%)  route 3.980ns (80.017%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=124, routed)         2.721     8.381    sm/D_states_q_reg[2]_rep_0
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.148     8.529 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.485     9.015    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.328     9.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.773    10.116    fifo_reset_cond/AS[0]
    SLICE_X54Y59         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.955    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y59         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X54Y59         FDPE (Recov_fdpe_C_PRE)     -0.361   115.817    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.817    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                105.700    

Slack (MET) :             105.700ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.994ns (19.983%)  route 3.980ns (80.017%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=124, routed)         2.721     8.381    sm/D_states_q_reg[2]_rep_0
    SLICE_X54Y59         LUT2 (Prop_lut2_I0_O)        0.148     8.529 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.485     9.015    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.328     9.343 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.773    10.116    fifo_reset_cond/AS[0]
    SLICE_X54Y59         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.955    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y59         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X54Y59         FDPE (Recov_fdpe_C_PRE)     -0.361   115.817    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.817    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                105.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.892%)  route 0.446ns (68.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X54Y60         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.155     1.825    sm/D_states_q[7]
    SLICE_X54Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.870 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.291     2.161    fifo_reset_cond/AS[0]
    SLICE_X54Y59         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y59         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X54Y59         FDPE (Remov_fdpe_C_PRE)     -0.071     1.452    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.892%)  route 0.446ns (68.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X54Y60         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.155     1.825    sm/D_states_q[7]
    SLICE_X54Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.870 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.291     2.161    fifo_reset_cond/AS[0]
    SLICE_X54Y59         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y59         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X54Y59         FDPE (Remov_fdpe_C_PRE)     -0.071     1.452    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.892%)  route 0.446ns (68.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X54Y60         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.155     1.825    sm/D_states_q[7]
    SLICE_X54Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.870 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.291     2.161    fifo_reset_cond/AS[0]
    SLICE_X54Y59         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y59         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X54Y59         FDPE (Remov_fdpe_C_PRE)     -0.071     1.452    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.892%)  route 0.446ns (68.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X54Y60         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDSE (Prop_fdse_C_Q)         0.164     1.670 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.155     1.825    sm/D_states_q[7]
    SLICE_X54Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.870 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.291     2.161    fifo_reset_cond/AS[0]
    SLICE_X54Y59         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X54Y59         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X54Y59         FDPE (Remov_fdpe_C_PRE)     -0.071     1.452    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.709    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.265ns  (logic 11.239ns (31.872%)  route 24.025ns (68.128%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.618     7.288    L_reg/M_sm_timer[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.412 r  L_reg/L_6e586daf_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.025     8.437    L_reg/L_6e586daf_remainder0_carry_i_21__1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.561 f  L_reg/L_6e586daf_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.456     9.017    L_reg/L_6e586daf_remainder0_carry_i_18__1_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150     9.167 f  L_reg/L_6e586daf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.970    10.137    L_reg/L_6e586daf_remainder0_carry_i_20__1_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.354    10.491 r  L_reg/L_6e586daf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.309    L_reg/L_6e586daf_remainder0_carry_i_10__1_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.326    11.635 r  L_reg/L_6e586daf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.635    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.215 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.811    13.026    L_reg/L_6e586daf_remainder0_3[2]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.326    13.352 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.482    14.834    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.328    15.162 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.856    16.018    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.142 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.758    16.900    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.150    17.050 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.973    18.024    L_reg/i__carry_i_19__3_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.354    18.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    19.342    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.668 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.000    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X37Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.860 f  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.852    21.712    L_reg/L_6e586daf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.302    22.014 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.718    22.732    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.124    22.856 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.976    23.832    L_reg/i__carry_i_14__1_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.124    23.956 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.866    24.822    L_reg/i__carry_i_25__3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.946 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    25.614    L_reg/i__carry_i_20__3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    25.738 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.630    26.368    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.005    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.327    27.332 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.332    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.882    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.996    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.110    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.332 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.947    29.278    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.577 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    30.474    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    30.598 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    31.438    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.124    31.562 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.151    31.713    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.837 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.301    33.138    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.124    33.262 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.598    36.861    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.416 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.416    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.184ns  (logic 11.473ns (32.608%)  route 23.711ns (67.392%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.618     7.288    L_reg/M_sm_timer[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.412 r  L_reg/L_6e586daf_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.025     8.437    L_reg/L_6e586daf_remainder0_carry_i_21__1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.561 f  L_reg/L_6e586daf_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.456     9.017    L_reg/L_6e586daf_remainder0_carry_i_18__1_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150     9.167 f  L_reg/L_6e586daf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.970    10.137    L_reg/L_6e586daf_remainder0_carry_i_20__1_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.354    10.491 r  L_reg/L_6e586daf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.309    L_reg/L_6e586daf_remainder0_carry_i_10__1_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.326    11.635 r  L_reg/L_6e586daf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.635    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.215 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.811    13.026    L_reg/L_6e586daf_remainder0_3[2]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.326    13.352 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.482    14.834    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.328    15.162 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.856    16.018    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.142 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.758    16.900    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.150    17.050 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.973    18.024    L_reg/i__carry_i_19__3_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.354    18.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    19.342    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.668 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.000    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X37Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.860 f  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.852    21.712    L_reg/L_6e586daf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.302    22.014 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.718    22.732    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.124    22.856 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.976    23.832    L_reg/i__carry_i_14__1_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.124    23.956 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.866    24.822    L_reg/i__carry_i_25__3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.946 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    25.614    L_reg/i__carry_i_20__3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    25.738 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.630    26.368    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.005    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.327    27.332 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.332    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.882    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.996    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.110    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.332 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.947    29.278    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.577 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    30.474    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    30.598 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    31.438    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.124    31.562 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.151    31.713    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.837 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.118    32.956    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.152    33.108 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.467    36.575    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.335 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.335    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.180ns  (logic 11.469ns (32.601%)  route 23.711ns (67.399%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.618     7.288    L_reg/M_sm_timer[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.412 r  L_reg/L_6e586daf_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.025     8.437    L_reg/L_6e586daf_remainder0_carry_i_21__1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.561 f  L_reg/L_6e586daf_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.456     9.017    L_reg/L_6e586daf_remainder0_carry_i_18__1_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150     9.167 f  L_reg/L_6e586daf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.970    10.137    L_reg/L_6e586daf_remainder0_carry_i_20__1_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.354    10.491 r  L_reg/L_6e586daf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.309    L_reg/L_6e586daf_remainder0_carry_i_10__1_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.326    11.635 r  L_reg/L_6e586daf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.635    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.215 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.811    13.026    L_reg/L_6e586daf_remainder0_3[2]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.326    13.352 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.482    14.834    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.328    15.162 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.856    16.018    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.142 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.758    16.900    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.150    17.050 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.973    18.024    L_reg/i__carry_i_19__3_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.354    18.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    19.342    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.668 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.000    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X37Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.860 f  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.852    21.712    L_reg/L_6e586daf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.302    22.014 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.718    22.732    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.124    22.856 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.976    23.832    L_reg/i__carry_i_14__1_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.124    23.956 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.866    24.822    L_reg/i__carry_i_25__3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.946 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    25.614    L_reg/i__carry_i_20__3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    25.738 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.630    26.368    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.005    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.327    27.332 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.332    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.882    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.996    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.110    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.332 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.947    29.278    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.577 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    30.474    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    30.598 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.523    31.122    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.246 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    31.720    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    31.844 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.993    32.837    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.152    32.989 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.585    36.574    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.331 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.331    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.046ns  (logic 11.464ns (32.712%)  route 23.582ns (67.288%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.618     7.288    L_reg/M_sm_timer[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.412 r  L_reg/L_6e586daf_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.025     8.437    L_reg/L_6e586daf_remainder0_carry_i_21__1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.561 f  L_reg/L_6e586daf_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.456     9.017    L_reg/L_6e586daf_remainder0_carry_i_18__1_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150     9.167 f  L_reg/L_6e586daf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.970    10.137    L_reg/L_6e586daf_remainder0_carry_i_20__1_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.354    10.491 r  L_reg/L_6e586daf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.309    L_reg/L_6e586daf_remainder0_carry_i_10__1_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.326    11.635 r  L_reg/L_6e586daf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.635    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.215 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.811    13.026    L_reg/L_6e586daf_remainder0_3[2]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.326    13.352 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.482    14.834    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.328    15.162 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.856    16.018    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.142 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.758    16.900    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.150    17.050 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.973    18.024    L_reg/i__carry_i_19__3_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.354    18.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    19.342    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.668 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.000    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X37Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.860 f  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.852    21.712    L_reg/L_6e586daf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.302    22.014 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.718    22.732    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.124    22.856 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.976    23.832    L_reg/i__carry_i_14__1_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.124    23.956 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.866    24.822    L_reg/i__carry_i_25__3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.946 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    25.614    L_reg/i__carry_i_20__3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    25.738 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.630    26.368    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.005    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.327    27.332 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.332    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.882    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.996    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.110    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.332 f  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.947    29.278    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.577 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    30.474    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    30.598 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    31.438    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.124    31.562 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.151    31.713    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.837 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.301    33.138    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.154    33.292 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.155    36.447    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.198 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.198    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.737ns  (logic 11.235ns (32.342%)  route 23.503ns (67.658%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.618     7.288    L_reg/M_sm_timer[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.412 r  L_reg/L_6e586daf_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.025     8.437    L_reg/L_6e586daf_remainder0_carry_i_21__1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.561 f  L_reg/L_6e586daf_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.456     9.017    L_reg/L_6e586daf_remainder0_carry_i_18__1_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150     9.167 f  L_reg/L_6e586daf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.970    10.137    L_reg/L_6e586daf_remainder0_carry_i_20__1_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.354    10.491 r  L_reg/L_6e586daf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.309    L_reg/L_6e586daf_remainder0_carry_i_10__1_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.326    11.635 r  L_reg/L_6e586daf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.635    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.215 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.811    13.026    L_reg/L_6e586daf_remainder0_3[2]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.326    13.352 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.482    14.834    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.328    15.162 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.856    16.018    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.142 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.758    16.900    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.150    17.050 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.973    18.024    L_reg/i__carry_i_19__3_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.354    18.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    19.342    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.668 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.000    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X37Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.860 f  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.852    21.712    L_reg/L_6e586daf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.302    22.014 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.718    22.732    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.124    22.856 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.976    23.832    L_reg/i__carry_i_14__1_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.124    23.956 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.866    24.822    L_reg/i__carry_i_25__3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.946 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    25.614    L_reg/i__carry_i_20__3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    25.738 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.630    26.368    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.005    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.327    27.332 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.332    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.882    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.996    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.110    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.332 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.947    29.278    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.577 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    30.474    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    30.598 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    31.438    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.124    31.562 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.151    31.713    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.837 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.118    32.956    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.124    33.080 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.259    36.338    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    39.889 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.889    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.632ns  (logic 11.228ns (32.421%)  route 23.404ns (67.579%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.618     7.288    L_reg/M_sm_timer[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.412 r  L_reg/L_6e586daf_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.025     8.437    L_reg/L_6e586daf_remainder0_carry_i_21__1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.561 f  L_reg/L_6e586daf_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.456     9.017    L_reg/L_6e586daf_remainder0_carry_i_18__1_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150     9.167 f  L_reg/L_6e586daf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.970    10.137    L_reg/L_6e586daf_remainder0_carry_i_20__1_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.354    10.491 r  L_reg/L_6e586daf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.309    L_reg/L_6e586daf_remainder0_carry_i_10__1_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.326    11.635 r  L_reg/L_6e586daf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.635    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.215 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.811    13.026    L_reg/L_6e586daf_remainder0_3[2]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.326    13.352 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.482    14.834    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.328    15.162 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.856    16.018    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.142 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.758    16.900    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.150    17.050 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.973    18.024    L_reg/i__carry_i_19__3_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.354    18.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    19.342    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.668 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.000    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X37Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.860 f  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.852    21.712    L_reg/L_6e586daf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.302    22.014 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.718    22.732    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.124    22.856 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.976    23.832    L_reg/i__carry_i_14__1_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.124    23.956 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.866    24.822    L_reg/i__carry_i_25__3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.946 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    25.614    L_reg/i__carry_i_20__3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    25.738 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.630    26.368    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.005    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.327    27.332 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.332    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.882    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.996    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.110    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.332 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.947    29.278    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.577 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    30.474    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    30.598 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.523    31.122    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.246 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    31.720    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    31.844 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.993    32.837    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.961 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.278    36.239    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    39.783 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.783    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.579ns  (logic 11.237ns (32.497%)  route 23.342ns (67.503%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=7 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.618     7.288    L_reg/M_sm_timer[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.412 r  L_reg/L_6e586daf_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           1.025     8.437    L_reg/L_6e586daf_remainder0_carry_i_21__1_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.561 f  L_reg/L_6e586daf_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.456     9.017    L_reg/L_6e586daf_remainder0_carry_i_18__1_n_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150     9.167 f  L_reg/L_6e586daf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.970    10.137    L_reg/L_6e586daf_remainder0_carry_i_20__1_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.354    10.491 r  L_reg/L_6e586daf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.818    11.309    L_reg/L_6e586daf_remainder0_carry_i_10__1_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I1_O)        0.326    11.635 r  L_reg/L_6e586daf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.635    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.215 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_carry/O[2]
                         net (fo=1, routed)           0.811    13.026    L_reg/L_6e586daf_remainder0_3[2]
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.326    13.352 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.482    14.834    L_reg/i__carry_i_13__4_n_0
    SLICE_X37Y50         LUT2 (Prop_lut2_I0_O)        0.328    15.162 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.856    16.018    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.142 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.758    16.900    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.150    17.050 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.973    18.024    L_reg/i__carry_i_19__3_n_0
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.354    18.378 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.964    19.342    L_reg/i__carry_i_11__3_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.668 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.000    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X37Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.507 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.507    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.621 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.621    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.860 f  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.852    21.712    L_reg/L_6e586daf_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.302    22.014 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.718    22.732    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.124    22.856 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.976    23.832    L_reg/i__carry_i_14__1_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I0_O)        0.124    23.956 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.866    24.822    L_reg/i__carry_i_25__3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.946 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.668    25.614    L_reg/i__carry_i_20__3_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    25.738 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.630    26.368    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.120    26.488 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.517    27.005    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.327    27.332 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.332    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.882 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.882    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.996 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.996    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.110 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.110    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.332 r  timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.947    29.278    timerseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.299    29.577 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    30.474    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    30.598 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.427    31.026    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y48         LUT3 (Prop_lut3_I1_O)        0.124    31.150 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.315    31.465    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I4_O)        0.124    31.589 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.049    32.637    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    32.761 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.416    36.177    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    39.731 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.731    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.407ns  (logic 11.425ns (33.207%)  route 22.981ns (66.793%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.854     7.524    L_reg/M_sm_pac[6]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.153     7.677 f  L_reg/L_6e586daf_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.708     8.385    L_reg/L_6e586daf_remainder0_carry__0_i_11_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.331     8.716 r  L_reg/L_6e586daf_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.152     9.868    L_reg/L_6e586daf_remainder0_carry__0_i_9_n_0
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.154    10.022 f  L_reg/L_6e586daf_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.696    L_reg/L_6e586daf_remainder0_carry_i_15_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.327    11.023 r  L_reg/L_6e586daf_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.686    11.709    L_reg/L_6e586daf_remainder0_carry_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.833 r  L_reg/L_6e586daf_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.379    12.212    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.597 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.597    aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.711 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.711    aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry__0_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.933 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.826    13.758    L_reg/L_6e586daf_remainder0[8]
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.299    14.057 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.616    14.674    L_reg/i__carry__1_i_10_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.124    14.798 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.977    15.775    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.899 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.850    16.749    L_reg/i__carry_i_16__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.152    16.901 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.860    17.761    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y41         LUT3 (Prop_lut3_I1_O)        0.354    18.115 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.828    18.942    L_reg/i__carry_i_11_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.326    19.268 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    19.837    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.357 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.357    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.474    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.789 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.819    21.608    L_reg/L_6e586daf_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.307    21.915 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.348    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124    22.472 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.808    23.280    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y42         LUT2 (Prop_lut2_I0_O)        0.149    23.429 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.846    24.275    L_reg/i__carry_i_13_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.332    24.607 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.806    25.413    L_reg/i__carry_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.537 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    25.993    L_reg/i__carry_i_13_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I1_O)        0.150    26.143 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.845    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.326    27.171 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.171    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.721 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.721    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.835 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.835    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.057 f  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    28.916    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.299    29.215 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    29.648    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    29.772 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.925    30.697    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I1_O)        0.124    30.821 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.795    31.617    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.741 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.823    32.564    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y40         LUT3 (Prop_lut3_I2_O)        0.124    32.688 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.297    35.985    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    39.558 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.558    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.385ns  (logic 11.420ns (33.212%)  route 22.965ns (66.788%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.854     7.524    L_reg/M_sm_pac[6]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.153     7.677 f  L_reg/L_6e586daf_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.708     8.385    L_reg/L_6e586daf_remainder0_carry__0_i_11_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.331     8.716 r  L_reg/L_6e586daf_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.152     9.868    L_reg/L_6e586daf_remainder0_carry__0_i_9_n_0
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.154    10.022 f  L_reg/L_6e586daf_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.696    L_reg/L_6e586daf_remainder0_carry_i_15_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.327    11.023 r  L_reg/L_6e586daf_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.686    11.709    L_reg/L_6e586daf_remainder0_carry_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.833 r  L_reg/L_6e586daf_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.379    12.212    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.597 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.597    aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.711 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.711    aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry__0_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.933 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.826    13.758    L_reg/L_6e586daf_remainder0[8]
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.299    14.057 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.616    14.674    L_reg/i__carry__1_i_10_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.124    14.798 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.977    15.775    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.899 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.850    16.749    L_reg/i__carry_i_16__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.152    16.901 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.860    17.761    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y41         LUT3 (Prop_lut3_I1_O)        0.354    18.115 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.828    18.942    L_reg/i__carry_i_11_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.326    19.268 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    19.837    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.357 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.357    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.474    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.789 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.819    21.608    L_reg/L_6e586daf_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.307    21.915 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.348    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124    22.472 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.808    23.280    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y42         LUT2 (Prop_lut2_I0_O)        0.149    23.429 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.846    24.275    L_reg/i__carry_i_13_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.332    24.607 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.806    25.413    L_reg/i__carry_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.537 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    25.993    L_reg/i__carry_i_13_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I1_O)        0.150    26.143 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.845    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.326    27.171 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.171    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.721 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.721    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.835 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.835    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.057 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    28.916    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.299    29.215 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    29.648    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    29.772 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.925    30.697    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I1_O)        0.124    30.821 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.795    31.617    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.741 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.830    32.571    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.124    32.695 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.274    35.969    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    39.537 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.537    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.342ns  (logic 11.658ns (33.946%)  route 22.684ns (66.054%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          1.854     7.524    L_reg/M_sm_pac[6]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.153     7.677 f  L_reg/L_6e586daf_remainder0_carry__0_i_11/O
                         net (fo=2, routed)           0.708     8.385    L_reg/L_6e586daf_remainder0_carry__0_i_11_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I2_O)        0.331     8.716 r  L_reg/L_6e586daf_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.152     9.868    L_reg/L_6e586daf_remainder0_carry__0_i_9_n_0
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.154    10.022 f  L_reg/L_6e586daf_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.696    L_reg/L_6e586daf_remainder0_carry_i_15_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.327    11.023 r  L_reg/L_6e586daf_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.686    11.709    L_reg/L_6e586daf_remainder0_carry_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.124    11.833 r  L_reg/L_6e586daf_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.379    12.212    aseg_driver/decimal_renderer/DI[2]
    SLICE_X43Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.597 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.597    aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.711 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.711    aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry__0_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.933 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.826    13.758    L_reg/L_6e586daf_remainder0[8]
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.299    14.057 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.616    14.674    L_reg/i__carry__1_i_10_n_0
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.124    14.798 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.977    15.775    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124    15.899 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.850    16.749    L_reg/i__carry_i_16__0_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.152    16.901 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.860    17.761    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y41         LUT3 (Prop_lut3_I1_O)        0.354    18.115 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.828    18.942    L_reg/i__carry_i_11_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.326    19.268 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    19.837    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.357 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.357    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.474 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.474    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.789 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.819    21.608    L_reg/L_6e586daf_remainder0_inferred__1/i__carry__2[3]
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.307    21.915 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.348    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124    22.472 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.808    23.280    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y42         LUT2 (Prop_lut2_I0_O)        0.149    23.429 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.846    24.275    L_reg/i__carry_i_13_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.332    24.607 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.806    25.413    L_reg/i__carry_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.124    25.537 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    25.993    L_reg/i__carry_i_13_n_0
    SLICE_X37Y42         LUT3 (Prop_lut3_I1_O)        0.150    26.143 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.845    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.326    27.171 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.171    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.721 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.721    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.835 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.835    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.057 r  aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    28.916    aseg_driver/decimal_renderer/L_6e586daf_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.299    29.215 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    29.648    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124    29.772 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.925    30.697    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I1_O)        0.124    30.821 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.795    31.617    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    31.741 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.830    32.571    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.152    32.723 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.993    35.716    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    39.494 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.494    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.414ns (80.852%)  route 0.335ns (19.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.665 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.335     2.000    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.286 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.286    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.350ns (67.282%)  route 0.656ns (32.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.656     2.308    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.516 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.516    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_961947008[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.458ns (73.456%)  route 0.527ns (26.544%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.589     1.533    forLoop_idx_0_961947008[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_961947008[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_961947008[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.753    forLoop_idx_0_961947008[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  forLoop_idx_0_961947008[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.858    forLoop_idx_0_961947008[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.903 r  forLoop_idx_0_961947008[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.388     2.290    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.517 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.517    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1147930461[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.483ns (72.785%)  route 0.555ns (27.215%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.538    forLoop_idx_0_1147930461[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1147930461[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  forLoop_idx_0_1147930461[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.774    forLoop_idx_0_1147930461[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  forLoop_idx_0_1147930461[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.871    forLoop_idx_0_1147930461[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.916 r  forLoop_idx_0_1147930461[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=12, routed)          0.431     2.346    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.576 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.576    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_961947008[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.477ns (70.451%)  route 0.620ns (29.549%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.590     1.534    forLoop_idx_0_961947008[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_961947008[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_961947008[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.124     1.822    forLoop_idx_0_961947008[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  forLoop_idx_0_961947008[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.919    forLoop_idx_0_961947008[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.964 r  forLoop_idx_0_961947008[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.444     2.407    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.631 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.631    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_961947008[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.457ns (68.962%)  route 0.656ns (31.038%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_961947008[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_961947008[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_961947008[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.075     1.752    forLoop_idx_0_961947008[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  forLoop_idx_0_961947008[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.108     1.905    forLoop_idx_0_961947008[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.950 r  forLoop_idx_0_961947008[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.473     2.422    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.648 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.648    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.396ns (64.186%)  route 0.779ns (35.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.779     2.454    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.685 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.685    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.383ns (62.974%)  route 0.813ns (37.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X55Y43         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.813     2.464    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.706 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.706    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.461ns (64.718%)  route 0.796ns (35.282%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.122     1.799    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X60Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.844 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.286     2.130    cond_butt_next_play/sel
    SLICE_X60Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.175 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.388     2.563    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.793 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.793    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.371ns (58.665%)  route 0.966ns (41.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  sm/D_debug_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  sm/D_debug_dff_q_reg[1]/Q
                         net (fo=1, routed)           0.966     2.636    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.842 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.842    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_961947008[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.500ns (29.354%)  route 3.610ns (70.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.610     5.110    forLoop_idx_0_961947008[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_961947008[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.503     4.907    forLoop_idx_0_961947008[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         FDRE                                         r  forLoop_idx_0_961947008[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_961947008[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.891ns  (logic 1.488ns (30.415%)  route 3.403ns (69.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.403     4.891    forLoop_idx_0_961947008[3].cond_butt_dirs/sync/D[0]
    SLICE_X57Y61         FDRE                                         r  forLoop_idx_0_961947008[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440     4.844    forLoop_idx_0_961947008[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  forLoop_idx_0_961947008[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_961947008[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.793ns  (logic 1.502ns (31.344%)  route 3.291ns (68.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.291     4.793    forLoop_idx_0_961947008[0].cond_butt_dirs/sync/D[0]
    SLICE_X57Y61         FDRE                                         r  forLoop_idx_0_961947008[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440     4.844    forLoop_idx_0_961947008[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  forLoop_idx_0_961947008[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_961947008[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.490ns (33.361%)  route 2.976ns (66.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.976     4.465    forLoop_idx_0_961947008[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_961947008[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.519     4.924    forLoop_idx_0_961947008[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_961947008[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.833ns  (logic 1.496ns (39.021%)  route 2.337ns (60.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.337     3.833    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.833ns  (logic 1.496ns (39.021%)  route 2.337ns (60.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.337     3.833    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.833ns  (logic 1.496ns (39.021%)  route 2.337ns (60.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.337     3.833    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.833ns  (logic 1.496ns (39.021%)  route 2.337ns (60.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.337     3.833    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.833ns  (logic 1.496ns (39.021%)  route 2.337ns (60.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.337     3.833    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.592ns  (logic 1.493ns (41.579%)  route 2.098ns (58.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.098     3.592    cond_butt_next_play/sync/D[0]
    SLICE_X63Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.506     4.910    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1147930461[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.236ns (33.442%)  route 0.470ns (66.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.470     0.705    forLoop_idx_0_1147930461[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1147930461[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.861     2.051    forLoop_idx_0_1147930461[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1147930461[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1147930461[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.230ns (30.913%)  route 0.514ns (69.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.514     0.744    forLoop_idx_0_1147930461[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_1147930461[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     2.052    forLoop_idx_0_1147930461[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_1147930461[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.261ns (23.471%)  route 0.851ns (76.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.112    cond_butt_next_play/sync/D[0]
    SLICE_X63Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.394%)  route 0.967ns (78.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.967     1.230    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.394%)  route 0.967ns (78.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.967     1.230    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.394%)  route 0.967ns (78.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.967     1.230    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.394%)  route 0.967ns (78.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.967     1.230    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.394%)  route 0.967ns (78.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.967     1.230    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_961947008[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.257ns (15.396%)  route 1.415ns (84.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.415     1.672    forLoop_idx_0_961947008[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_961947008[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.865     2.055    forLoop_idx_0_961947008[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  forLoop_idx_0_961947008[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_961947008[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.270ns (15.040%)  route 1.525ns (84.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.525     1.794    forLoop_idx_0_961947008[0].cond_butt_dirs/sync/D[0]
    SLICE_X57Y61         FDRE                                         r  forLoop_idx_0_961947008[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.832     2.022    forLoop_idx_0_961947008[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  forLoop_idx_0_961947008[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





