Fitter report for pulse_picker
Tue Dec 31 09:23:04 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Resource Usage Summary
  6. Input Pins
  7. Output Pins
  8. All Package Pins
  9. Output Pin Default Load For Reported TCO
 10. Fitter Resource Utilization by Entity
 11. Control Signals
 12. Non-Global High Fan-Out Signals
 13. LAB Macrocells
 14. Parallel Expander
 15. Logic Cell Interconnection
 16. Fitter Device Options
 17. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------+
; Fitter Summary                                                   ;
+-----------------------+------------------------------------------+
; Fitter Status         ; Failed - Tue Dec 31 09:23:04 2013        ;
; Quartus II Version    ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name         ; pulse_picker                             ;
; Top-level Entity Name ; pulse_picker_div                         ;
; Family                ; MAX3000A                                 ;
; Device                ; EPM3064ATC44-4                           ;
; Timing Models         ; Final                                    ;
; Total macrocells      ; 62 / 64 ( 97 % )                         ;
; Total pins            ; 20 / 34 ( 59 % )                         ;
+-----------------------+------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fitter Settings                                                                     ;
+----------------------------------------------------+----------------+---------------+
; Option                                             ; Setting        ; Default Value ;
+----------------------------------------------------+----------------+---------------+
; Device                                             ; EPM3064ATC44-4 ;               ;
; Use smart compilation                              ; Off            ; Off           ;
; Use TimeQuest Timing Analyzer                      ; Off            ; Off           ;
; Optimize Timing for ECOs                           ; Off            ; Off           ;
; Regenerate full fit report during ECO compiles     ; Off            ; Off           ;
; Optimize IOC Register Placement for Timing         ; On             ; On            ;
; Limit to One Fitting Attempt                       ; Off            ; Off           ;
; Fitter Initial Placement Seed                      ; 1              ; 1             ;
; Slow Slew Rate                                     ; Off            ; Off           ;
; Fitter Effort                                      ; Auto Fit       ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings ; Off            ; Off           ;
+----------------------------------------------------+----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; Fitter Resource Usage Summary                          ;
+-----------------------------------+--------------------+
; Resource                          ; Usage              ;
+-----------------------------------+--------------------+
; Logic cells                       ; 62 / 64 ( 97 % )   ;
; Registers                         ; 40 / 64 ( 63 % )   ;
; Number of pterms used             ; 273                ;
; User inserted logic elements      ; 0                  ;
; I/O pins                          ; 20 / 34 ( 59 % )   ;
;     -- Clock pins                 ; 0 / 2 ( 0 % )      ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )      ;
; Global signals                    ; 0                  ;
; Shareable expanders               ; 26 / 64 ( 41 % )   ;
; Parallel expanders                ; 16 / 60 ( 27 % )   ;
; Cells using turbo bit             ; 62 / 64 ( 97 % )   ;
; Maximum fan-out node              ; process_2~9sexpbal ;
; Maximum fan-out                   ; 37                 ;
; Highest non-global fan-out signal ; process_2~9sexpbal ;
; Highest non-global fan-out        ; 37                 ;
; Total fan-out                     ; 771                ;
; Average fan-out                   ; 7.14               ;
+-----------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                     ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name      ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; CLK       ; 6     ; --       ; 1   ; 23                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[0]   ; 15    ; --       ; 2   ; 5                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[1]   ; 18    ; --       ; 3   ; 5                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[2]   ; 19    ; --       ; 3   ; 3                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[3]   ; 20    ; --       ; 3   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[4]   ; 21    ; --       ; 3   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[5]   ; 22    ; --       ; 3   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[6]   ; 23    ; --       ; 3   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[7]   ; 25    ; --       ; 3   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; ENABLE    ; 14    ; --       ; 2   ; 16                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; GATE      ; 5     ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; PD_CLK_IN ; 33    ; --       ; 4   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; RS[0]     ; 12    ; --       ; 2   ; 16                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; RS[1]     ; 13    ; --       ; 2   ; 16                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                    ;
+---------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; Name    ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ;
+---------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; PWM_OUT ; 44    ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; RF_ON   ; 31    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
+---------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 2        ; 7          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 3        ; 8          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 4        ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 5        ; 10         ; --       ; GATE           ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 6        ; 11         ; --       ; CLK            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 7        ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 13         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 9        ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 10       ; 15         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 11       ; 16         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 12       ; 17         ; --       ; RS[0]          ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 13       ; 18         ; --       ; RS[1]          ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 14       ; 19         ; --       ; ENABLE         ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 15       ; 20         ; --       ; DATA[0]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 16       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 17       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 18       ; 23         ; --       ; DATA[1]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 19       ; 24         ; --       ; DATA[2]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 20       ; 25         ; --       ; DATA[3]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 21       ; 26         ; --       ; DATA[4]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 22       ; 27         ; --       ; DATA[5]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 23       ; 28         ; --       ; DATA[6]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 24       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 25       ; 30         ; --       ; DATA[7]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 26       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 27       ; 32         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 28       ; 33         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 29       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 30       ; 35         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 36         ; --       ; RF_ON          ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 32       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 38         ; --       ; PD_CLK_IN      ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 34       ; 39         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 35       ; 40         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 36       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 42         ; --       ; GND+           ;        ;              ;         ;                 ;
; 38       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
; 39       ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 40       ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 41       ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 42       ; 3          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 43       ; 4          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 44       ; 5          ; --       ; PWM_OUT        ; output ; 3.3-V LVTTL  ;         ; Y               ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                           ;
+--------------------------------+------------+------+---------------------------------------------+--------------+
; Compilation Hierarchy Node     ; Macrocells ; Pins ; Full Hierarchy Name                         ; Library Name ;
+--------------------------------+------------+------+---------------------------------------------+--------------+
; |pulse_picker_div              ; 62         ; 20   ; |pulse_picker_div                           ; work         ;
;    |lpm_counter:ratetmp_rtl_0| ; 25         ; 0    ; |pulse_picker_div|lpm_counter:ratetmp_rtl_0 ; work         ;
+--------------------------------+------------+------+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------+
; Control Signals                                                                           ;
+-----------+----------+---------+-------+--------+----------------------+------------------+
; Name      ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ;
+-----------+----------+---------+-------+--------+----------------------+------------------+
; CLK       ; PIN_6    ; 23      ; Clock ; no     ; --                   ; --               ;
; ENABLE    ; PIN_14   ; 16      ; Clock ; no     ; --                   ; --               ;
; PD_CLK_IN ; PIN_33   ; 1       ; Clock ; no     ; --                   ; --               ;
+-----------+----------+---------+-------+--------+----------------------+------------------+


+----------------------------------------------+
; Non-Global High Fan-Out Signals              ;
+------------------------------------+---------+
; Name                               ; Fan-Out ;
+------------------------------------+---------+
; process_2~9sexpbal                 ; 37      ;
; lpm_counter:ratetmp_rtl_0|dffs[0]  ; 29      ;
; LessThan1~58                       ; 26      ;
; LessThan1~55sexp                   ; 25      ;
; LessThan1~64                       ; 25      ;
; LessThan1~57sexp                   ; 24      ;
; lpm_counter:ratetmp_rtl_0|dffs[1]  ; 24      ;
; CLK                                ; 23      ;
; LessThan1~63sexp                   ; 23      ;
; lpm_counter:ratetmp_rtl_0|dffs[2]  ; 23      ;
; LessThan1~78                       ; 23      ;
; lpm_counter:ratetmp_rtl_0|dffs[3]  ; 22      ;
; lpm_counter:ratetmp_rtl_0|dffs[4]  ; 20      ;
; lpm_counter:ratetmp_rtl_0|dffs[5]  ; 19      ;
; lpm_counter:ratetmp_rtl_0|dffs[6]  ; 18      ;
; lpm_counter:ratetmp_rtl_0|dffs[10] ; 17      ;
; RS[0]                              ; 16      ;
; RS[1]                              ; 16      ;
; ENABLE                             ; 16      ;
; lpm_counter:ratetmp_rtl_0|dffs[11] ; 16      ;
; lpm_counter:ratetmp_rtl_0|dffs[7]  ; 16      ;
; lpm_counter:ratetmp_rtl_0|dffs[12] ; 15      ;
; delayflag2                         ; 14      ;
; lpm_counter:ratetmp_rtl_0|dffs[8]  ; 14      ;
; LessThan1~77                       ; 14      ;
; pulserate[12]                      ; 13      ;
; lpm_counter:ratetmp_rtl_0|dffs[9]  ; 12      ;
; pulserate[11]                      ; 12      ;
; pulserate[10]                      ; 11      ;
; pulsewide[1]                       ; 11      ;
; pulsewide[2]                       ; 10      ;
; widetmp[2]                         ; 9       ;
; mode                               ; 9       ;
; pulsewide[0]                       ; 9       ;
; pwmflag                            ; 8       ;
; widetmp[0]                         ; 8       ;
; tmpflag2                           ; 8       ;
; delayflag1                         ; 8       ;
; pulsedelay[1]                      ; 8       ;
; widetmp[1]                         ; 7       ;
; pulsedelay[0]                      ; 7       ;
; pulsedelay[2]                      ; 7       ;
; delaytmp[1]                        ; 6       ;
; DATA[1]                            ; 5       ;
; DATA[0]                            ; 5       ;
; delaytmp[2]                        ; 5       ;
; delaytmp[0]                        ; 5       ;
; DATA[2]                            ; 3       ;
; pulserate[6]                       ; 3       ;
; pulserate[7]                       ; 3       ;
+------------------------------------+---------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 0.50) ; Number of LABs  (Total = 1) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 3                           ;
; 1                                      ; 0                           ;
; 2                                      ; 1                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 16                           ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                ;
+-----+------------+----------------------------------------------------+-------------------+
; LAB ; Logic Cell ; Input                                              ; Output            ;
+-----+------------+----------------------------------------------------+-------------------+
;  A  ; LC53       ; DATA[0], DATA[1], RS[1], RS[0], RF_ON~reg0, ENABLE ; RF_ON~reg0, RF_ON ;
;  A  ; LC11       ; tmp_c1, GATE                                       ; PWM_OUT           ;
+-----+------------+----------------------------------------------------+-------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Dec 31 09:23:03 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EPM3064ATC44-4 for design "pulse_picker"
Error: Can't pack LABs
Error: Can't place node "pulsewide[2]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 38
Error: Can't place node "pulsewide[1]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 38
Error: Can't place node "pulsewide[0]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 38
Error: Can't place node "LessThan1~58" of type max_mcell File: c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd Line: 1695
Error: Can't place node "LessThan1~64" of type max_mcell File: c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd Line: 1695
Error: Can't place node "LessThan1~77" of type max_mcell File: c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd Line: 1695
Error: Can't place node "LessThan1~78" of type max_mcell File: c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd Line: 1695
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[0]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "pulserate[12]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 35
Error: Can't place node "pulserate[11]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 35
Error: Can't place node "pulserate[10]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 35
Error: Can't place node "pulserate[9]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 35
Error: Can't place node "pulserate[8]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 35
Error: Can't place node "pulserate[7]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 35
Error: Can't place node "pulserate[6]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 35
Error: Can't place node "pulserate[5]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 35
Error: Can't place node "pulsedelay[2]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 41
Error: Can't place node "pulsedelay[1]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 41
Error: Can't place node "pulsedelay[0]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 41
Error: Can't place node "mode" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 48
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[1]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "delayflag1" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 43
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[2]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[3]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[4]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[5]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[6]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[7]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[8]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[9]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[10]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[11]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[12]" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "tmpflag2" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 47
Error: Can't place node "delaytmp[0]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 42
Error: Can't place node "delaytmp[1]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 42
Error: Can't place node "delaytmp[2]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 42
Error: Can't place node "delayflag2" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 45
Error: Can't place node "widetmp[0]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 39
Error: Can't place node "widetmp[1]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 39
Error: Can't place node "widetmp[2]" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 39
Error: Can't place node "pwmflag" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 50
Error: Can't place node "tmp_c1" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 34
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[1]~263" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[2]~267" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[3]~272" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[4]~278" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[5]~284" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[6]~290" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[7]~296" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[8]~302" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[9]~308" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[10]~314" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[11]~320" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "lpm_counter:ratetmp_rtl_0|dffs[12]~326" of type max_mcell File: c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf Line: 283
Error: Can't place node "delaytmp[1]~88" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 42
Error: Can't place node "delayflag2~36" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 45
Error: Can't place node "widetmp[1]~94" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 39
Error: Can't place node "pwmflag~34" of type max_mcell File: D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd Line: 50
Error: Can't place node "process_2~9sexpbal" of type max_mcell
Error: Can't find fit
Error: Quartus II Fitter was unsuccessful. 62 errors, 0 warnings
    Error: Peak virtual memory: 162 megabytes
    Error: Processing ended: Tue Dec 31 09:23:04 2013
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


