{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79395,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00439325,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00604919,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00665251,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00473052,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00665251,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.666353,
	"finish__clock__skew__setup": 0.0720303,
	"finish__clock__skew__hold": 0.0720303,
	"finish__timing__drv__max_slew_limit": -0.919487,
	"finish__timing__drv__max_slew": 173,
	"finish__timing__drv__max_cap_limit": -0.0576157,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0201056,
	"finish__power__switching__total": 0.00798335,
	"finish__power__leakage__total": 8.93941e-07,
	"finish__power__total": 0.0280898,
	"finish__design__io": 165,
	"finish__design__die__area": 192796,
	"finish__design__core__area": 188883,
	"finish__design__instance__count": 8419,
	"finish__design__instance__area": 112945,
	"finish__design__instance__count__stdcell": 8419,
	"finish__design__instance__area__stdcell": 112945,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.597961,
	"finish__design__instance__utilization__stdcell": 0.597961
}