

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'
================================================================
* Date:           Fri Jun  7 16:44:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.620 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102409|   102409|  0.512 ms|  0.512 ms|  102409|  102409|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6  |   102407|   102407|         9|          1|          1|  102400|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     504|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|     870|     352|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     870|     964|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U181  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_5ns_6ns_6ns_10_4_1_U180   |mac_muladd_5ns_6ns_6ns_10_4_1   |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln171_1_fu_438_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln171_fu_238_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln173_1_fu_288_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln173_fu_451_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln176_1_fu_274_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln176_fu_357_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln178_fu_397_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln179_2_fu_530_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln179_3_fu_566_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln179_5_fu_540_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln179_6_fu_550_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln179_7_fu_556_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln179_fu_471_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln181_1_fu_634_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln181_2_fu_692_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln181_3_fu_624_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln181_fu_674_p2       |         +|   0|  0|  24|          17|          17|
    |arrayidx45_sum_fu_588_p2  |         +|   0|  0|  20|          13|          13|
    |and_ln171_1_fu_262_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln171_fu_346_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln173_fu_351_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln171_fu_232_p2      |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln173_fu_244_p2      |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln176_1_fu_409_p2    |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln176_fu_256_p2      |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln178_1_fu_403_p2    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln178_fu_323_p2      |      icmp|   0|  0|  10|           3|           3|
    |or_ln173_1_fu_341_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln173_fu_268_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln174_1_fu_368_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln174_fu_363_p2        |        or|   0|  0|   2|           1|           1|
    |OutConv6_d0               |    select|   0|  0|  16|           1|           1|
    |select_ln171_1_fu_444_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln171_fu_431_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln173_1_fu_457_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln173_2_fu_643_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln173_3_fu_294_p3  |    select|   0|  0|  12|           1|           1|
    |select_ln173_fu_329_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln174_fu_373_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln176_1_fu_280_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln176_fu_381_p3    |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_fu_250_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln173_fu_336_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 504|         257|         219|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |ap_sig_allocacmp_s_load   |   9|          2|   16|         32|
    |indvar_flatten143_fu_112  |   9|          2|    8|         16|
    |indvar_flatten158_fu_120  |   9|          2|   13|         26|
    |indvar_flatten182_fu_128  |   9|          2|   17|         34|
    |j_fu_104                  |   9|          2|    3|          6|
    |k_fu_108                  |   9|          2|    5|         10|
    |n_fu_124                  |   9|          2|    6|         12|
    |s_fu_100                  |   9|          2|   16|         32|
    |y_fu_116                  |   9|          2|    6|         12|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 108|         24|   93|        186|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Weights_load_reg_901               |  16|   0|   16|          0|
    |add_ln181_1_reg_896                |  11|   0|   11|          0|
    |add_ln181_1_reg_896_pp0_iter8_reg  |  11|   0|   11|          0|
    |and_ln171_1_reg_807                |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |empty_158_reg_835                  |   4|   0|    4|          0|
    |empty_reg_858                      |   5|   0|    5|          0|
    |icmp_ln173_reg_789                 |   1|   0|    1|          0|
    |icmp_ln176_1_reg_844               |   1|   0|    1|          0|
    |icmp_ln176_reg_802                 |   1|   0|    1|          0|
    |icmp_ln178_1_reg_840               |   1|   0|    1|          0|
    |indvar_flatten143_fu_112           |   8|   0|    8|          0|
    |indvar_flatten158_fu_120           |  13|   0|   13|          0|
    |indvar_flatten182_fu_128           |  17|   0|   17|          0|
    |j_fu_104                           |   3|   0|    3|          0|
    |k_fu_108                           |   5|   0|    5|          0|
    |n_fu_124                           |   6|   0|    6|          0|
    |or_ln173_reg_813                   |   1|   0|    1|          0|
    |s_fu_100                           |  16|   0|   16|          0|
    |select_ln171_1_reg_848             |   6|   0|    6|          0|
    |select_ln173_1_reg_853             |   6|   0|    6|          0|
    |select_ln174_reg_819               |   3|   0|    3|          0|
    |select_ln176_reg_825               |   5|   0|    5|          0|
    |xor_ln171_reg_797                  |   1|   0|    1|          0|
    |y_fu_116                           |   6|   0|    6|          0|
    |and_ln171_1_reg_807                |  64|  32|    1|          0|
    |empty_158_reg_835                  |  64|  32|    4|          0|
    |empty_reg_858                      |  64|  32|    5|          0|
    |icmp_ln173_reg_789                 |  64|  32|    1|          0|
    |icmp_ln176_1_reg_844               |  64|  32|    1|          0|
    |icmp_ln178_1_reg_840               |  64|  32|    1|          0|
    |or_ln173_reg_813                   |  64|  32|    1|          0|
    |select_ln171_1_reg_848             |  64|  32|    6|          0|
    |select_ln173_1_reg_853             |  64|  32|    6|          0|
    |select_ln174_reg_819               |  64|  32|    3|          0|
    |select_ln176_reg_825               |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 870| 352|  200|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|Weights_address0      |  out|   14|   ap_memory|                                                                  Weights|         array|
|Weights_ce0           |  out|    1|   ap_memory|                                                                  Weights|         array|
|Weights_q0            |   in|   16|   ap_memory|                                                                  Weights|         array|
|Weights_address1      |  out|   14|   ap_memory|                                                                  Weights|         array|
|Weights_ce1           |  out|    1|   ap_memory|                                                                  Weights|         array|
|Weights_q1            |   in|   16|   ap_memory|                                                                  Weights|         array|
|OutPadConv6_address0  |  out|   10|   ap_memory|                                                              OutPadConv6|         array|
|OutPadConv6_ce0       |  out|    1|   ap_memory|                                                              OutPadConv6|         array|
|OutPadConv6_q0        |   in|   16|   ap_memory|                                                              OutPadConv6|         array|
|OutConv6_address0     |  out|   11|   ap_memory|                                                                 OutConv6|         array|
|OutConv6_ce0          |  out|    1|   ap_memory|                                                                 OutConv6|         array|
|OutConv6_we0          |  out|    1|   ap_memory|                                                                 OutConv6|         array|
|OutConv6_d0           |  out|   16|   ap_memory|                                                                 OutConv6|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 12 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 14 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten143 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 16 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten158 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 18 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten182 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten182"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln171 = store i6 0, i6 %n" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 22 'store' 'store_ln171' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten158"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln173 = store i6 0, i6 %y" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 24 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten143"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln176 = store i5 0, i5 %k" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 26 'store' 'store_ln176' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln178 = store i3 0, i3 %j" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln174 = store i16 0, i16 %s" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 28 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.i403"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten143_load = load i8 %indvar_flatten143" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 30 'load' 'indvar_flatten143_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten158_load = load i13 %indvar_flatten158" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 31 'load' 'indvar_flatten158_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten182_load = load i17 %indvar_flatten182" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 32 'load' 'indvar_flatten182_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln171 = icmp_eq  i17 %indvar_flatten182_load, i17 102400" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 33 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%add_ln171 = add i17 %indvar_flatten182_load, i17 1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 34 'add' 'add_ln171' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc45.i427, void %for.body4.i433.preheader.exitStub" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 35 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.82ns)   --->   "%icmp_ln173 = icmp_eq  i13 %indvar_flatten158_load, i13 3200" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 36 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln171)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.28ns)   --->   "%xor_ln171 = xor i1 %icmp_ln173, i1 1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 37 'xor' 'xor_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%icmp_ln176 = icmp_eq  i8 %indvar_flatten143_load, i8 80" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 38 'icmp' 'icmp_ln176' <Predicate = (!icmp_ln171)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.28ns)   --->   "%and_ln171_1 = and i1 %icmp_ln176, i1 %xor_ln171" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 39 'and' 'and_ln171_1' <Predicate = (!icmp_ln171)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.28ns)   --->   "%or_ln173 = or i1 %and_ln171_1, i1 %icmp_ln173" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 40 'or' 'or_ln173' <Predicate = (!icmp_ln171)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.76ns)   --->   "%add_ln176_1 = add i8 %indvar_flatten143_load, i8 1" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 41 'add' 'add_ln176_1' <Predicate = (!icmp_ln171)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln176_1 = select i1 %or_ln173, i8 1, i8 %add_ln176_1" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 42 'select' 'select_ln176_1' <Predicate = (!icmp_ln171)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.82ns)   --->   "%add_ln173_1 = add i13 %indvar_flatten158_load, i13 1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 43 'add' 'add_ln173_1' <Predicate = (!icmp_ln171)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.30ns)   --->   "%select_ln173_3 = select i1 %icmp_ln173, i13 1, i13 %add_ln173_1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 44 'select' 'select_ln173_3' <Predicate = (!icmp_ln171)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln171 = store i17 %add_ln171, i17 %indvar_flatten182" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 45 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln173 = store i13 %select_ln173_3, i13 %indvar_flatten158" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 46 'store' 'store_ln173' <Predicate = (!icmp_ln171)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln176 = store i8 %select_ln176_1, i8 %indvar_flatten143" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 47 'store' 'store_ln176' <Predicate = (!icmp_ln171)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 48 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 49 'load' 'k_load' <Predicate = (!or_ln173)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%icmp_ln178 = icmp_eq  i3 %j_load, i3 5" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 50 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.41ns)   --->   "%select_ln173 = select i1 %or_ln173, i5 0, i5 %k_load" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 51 'select' 'select_ln173' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%xor_ln173 = xor i1 %icmp_ln176, i1 1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 52 'xor' 'xor_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%or_ln173_1 = or i1 %icmp_ln173, i1 %xor_ln173" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 53 'or' 'or_ln173_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%and_ln171 = and i1 %xor_ln171, i1 %icmp_ln178" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 54 'and' 'and_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln173 = and i1 %and_ln171, i1 %or_ln173_1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 55 'and' 'and_ln173' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln176 = add i5 %select_ln173, i5 1" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 56 'add' 'add_ln176' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln174 = or i1 %and_ln173, i1 %and_ln171_1" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 57 'or' 'or_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln174_1 = or i1 %or_ln174, i1 %icmp_ln173" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 58 'or' 'or_ln174_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %or_ln174_1, i3 0, i3 %j_load" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 59 'select' 'select_ln174' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.41ns)   --->   "%select_ln176 = select i1 %and_ln173, i5 %add_ln176, i5 %select_ln173" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 60 'select' 'select_ln176' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i5 %select_ln176" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 61 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_158 = trunc i5 %select_ln176" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 62 'trunc' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (0.99ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 63 'mul' 'mul_ln178' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.67ns)   --->   "%add_ln178 = add i3 %select_ln174, i3 1" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 64 'add' 'add_ln178' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.67ns)   --->   "%icmp_ln178_1 = icmp_eq  i3 %add_ln178, i3 5" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 65 'icmp' 'icmp_ln178_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%icmp_ln176_1 = icmp_eq  i5 %select_ln176, i5 15" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 66 'icmp' 'icmp_ln176_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178_1, void %new.latch.for.body12.i403.split, void %last.iter.for.body12.i403.split" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 67 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln176_1, void %new.latch.for.inc23.i406, void %last.iter.for.inc23.i406" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 68 'br' 'br_ln178' <Predicate = (icmp_ln178_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln178 = br void %new.latch.for.body12.i403.split" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 69 'br' 'br_ln178' <Predicate = (icmp_ln178_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln176 = store i5 %select_ln176, i5 %k" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 70 'store' 'store_ln176' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln178 = store i3 %add_ln178, i3 %j" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 71 'store' 'store_ln178' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 72 [2/3] (0.99ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 72 'mul' 'mul_ln178' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.97>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 73 'load' 'y_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%n_load = load i6 %n" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 74 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.38ns)   --->   "%select_ln171 = select i1 %icmp_ln173, i6 0, i6 %y_load" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 75 'select' 'select_ln171' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln171_1 = add i6 %n_load, i6 1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 76 'add' 'add_ln171_1' <Predicate = (icmp_ln173)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.38ns)   --->   "%select_ln171_1 = select i1 %icmp_ln173, i6 %add_ln171_1, i6 %n_load" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 77 'select' 'select_ln171_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln173 = add i6 %select_ln171, i6 1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 78 'add' 'add_ln173' <Predicate = (and_ln171_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.38ns)   --->   "%select_ln173_1 = select i1 %and_ln171_1, i6 %add_ln173, i6 %select_ln171" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 79 'select' 'select_ln173_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln171_1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 80 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 81 'mul' 'mul_ln178' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i3 %select_ln174" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 82 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.78ns)   --->   "%add_ln179 = add i6 %select_ln173_1, i6 %zext_ln178_2" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 83 'add' 'add_ln179' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %add_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 84 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_1 = add i10 %zext_ln179, i10 %mul_ln178" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 85 'add' 'add_ln179_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln171 = store i6 %select_ln171_1, i6 %n" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 86 'store' 'store_ln171' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln173 = store i6 %select_ln173_1, i6 %y" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 87 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.62>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %empty, i6 0" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 88 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl48_cast = zext i11 %p_shl" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 89 'zext' 'p_shl48_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 90 'bitconcatenate' 'p_shl17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i5 %select_ln176" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 91 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl20 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_158, i2 0" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 92 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl50_cast = zext i6 %p_shl20" [Conv.cpp:176->CNN.cpp:47]   --->   Operation 93 'zext' 'p_shl50_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i3 %select_ln174" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 94 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_1 = add i10 %zext_ln179, i10 %mul_ln178" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 95 'add' 'add_ln179_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i10 %add_ln179_1" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 96 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.77ns)   --->   "%add_ln179_2 = add i9 %p_shl17, i9 %zext_ln176" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 97 'add' 'add_ln179_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i9 %add_ln179_2" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 98 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.79ns)   --->   "%add_ln179_5 = add i12 %zext_ln179_2, i12 %p_shl48_cast" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 99 'add' 'add_ln179_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i12 %add_ln179_5" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 100 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln179_6 = add i12 %zext_ln178_1, i12 2556" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 101 'add' 'add_ln179_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln179_7 = add i12 %add_ln179_6, i12 %p_shl50_cast" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 102 'add' 'add_ln179_7' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i12 %add_ln179_7" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 103 'zext' 'zext_ln179_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.80ns)   --->   "%add_ln179_3 = add i13 %zext_ln179_4, i13 %zext_ln179_3" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 104 'add' 'add_ln179_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln179_5 = zext i13 %add_ln179_3" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 105 'zext' 'zext_ln179_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%Weights_addr_89 = getelementptr i16 %Weights, i64 0, i64 %zext_ln179_5" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 106 'getelementptr' 'Weights_addr_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 107 'load' 'Weights_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%OutPadConv6_addr = getelementptr i16 %OutPadConv6, i64 0, i64 %zext_ln179_1" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 108 'getelementptr' 'OutPadConv6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (1.23ns)   --->   "%OutPadConv6_load = load i10 %OutPadConv6_addr" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 109 'load' 'OutPadConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>

State 7 <SV = 6> <Delay = 2.23>
ST_7 : Operation 110 [1/2] (1.23ns)   --->   "%Weights_load_89 = load i14 %Weights_addr_89" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 110 'load' 'Weights_load_89' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i16 %Weights_load_89" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 111 'sext' 'sext_ln179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (1.23ns)   --->   "%OutPadConv6_load = load i10 %OutPadConv6_addr" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 112 'load' 'OutPadConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln179_1 = sext i16 %OutPadConv6_load" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 113 'sext' 'sext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [3/3] (0.99ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 114 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.05>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i6 %select_ln171_1" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 115 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.82ns)   --->   "%arrayidx45_sum = add i13 %zext_ln171, i13 5116" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 116 'add' 'arrayidx45_sum' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%arrayidx45_sum_cast = zext i13 %arrayidx45_sum" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 117 'zext' 'arrayidx45_sum_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %arrayidx45_sum_cast" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 118 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 119 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 120 'bitconcatenate' 'p_shl18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl46_cast = zext i10 %p_shl18" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 121 'zext' 'p_shl46_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 122 'bitconcatenate' 'p_shl19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %p_shl19" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 123 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i6 %select_ln173_1" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 124 'zext' 'zext_ln173_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [2/3] (0.99ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 125 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 126 [1/1] (0.76ns)   --->   "%add_ln181_3 = add i9 %zext_ln173, i9 %zext_ln173_1" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 126 'add' 'add_ln181_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i9 %add_ln181_3" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 127 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.78ns)   --->   "%add_ln181_1 = add i11 %zext_ln181, i11 %p_shl46_cast" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 128 'add' 'add_ln181_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%s_load = load i16 %s" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 129 'load' 's_load' <Predicate = (!or_ln173)> <Delay = 0.00>
ST_9 : Operation 130 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 130 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 131 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 132 [1/1] (0.35ns)   --->   "%select_ln173_2 = select i1 %or_ln173, i16 0, i16 %s_load" [Conv.cpp:173->CNN.cpp:47]   --->   Operation 132 'select' 'select_ln173_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln173_2, i8 0" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 133 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_4 = add i24 %shl_ln6, i24 %mul_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 134 'add' 'add_ln179_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.09>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_str"   --->   Operation 135 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%conv_i_i13_i93_i382 = sext i16 %Weights_load" [Conv.cpp:171->CNN.cpp:47]   --->   Operation 137 'sext' 'conv_i_i13_i93_i382' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 138 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_4 = add i24 %shl_ln6, i24 %mul_ln179" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 139 'add' 'add_ln179_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%s_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln179_4, i32 8, i32 23" [Conv.cpp:179->CNN.cpp:47]   --->   Operation 140 'partselect' 's_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i16 %s_2" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 141 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.85ns)   --->   "%add_ln181 = add i17 %sext_ln181, i17 %conv_i_i13_i93_i382" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 142 'add' 'add_ln181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln181, i32 16" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 143 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i11 %add_ln181_1" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 144 'zext' 'zext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%OutConv6_addr = getelementptr i16 %OutConv6, i64 0, i64 %zext_ln181_1" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 145 'getelementptr' 'OutConv6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.85ns)   --->   "%add_ln181_2 = add i16 %Weights_load, i16 %s_2" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 146 'add' 'add_ln181_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.35ns)   --->   "%select_ln181 = select i1 %tmp, i16 0, i16 %add_ln181_2" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 147 'select' 'select_ln181' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln181 = store i16 %select_ln181, i11 %OutConv6_addr" [Conv.cpp:181->CNN.cpp:47]   --->   Operation 148 'store' 'store_ln181' <Predicate = (icmp_ln178_1 & icmp_ln176_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln178 = br void %new.latch.for.inc23.i406" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 149 'br' 'br_ln178' <Predicate = (icmp_ln178_1 & icmp_ln176_1)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln174 = store i16 %s_2, i16 %s" [Conv.cpp:174->CNN.cpp:47]   --->   Operation 150 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.body12.i403" [Conv.cpp:178->CNN.cpp:47]   --->   Operation 151 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OutPadConv6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OutConv6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                      (alloca           ) [ 01111111111]
j                      (alloca           ) [ 01110000000]
k                      (alloca           ) [ 01110000000]
indvar_flatten143      (alloca           ) [ 01100000000]
y                      (alloca           ) [ 01111100000]
indvar_flatten158      (alloca           ) [ 01100000000]
n                      (alloca           ) [ 01111100000]
indvar_flatten182      (alloca           ) [ 01100000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln171            (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln173            (store            ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
store_ln176            (store            ) [ 00000000000]
store_ln178            (store            ) [ 00000000000]
store_ln174            (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
indvar_flatten143_load (load             ) [ 00000000000]
indvar_flatten158_load (load             ) [ 00000000000]
indvar_flatten182_load (load             ) [ 00000000000]
icmp_ln171             (icmp             ) [ 01111111110]
add_ln171              (add              ) [ 00000000000]
br_ln171               (br               ) [ 00000000000]
icmp_ln173             (icmp             ) [ 01011100000]
xor_ln171              (xor              ) [ 01010000000]
icmp_ln176             (icmp             ) [ 01010000000]
and_ln171_1            (and              ) [ 01011100000]
or_ln173               (or               ) [ 01011111110]
add_ln176_1            (add              ) [ 00000000000]
select_ln176_1         (select           ) [ 00000000000]
add_ln173_1            (add              ) [ 00000000000]
select_ln173_3         (select           ) [ 00000000000]
store_ln171            (store            ) [ 00000000000]
store_ln173            (store            ) [ 00000000000]
store_ln176            (store            ) [ 00000000000]
j_load                 (load             ) [ 00000000000]
k_load                 (load             ) [ 00000000000]
icmp_ln178             (icmp             ) [ 00000000000]
select_ln173           (select           ) [ 00000000000]
xor_ln173              (xor              ) [ 00000000000]
or_ln173_1             (or               ) [ 00000000000]
and_ln171              (and              ) [ 00000000000]
and_ln173              (and              ) [ 00000000000]
add_ln176              (add              ) [ 00000000000]
or_ln174               (or               ) [ 00000000000]
or_ln174_1             (or               ) [ 00000000000]
select_ln174           (select           ) [ 01001110000]
select_ln176           (select           ) [ 01001110000]
zext_ln178             (zext             ) [ 01001100000]
empty_158              (trunc            ) [ 01001110000]
add_ln178              (add              ) [ 00000000000]
icmp_ln178_1           (icmp             ) [ 01011111111]
icmp_ln176_1           (icmp             ) [ 01001111111]
br_ln178               (br               ) [ 00000000000]
br_ln178               (br               ) [ 00000000000]
br_ln178               (br               ) [ 00000000000]
store_ln176            (store            ) [ 00000000000]
store_ln178            (store            ) [ 00000000000]
y_load                 (load             ) [ 00000000000]
n_load                 (load             ) [ 00000000000]
select_ln171           (select           ) [ 00000000000]
add_ln171_1            (add              ) [ 00000000000]
select_ln171_1         (select           ) [ 01000011100]
add_ln173              (add              ) [ 00000000000]
select_ln173_1         (select           ) [ 01000011100]
empty                  (trunc            ) [ 01000011100]
mul_ln178              (mul              ) [ 01000010000]
zext_ln178_2           (zext             ) [ 00000000000]
add_ln179              (add              ) [ 00000000000]
zext_ln179             (zext             ) [ 01000010000]
store_ln171            (store            ) [ 00000000000]
store_ln173            (store            ) [ 00000000000]
p_shl                  (bitconcatenate   ) [ 00000000000]
p_shl48_cast           (zext             ) [ 00000000000]
p_shl17                (bitconcatenate   ) [ 00000000000]
zext_ln176             (zext             ) [ 00000000000]
p_shl20                (bitconcatenate   ) [ 00000000000]
p_shl50_cast           (zext             ) [ 00000000000]
zext_ln178_1           (zext             ) [ 00000000000]
add_ln179_1            (add              ) [ 00000000000]
zext_ln179_1           (zext             ) [ 00000000000]
add_ln179_2            (add              ) [ 00000000000]
zext_ln179_2           (zext             ) [ 00000000000]
add_ln179_5            (add              ) [ 00000000000]
zext_ln179_3           (zext             ) [ 00000000000]
add_ln179_6            (add              ) [ 00000000000]
add_ln179_7            (add              ) [ 00000000000]
zext_ln179_4           (zext             ) [ 00000000000]
add_ln179_3            (add              ) [ 00000000000]
zext_ln179_5           (zext             ) [ 00000000000]
Weights_addr_89        (getelementptr    ) [ 01000001000]
OutPadConv6_addr       (getelementptr    ) [ 01000001000]
Weights_load_89        (load             ) [ 00000000000]
sext_ln179             (sext             ) [ 01000000110]
OutPadConv6_load       (load             ) [ 00000000000]
sext_ln179_1           (sext             ) [ 01000000110]
zext_ln171             (zext             ) [ 00000000000]
arrayidx45_sum         (add              ) [ 00000000000]
arrayidx45_sum_cast    (zext             ) [ 00000000000]
Weights_addr           (getelementptr    ) [ 01000000010]
p_shl18                (bitconcatenate   ) [ 00000000000]
p_shl46_cast           (zext             ) [ 00000000000]
p_shl19                (bitconcatenate   ) [ 00000000000]
zext_ln173             (zext             ) [ 00000000000]
zext_ln173_1           (zext             ) [ 00000000000]
add_ln181_3            (add              ) [ 00000000000]
zext_ln181             (zext             ) [ 00000000000]
add_ln181_1            (add              ) [ 01000000011]
s_load                 (load             ) [ 00000000000]
Weights_load           (load             ) [ 01000000001]
mul_ln179              (mul              ) [ 01000000001]
select_ln173_2         (select           ) [ 00000000000]
shl_ln6                (bitconcatenate   ) [ 01000000001]
specloopname_ln0       (specloopname     ) [ 00000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000]
conv_i_i13_i93_i382    (sext             ) [ 00000000000]
specpipeline_ln174     (specpipeline     ) [ 00000000000]
add_ln179_4            (add              ) [ 00000000000]
s_2                    (partselect       ) [ 00000000000]
sext_ln181             (sext             ) [ 00000000000]
add_ln181              (add              ) [ 00000000000]
tmp                    (bitselect        ) [ 00000000000]
zext_ln181_1           (zext             ) [ 00000000000]
OutConv6_addr          (getelementptr    ) [ 00000000000]
add_ln181_2            (add              ) [ 00000000000]
select_ln181           (select           ) [ 00000000000]
store_ln181            (store            ) [ 00000000000]
br_ln178               (br               ) [ 00000000000]
store_ln174            (store            ) [ 00000000000]
br_ln178               (br               ) [ 00000000000]
ret_ln0                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPadConv6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OutConv6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="s_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="k_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten143_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten143/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="y_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten158_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten158/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="n_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten182_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten182/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="Weights_addr_89_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="13" slack="0"/>
<pin id="136" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Weights_addr_89/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="14" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="16" slack="1"/>
<pin id="147" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Weights_load_89/6 Weights_load/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="OutPadConv6_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv6_addr/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutPadConv6_load/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Weights_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="13" slack="0"/>
<pin id="166" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Weights_addr/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="OutConv6_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv6_addr/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln181_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="17" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln171_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="13" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln173_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln176_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln178_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln174_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="indvar_flatten143_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten143_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten158_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="1"/>
<pin id="228" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten158_load/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="indvar_flatten182_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="17" slack="1"/>
<pin id="231" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten182_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln171_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="17" slack="0"/>
<pin id="234" dir="0" index="1" bw="17" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln171_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="17" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln173_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="13" slack="0"/>
<pin id="246" dir="0" index="1" bw="13" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln171_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln176_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="and_ln171_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="or_ln173_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln173/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln176_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln176_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln173_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="13" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln173_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="13" slack="0"/>
<pin id="297" dir="0" index="2" bw="13" slack="0"/>
<pin id="298" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173_3/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln171_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="17" slack="0"/>
<pin id="304" dir="0" index="1" bw="17" slack="1"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln173_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="0"/>
<pin id="309" dir="0" index="1" bw="13" slack="1"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln176_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="1"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="j_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="2"/>
<pin id="319" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="k_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="2"/>
<pin id="322" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln178_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln173_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln173_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln173_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln173_1/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln171_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="and_ln173_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln176_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_ln174_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="1"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="or_ln174_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="1"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln174_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="0" index="2" bw="3" slack="0"/>
<pin id="377" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln176_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln178_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="empty_158_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_158/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln178_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln178_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178_1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln176_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_1/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln176_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="2"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln178_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="0" index="1" bw="3" slack="2"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="y_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="4"/>
<pin id="427" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="n_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="4"/>
<pin id="430" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln171_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="3"/>
<pin id="433" dir="0" index="1" bw="6" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln171/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln171_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171_1/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln171_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="3"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln171_1/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln173_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln173_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="3"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173_1/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="empty_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln178_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="2"/>
<pin id="470" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_2/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln179_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="0" index="1" bw="3" slack="0"/>
<pin id="474" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln179_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln171_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="6" slack="4"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln173_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="6" slack="4"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_shl_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="1"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_shl48_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl48_cast/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_shl17_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="1"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln176_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="3"/>
<pin id="511" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_shl20_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="3"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl20/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_shl50_cast_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl50_cast/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln178_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="3"/>
<pin id="525" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln179_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln179_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_2/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln179_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln179_5_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="9" slack="0"/>
<pin id="542" dir="0" index="1" bw="11" slack="0"/>
<pin id="543" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_5/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln179_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="12" slack="0"/>
<pin id="548" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_3/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln179_6_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="12" slack="0"/>
<pin id="553" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_6/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln179_7_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="0"/>
<pin id="558" dir="0" index="1" bw="6" slack="0"/>
<pin id="559" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_7/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln179_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="0"/>
<pin id="564" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_4/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln179_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="0"/>
<pin id="568" dir="0" index="1" bw="12" slack="0"/>
<pin id="569" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_3/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln179_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="13" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_5/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln179_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln179/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln179_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln179_1/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln171_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="3"/>
<pin id="587" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="arrayidx45_sum_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="0"/>
<pin id="590" dir="0" index="1" bw="13" slack="0"/>
<pin id="591" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx45_sum/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="arrayidx45_sum_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="13" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx45_sum_cast/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_shl18_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="10" slack="0"/>
<pin id="601" dir="0" index="1" bw="5" slack="3"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_shl46_cast_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="10" slack="0"/>
<pin id="608" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl46_cast/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_shl19_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="3"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl19/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln173_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln173_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="3"/>
<pin id="623" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_1/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln181_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="6" slack="0"/>
<pin id="627" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_3/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln181_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="0"/>
<pin id="632" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln181_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="10" slack="0"/>
<pin id="637" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_1/8 "/>
</bind>
</comp>

<comp id="640" class="1004" name="s_load_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="8"/>
<pin id="642" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="select_ln173_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="7"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="0" index="2" bw="16" slack="0"/>
<pin id="647" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173_2/9 "/>
</bind>
</comp>

<comp id="650" class="1004" name="shl_ln6_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="24" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="conv_i_i13_i93_i382_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="1"/>
<pin id="660" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i13_i93_i382/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="s_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="0" index="1" bw="24" slack="0"/>
<pin id="664" dir="0" index="2" bw="5" slack="0"/>
<pin id="665" dir="0" index="3" bw="6" slack="0"/>
<pin id="666" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="s_2/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sext_ln181_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="0"/>
<pin id="672" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln181_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="0"/>
<pin id="677" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="17" slack="0"/>
<pin id="683" dir="0" index="2" bw="6" slack="0"/>
<pin id="684" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln181_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="11" slack="2"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_1/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln181_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="1"/>
<pin id="694" dir="0" index="1" bw="16" slack="0"/>
<pin id="695" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_2/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln181_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="16" slack="0"/>
<pin id="700" dir="0" index="2" bw="16" slack="0"/>
<pin id="701" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln181/10 "/>
</bind>
</comp>

<comp id="706" class="1004" name="store_ln174_store_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="0"/>
<pin id="708" dir="0" index="1" bw="16" slack="9"/>
<pin id="709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/10 "/>
</bind>
</comp>

<comp id="711" class="1007" name="grp_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="0" index="1" bw="6" slack="0"/>
<pin id="714" dir="0" index="2" bw="6" slack="0"/>
<pin id="715" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln178/3 add_ln179_1/5 "/>
</bind>
</comp>

<comp id="720" class="1007" name="grp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="0" index="1" bw="16" slack="0"/>
<pin id="723" dir="0" index="2" bw="24" slack="0"/>
<pin id="724" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln179/7 add_ln179_4/9 "/>
</bind>
</comp>

<comp id="729" class="1005" name="s_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="0"/>
<pin id="731" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="736" class="1005" name="j_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="0"/>
<pin id="738" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="743" class="1005" name="k_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="0"/>
<pin id="745" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="750" class="1005" name="indvar_flatten143_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten143 "/>
</bind>
</comp>

<comp id="757" class="1005" name="y_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="6" slack="0"/>
<pin id="759" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="764" class="1005" name="indvar_flatten158_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="13" slack="0"/>
<pin id="766" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten158 "/>
</bind>
</comp>

<comp id="771" class="1005" name="n_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="0"/>
<pin id="773" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="778" class="1005" name="indvar_flatten182_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="17" slack="0"/>
<pin id="780" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten182 "/>
</bind>
</comp>

<comp id="785" class="1005" name="icmp_ln171_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="7"/>
<pin id="787" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="789" class="1005" name="icmp_ln173_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln173 "/>
</bind>
</comp>

<comp id="797" class="1005" name="xor_ln171_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln171 "/>
</bind>
</comp>

<comp id="802" class="1005" name="icmp_ln176_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="807" class="1005" name="and_ln171_1_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln171_1 "/>
</bind>
</comp>

<comp id="813" class="1005" name="or_ln173_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln173 "/>
</bind>
</comp>

<comp id="819" class="1005" name="select_ln174_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="3" slack="2"/>
<pin id="821" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln174 "/>
</bind>
</comp>

<comp id="825" class="1005" name="select_ln176_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="3"/>
<pin id="827" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln176 "/>
</bind>
</comp>

<comp id="830" class="1005" name="zext_ln178_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="1"/>
<pin id="832" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178 "/>
</bind>
</comp>

<comp id="835" class="1005" name="empty_158_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="4" slack="3"/>
<pin id="837" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="empty_158 "/>
</bind>
</comp>

<comp id="840" class="1005" name="icmp_ln178_1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="7"/>
<pin id="842" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="icmp_ln176_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="7"/>
<pin id="846" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln176_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="select_ln171_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="6" slack="3"/>
<pin id="850" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="select_ln171_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="select_ln173_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="6" slack="3"/>
<pin id="855" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="select_ln173_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="empty_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="1"/>
<pin id="860" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="866" class="1005" name="zext_ln179_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="10" slack="1"/>
<pin id="868" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179 "/>
</bind>
</comp>

<comp id="871" class="1005" name="Weights_addr_89_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="14" slack="1"/>
<pin id="873" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Weights_addr_89 "/>
</bind>
</comp>

<comp id="876" class="1005" name="OutPadConv6_addr_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="10" slack="1"/>
<pin id="878" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OutPadConv6_addr "/>
</bind>
</comp>

<comp id="881" class="1005" name="sext_ln179_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="24" slack="1"/>
<pin id="883" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln179 "/>
</bind>
</comp>

<comp id="886" class="1005" name="sext_ln179_1_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="24" slack="1"/>
<pin id="888" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln179_1 "/>
</bind>
</comp>

<comp id="891" class="1005" name="Weights_addr_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="14" slack="1"/>
<pin id="893" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Weights_addr "/>
</bind>
</comp>

<comp id="896" class="1005" name="add_ln181_1_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="11" slack="2"/>
<pin id="898" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln181_1 "/>
</bind>
</comp>

<comp id="901" class="1005" name="Weights_load_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Weights_load "/>
</bind>
</comp>

<comp id="907" class="1005" name="shl_ln6_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="24" slack="1"/>
<pin id="909" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="70" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="132" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="70" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="70" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="229" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="226" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="223" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="40" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="250" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="244" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="223" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="268" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="226" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="244" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="288" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="238" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="294" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="280" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="320" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="323" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="341" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="329" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="48" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="351" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="28" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="317" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="351" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="357" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="329" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="381" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="373" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="381" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="381" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="397" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="436"><net_src comp="20" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="425" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="428" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="428" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="431" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="56" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="431" pin="3"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="444" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="457" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="444" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="457" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="58" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="20" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="501"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="60" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="62" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="66" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="522"><net_src comp="512" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="534"><net_src comp="502" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="509" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="498" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="523" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="68" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="519" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="546" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="580"><net_src comp="139" pin="7"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="156" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="72" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="604"><net_src comp="74" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="26" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="609"><net_src comp="599" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="76" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="28" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="620"><net_src comp="610" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="628"><net_src comp="617" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="606" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="648"><net_src comp="30" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="655"><net_src comp="78" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="643" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="24" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="667"><net_src comp="90" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="92" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="669"><net_src comp="94" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="673"><net_src comp="661" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="658" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="96" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="98" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="696"><net_src comp="661" pin="4"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="680" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="30" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="697" pin=2"/></net>

<net id="705"><net_src comp="697" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="710"><net_src comp="661" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="716"><net_src comp="389" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="50" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="477" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="719"><net_src comp="711" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="725"><net_src comp="581" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="577" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="650" pin="3"/><net_sink comp="720" pin=2"/></net>

<net id="728"><net_src comp="720" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="732"><net_src comp="100" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="739"><net_src comp="104" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="746"><net_src comp="108" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="753"><net_src comp="112" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="760"><net_src comp="116" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="767"><net_src comp="120" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="774"><net_src comp="124" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="781"><net_src comp="128" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="788"><net_src comp="232" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="244" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="800"><net_src comp="250" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="805"><net_src comp="256" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="810"><net_src comp="262" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="816"><net_src comp="268" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="822"><net_src comp="373" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="828"><net_src comp="381" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="833"><net_src comp="389" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="838"><net_src comp="393" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="843"><net_src comp="403" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="409" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="444" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="856"><net_src comp="457" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="861"><net_src comp="464" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="865"><net_src comp="858" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="869"><net_src comp="477" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="874"><net_src comp="132" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="879"><net_src comp="149" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="884"><net_src comp="577" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="889"><net_src comp="581" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="894"><net_src comp="162" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="899"><net_src comp="634" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="904"><net_src comp="139" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="910"><net_src comp="650" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="720" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Weights | {}
	Port: OutConv6 | {10 }
 - Input state : 
	Port: CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 : Weights | {6 7 8 9 }
	Port: CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 : OutPadConv6 | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln171 : 1
		store_ln0 : 1
		store_ln173 : 1
		store_ln0 : 1
		store_ln176 : 1
		store_ln178 : 1
		store_ln174 : 1
	State 2
		icmp_ln171 : 1
		add_ln171 : 1
		br_ln171 : 2
		icmp_ln173 : 1
		xor_ln171 : 2
		icmp_ln176 : 1
		and_ln171_1 : 2
		or_ln173 : 2
		add_ln176_1 : 1
		select_ln176_1 : 2
		add_ln173_1 : 1
		select_ln173_3 : 2
		store_ln171 : 2
		store_ln173 : 3
		store_ln176 : 3
	State 3
		icmp_ln178 : 1
		select_ln173 : 1
		and_ln171 : 2
		and_ln173 : 2
		add_ln176 : 2
		or_ln174 : 2
		or_ln174_1 : 2
		select_ln174 : 2
		select_ln176 : 2
		zext_ln178 : 3
		empty_158 : 3
		mul_ln178 : 4
		add_ln178 : 3
		icmp_ln178_1 : 4
		icmp_ln176_1 : 3
		br_ln178 : 5
		br_ln178 : 4
		store_ln176 : 3
		store_ln178 : 4
	State 4
	State 5
		select_ln171 : 1
		add_ln171_1 : 1
		select_ln171_1 : 2
		add_ln173 : 2
		select_ln173_1 : 3
		empty : 3
		add_ln179 : 4
		zext_ln179 : 5
		add_ln179_1 : 6
		store_ln171 : 3
		store_ln173 : 4
	State 6
		p_shl48_cast : 1
		p_shl50_cast : 1
		zext_ln179_1 : 1
		add_ln179_2 : 1
		zext_ln179_2 : 2
		add_ln179_5 : 3
		zext_ln179_3 : 4
		add_ln179_6 : 1
		add_ln179_7 : 2
		zext_ln179_4 : 3
		add_ln179_3 : 5
		zext_ln179_5 : 6
		Weights_addr_89 : 7
		Weights_load_89 : 8
		OutPadConv6_addr : 2
		OutPadConv6_load : 3
	State 7
		sext_ln179 : 1
		sext_ln179_1 : 1
		mul_ln179 : 2
	State 8
		arrayidx45_sum : 1
		arrayidx45_sum_cast : 2
		Weights_addr : 3
		Weights_load : 4
		p_shl46_cast : 1
		zext_ln173 : 1
		add_ln181_3 : 2
		zext_ln181 : 3
		add_ln181_1 : 4
	State 9
		select_ln173_2 : 1
		shl_ln6 : 2
		add_ln179_4 : 3
	State 10
		s_2 : 1
		sext_ln181 : 2
		add_ln181 : 3
		tmp : 4
		OutConv6_addr : 1
		add_ln181_2 : 2
		select_ln181 : 5
		store_ln181 : 6
		store_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln171_fu_238      |    0    |    0    |    24   |
|          |     add_ln176_1_fu_274     |    0    |    0    |    15   |
|          |     add_ln173_1_fu_288     |    0    |    0    |    20   |
|          |      add_ln176_fu_357      |    0    |    0    |    12   |
|          |      add_ln178_fu_397      |    0    |    0    |    10   |
|          |     add_ln171_1_fu_438     |    0    |    0    |    13   |
|          |      add_ln173_fu_451      |    0    |    0    |    13   |
|          |      add_ln179_fu_471      |    0    |    0    |    13   |
|    add   |     add_ln179_2_fu_530     |    0    |    0    |    16   |
|          |     add_ln179_5_fu_540     |    0    |    0    |    18   |
|          |     add_ln179_6_fu_550     |    0    |    0    |    17   |
|          |     add_ln179_7_fu_556     |    0    |    0    |    17   |
|          |     add_ln179_3_fu_566     |    0    |    0    |    19   |
|          |    arrayidx45_sum_fu_588   |    0    |    0    |    20   |
|          |     add_ln181_3_fu_624     |    0    |    0    |    15   |
|          |     add_ln181_1_fu_634     |    0    |    0    |    17   |
|          |      add_ln181_fu_674      |    0    |    0    |    23   |
|          |     add_ln181_2_fu_692     |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln171_fu_232     |    0    |    0    |    24   |
|          |      icmp_ln173_fu_244     |    0    |    0    |    20   |
|   icmp   |      icmp_ln176_fu_256     |    0    |    0    |    15   |
|          |      icmp_ln178_fu_323     |    0    |    0    |    10   |
|          |     icmp_ln178_1_fu_403    |    0    |    0    |    10   |
|          |     icmp_ln176_1_fu_409    |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |    select_ln176_1_fu_280   |    0    |    0    |    8    |
|          |    select_ln173_3_fu_294   |    0    |    0    |    12   |
|          |     select_ln173_fu_329    |    0    |    0    |    5    |
|          |     select_ln174_fu_373    |    0    |    0    |    3    |
|  select  |     select_ln176_fu_381    |    0    |    0    |    5    |
|          |     select_ln171_fu_431    |    0    |    0    |    6    |
|          |    select_ln171_1_fu_444   |    0    |    0    |    6    |
|          |    select_ln173_1_fu_457   |    0    |    0    |    6    |
|          |    select_ln173_2_fu_643   |    0    |    0    |    16   |
|          |     select_ln181_fu_697    |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln173_fu_268      |    0    |    0    |    2    |
|    or    |      or_ln173_1_fu_341     |    0    |    0    |    2    |
|          |       or_ln174_fu_363      |    0    |    0    |    2    |
|          |      or_ln174_1_fu_368     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |     and_ln171_1_fu_262     |    0    |    0    |    2    |
|    and   |      and_ln171_fu_346      |    0    |    0    |    2    |
|          |      and_ln173_fu_351      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |      xor_ln171_fu_250      |    0    |    0    |    2    |
|          |      xor_ln173_fu_336      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_711         |    1    |    0    |    0    |
|          |         grp_fu_720         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln178_fu_389     |    0    |    0    |    0    |
|          |     zext_ln178_2_fu_468    |    0    |    0    |    0    |
|          |      zext_ln179_fu_477     |    0    |    0    |    0    |
|          |     p_shl48_cast_fu_498    |    0    |    0    |    0    |
|          |      zext_ln176_fu_509     |    0    |    0    |    0    |
|          |     p_shl50_cast_fu_519    |    0    |    0    |    0    |
|          |     zext_ln178_1_fu_523    |    0    |    0    |    0    |
|          |     zext_ln179_1_fu_526    |    0    |    0    |    0    |
|          |     zext_ln179_2_fu_536    |    0    |    0    |    0    |
|   zext   |     zext_ln179_3_fu_546    |    0    |    0    |    0    |
|          |     zext_ln179_4_fu_562    |    0    |    0    |    0    |
|          |     zext_ln179_5_fu_572    |    0    |    0    |    0    |
|          |      zext_ln171_fu_585     |    0    |    0    |    0    |
|          | arrayidx45_sum_cast_fu_594 |    0    |    0    |    0    |
|          |     p_shl46_cast_fu_606    |    0    |    0    |    0    |
|          |      zext_ln173_fu_617     |    0    |    0    |    0    |
|          |     zext_ln173_1_fu_621    |    0    |    0    |    0    |
|          |      zext_ln181_fu_630     |    0    |    0    |    0    |
|          |     zext_ln181_1_fu_688    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      empty_158_fu_393      |    0    |    0    |    0    |
|          |        empty_fu_464        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        p_shl_fu_491        |    0    |    0    |    0    |
|          |       p_shl17_fu_502       |    0    |    0    |    0    |
|bitconcatenate|       p_shl20_fu_512       |    0    |    0    |    0    |
|          |       p_shl18_fu_599       |    0    |    0    |    0    |
|          |       p_shl19_fu_610       |    0    |    0    |    0    |
|          |       shl_ln6_fu_650       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln179_fu_577     |    0    |    0    |    0    |
|   sext   |     sext_ln179_1_fu_581    |    0    |    0    |    0    |
|          | conv_i_i13_i93_i382_fu_658 |    0    |    0    |    0    |
|          |      sext_ln181_fu_670     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         s_2_fu_661         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|         tmp_fu_680         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |    0    |   497   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| OutPadConv6_addr_reg_876|   10   |
| Weights_addr_89_reg_871 |   14   |
|   Weights_addr_reg_891  |   14   |
|   Weights_load_reg_901  |   16   |
|   add_ln181_1_reg_896   |   11   |
|   and_ln171_1_reg_807   |    1   |
|    empty_158_reg_835    |    4   |
|      empty_reg_858      |    5   |
|    icmp_ln171_reg_785   |    1   |
|    icmp_ln173_reg_789   |    1   |
|   icmp_ln176_1_reg_844  |    1   |
|    icmp_ln176_reg_802   |    1   |
|   icmp_ln178_1_reg_840  |    1   |
|indvar_flatten143_reg_750|    8   |
|indvar_flatten158_reg_764|   13   |
|indvar_flatten182_reg_778|   17   |
|        j_reg_736        |    3   |
|        k_reg_743        |    5   |
|        n_reg_771        |    6   |
|     or_ln173_reg_813    |    1   |
|        s_reg_729        |   16   |
|  select_ln171_1_reg_848 |    6   |
|  select_ln173_1_reg_853 |    6   |
|   select_ln174_reg_819  |    3   |
|   select_ln176_reg_825  |    5   |
|   sext_ln179_1_reg_886  |   24   |
|    sext_ln179_reg_881   |   24   |
|     shl_ln6_reg_907     |   24   |
|    xor_ln171_reg_797    |    1   |
|        y_reg_757        |    6   |
|    zext_ln178_reg_830   |   10   |
|    zext_ln179_reg_866   |   10   |
+-------------------------+--------+
|          Total          |   268  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_139 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_156 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_711    |  p0  |   3  |   5  |   15   ||    14   |
|     grp_fu_720    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_720    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   143  ||   2.66  ||    64   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   497  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   64   |
|  Register |    -   |    -   |   268  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   268  |   561  |
+-----------+--------+--------+--------+--------+
