// Seed: 261110448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    output tri1 id_2,
    input  wand id_3,
    output tri0 id_4,
    input  tri0 id_5
);
  assign id_2 = id_3;
  specify
    (id_7 => id_8) = 1;
    (id_9 => id_10) = 1;
  endspecify
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_7
  );
endmodule
