Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 19 13:38:02 2023
| Host         : LAPTOP-R672LTNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     179         
LUTAR-1    Warning           LUT drives async reset alert    12          
TIMING-20  Warning           Non-clocked latch               6           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (191)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (483)
5. checking no_input_delay (10)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (191)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: btn (HIGH)

 There are 179 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (483)
--------------------------------------------------
 There are 483 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  490          inf        0.000                      0                  490           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           490 Endpoints
Min Delay           490 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/seg/seg_an_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.378ns  (logic 4.277ns (51.054%)  route 4.101ns (48.946%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE                         0.000     0.000 r  pdu/seg/seg_an_reg[0]/C
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdu/seg/seg_an_reg[0]/Q
                         net (fo=14, routed)          1.649     2.105    sreg/hexplay_an_OBUF[0]
    SLICE_X3Y131         LUT6 (Prop_lut6_I4_O)        0.124     2.229 r  sreg/hexplay_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.635     2.864    sreg/hexplay_data_OBUF[0]_inst_i_3_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I5_O)        0.124     2.988 r  sreg/hexplay_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.817     4.805    hexplay_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573     8.378 r  hexplay_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.378    hexplay_data[0]
    A14                                                               r  hexplay_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/seg/seg_an_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 4.507ns (53.891%)  route 3.857ns (46.109%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE                         0.000     0.000 r  pdu/seg/seg_an_reg[0]/C
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdu/seg/seg_an_reg[0]/Q
                         net (fo=14, routed)          1.363     1.819    pdu/seg/seg_an_reg[0]_0
    SLICE_X1Y133         LUT3 (Prop_lut3_I2_O)        0.152     1.971 r  pdu/seg/hexplay_data_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.831     2.802    sreg/hexplay_data[0]_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I2_O)        0.332     3.134 r  sreg/hexplay_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.797    hexplay_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.567     8.364 r  hexplay_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.364    hexplay_data[3]
    A15                                                               r  hexplay_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/seg/seg_an_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.279ns  (logic 4.508ns (54.454%)  route 3.771ns (45.546%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE                         0.000     0.000 r  pdu/seg/seg_an_reg[0]/C
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pdu/seg/seg_an_reg[0]/Q
                         net (fo=14, routed)          1.363     1.819    pdu/seg/seg_an_reg[0]_0
    SLICE_X1Y133         LUT3 (Prop_lut3_I2_O)        0.152     1.971 r  pdu/seg/hexplay_data_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.746     2.717    sreg/hexplay_data[0]_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I2_O)        0.332     3.049 r  sreg/hexplay_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.662     4.711    hexplay_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.568     8.279 r  hexplay_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.279    hexplay_data[2]
    A16                                                               r  hexplay_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sreg/dout_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 3.392ns (41.818%)  route 4.719ns (58.182%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sw_IBUF[6]_inst/O
                         net (fo=12, routed)          2.396     3.871    pdu/my_ded/sw_IBUF[6]
    SLICE_X0Y125         LUT6 (Prop_lut6_I5_O)        0.124     3.995 r  pdu/my_ded/dout[3]_i_31/O
                         net (fo=1, routed)           0.656     4.651    pdu/my_ded/dout[3]_i_31_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  pdu/my_ded/dout[3]_i_16/O
                         net (fo=1, routed)           0.789     5.565    pdu/my_ded/dout[3]_i_16_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     5.689 r  pdu/my_ded/dout[3]_i_4/O
                         net (fo=2, routed)           0.877     6.566    pdu/my_ded/dout[3]_i_4_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.086 r  pdu/my_ded/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    pdu/my_ded/dout_reg[3]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.203 r  pdu/my_ded/dout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    pdu/my_ded/dout_reg[7]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  pdu/my_ded/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    pdu/my_ded/dout_reg[11]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  pdu/my_ded/dout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    pdu/my_ded/dout_reg[15]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  pdu/my_ded/dout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    pdu/my_ded/dout_reg[19]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  pdu/my_ded/dout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    pdu/my_ded/dout_reg[23]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.788 r  pdu/my_ded/dout_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    pdu/my_ded/dout_reg[27]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.111 r  pdu/my_ded/dout_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.111    sreg/D[29]
    SLICE_X2Y134         FDRE                                         r  sreg/dout_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sreg/dout_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.103ns  (logic 3.384ns (41.761%)  route 4.719ns (58.239%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sw_IBUF[6]_inst/O
                         net (fo=12, routed)          2.396     3.871    pdu/my_ded/sw_IBUF[6]
    SLICE_X0Y125         LUT6 (Prop_lut6_I5_O)        0.124     3.995 r  pdu/my_ded/dout[3]_i_31/O
                         net (fo=1, routed)           0.656     4.651    pdu/my_ded/dout[3]_i_31_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  pdu/my_ded/dout[3]_i_16/O
                         net (fo=1, routed)           0.789     5.565    pdu/my_ded/dout[3]_i_16_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     5.689 r  pdu/my_ded/dout[3]_i_4/O
                         net (fo=2, routed)           0.877     6.566    pdu/my_ded/dout[3]_i_4_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.086 r  pdu/my_ded/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    pdu/my_ded/dout_reg[3]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.203 r  pdu/my_ded/dout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    pdu/my_ded/dout_reg[7]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  pdu/my_ded/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    pdu/my_ded/dout_reg[11]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  pdu/my_ded/dout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    pdu/my_ded/dout_reg[15]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  pdu/my_ded/dout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    pdu/my_ded/dout_reg[19]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  pdu/my_ded/dout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    pdu/my_ded/dout_reg[23]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.788 r  pdu/my_ded/dout_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    pdu/my_ded/dout_reg[27]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.103 r  pdu/my_ded/dout_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.103    sreg/D[31]
    SLICE_X2Y134         FDRE                                         r  sreg/dout_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sreg/dout_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 3.308ns (41.209%)  route 4.719ns (58.791%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sw_IBUF[6]_inst/O
                         net (fo=12, routed)          2.396     3.871    pdu/my_ded/sw_IBUF[6]
    SLICE_X0Y125         LUT6 (Prop_lut6_I5_O)        0.124     3.995 r  pdu/my_ded/dout[3]_i_31/O
                         net (fo=1, routed)           0.656     4.651    pdu/my_ded/dout[3]_i_31_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  pdu/my_ded/dout[3]_i_16/O
                         net (fo=1, routed)           0.789     5.565    pdu/my_ded/dout[3]_i_16_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     5.689 r  pdu/my_ded/dout[3]_i_4/O
                         net (fo=2, routed)           0.877     6.566    pdu/my_ded/dout[3]_i_4_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.086 r  pdu/my_ded/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    pdu/my_ded/dout_reg[3]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.203 r  pdu/my_ded/dout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    pdu/my_ded/dout_reg[7]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  pdu/my_ded/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    pdu/my_ded/dout_reg[11]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  pdu/my_ded/dout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    pdu/my_ded/dout_reg[15]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  pdu/my_ded/dout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    pdu/my_ded/dout_reg[19]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  pdu/my_ded/dout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    pdu/my_ded/dout_reg[23]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.788 r  pdu/my_ded/dout_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    pdu/my_ded/dout_reg[27]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.027 r  pdu/my_ded/dout_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.027    sreg/D[30]
    SLICE_X2Y134         FDRE                                         r  sreg/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sreg/dout_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.007ns  (logic 3.288ns (41.062%)  route 4.719ns (58.938%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sw_IBUF[6]_inst/O
                         net (fo=12, routed)          2.396     3.871    pdu/my_ded/sw_IBUF[6]
    SLICE_X0Y125         LUT6 (Prop_lut6_I5_O)        0.124     3.995 r  pdu/my_ded/dout[3]_i_31/O
                         net (fo=1, routed)           0.656     4.651    pdu/my_ded/dout[3]_i_31_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  pdu/my_ded/dout[3]_i_16/O
                         net (fo=1, routed)           0.789     5.565    pdu/my_ded/dout[3]_i_16_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     5.689 r  pdu/my_ded/dout[3]_i_4/O
                         net (fo=2, routed)           0.877     6.566    pdu/my_ded/dout[3]_i_4_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.086 r  pdu/my_ded/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    pdu/my_ded/dout_reg[3]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.203 r  pdu/my_ded/dout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    pdu/my_ded/dout_reg[7]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  pdu/my_ded/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    pdu/my_ded/dout_reg[11]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  pdu/my_ded/dout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    pdu/my_ded/dout_reg[15]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  pdu/my_ded/dout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    pdu/my_ded/dout_reg[19]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  pdu/my_ded/dout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    pdu/my_ded/dout_reg[23]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.788 r  pdu/my_ded/dout_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    pdu/my_ded/dout_reg[27]_i_1_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.007 r  pdu/my_ded/dout_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.007    sreg/D[28]
    SLICE_X2Y134         FDRE                                         r  sreg/dout_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sreg/dout_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.994ns  (logic 3.275ns (40.967%)  route 4.719ns (59.033%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sw_IBUF[6]_inst/O
                         net (fo=12, routed)          2.396     3.871    pdu/my_ded/sw_IBUF[6]
    SLICE_X0Y125         LUT6 (Prop_lut6_I5_O)        0.124     3.995 r  pdu/my_ded/dout[3]_i_31/O
                         net (fo=1, routed)           0.656     4.651    pdu/my_ded/dout[3]_i_31_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  pdu/my_ded/dout[3]_i_16/O
                         net (fo=1, routed)           0.789     5.565    pdu/my_ded/dout[3]_i_16_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     5.689 r  pdu/my_ded/dout[3]_i_4/O
                         net (fo=2, routed)           0.877     6.566    pdu/my_ded/dout[3]_i_4_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.086 r  pdu/my_ded/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    pdu/my_ded/dout_reg[3]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.203 r  pdu/my_ded/dout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    pdu/my_ded/dout_reg[7]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  pdu/my_ded/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    pdu/my_ded/dout_reg[11]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  pdu/my_ded/dout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    pdu/my_ded/dout_reg[15]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  pdu/my_ded/dout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    pdu/my_ded/dout_reg[19]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  pdu/my_ded/dout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    pdu/my_ded/dout_reg[23]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.994 r  pdu/my_ded/dout_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.994    sreg/D[25]
    SLICE_X2Y133         FDRE                                         r  sreg/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sreg/dout_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.986ns  (logic 3.267ns (40.907%)  route 4.719ns (59.093%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sw_IBUF[6]_inst/O
                         net (fo=12, routed)          2.396     3.871    pdu/my_ded/sw_IBUF[6]
    SLICE_X0Y125         LUT6 (Prop_lut6_I5_O)        0.124     3.995 r  pdu/my_ded/dout[3]_i_31/O
                         net (fo=1, routed)           0.656     4.651    pdu/my_ded/dout[3]_i_31_n_0
    SLICE_X1Y125         LUT6 (Prop_lut6_I4_O)        0.124     4.775 r  pdu/my_ded/dout[3]_i_16/O
                         net (fo=1, routed)           0.789     5.565    pdu/my_ded/dout[3]_i_16_n_0
    SLICE_X3Y125         LUT6 (Prop_lut6_I0_O)        0.124     5.689 r  pdu/my_ded/dout[3]_i_4/O
                         net (fo=2, routed)           0.877     6.566    pdu/my_ded/dout[3]_i_4_n_0
    SLICE_X2Y127         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.086 r  pdu/my_ded/dout_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.086    pdu/my_ded/dout_reg[3]_i_1_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.203 r  pdu/my_ded/dout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    pdu/my_ded/dout_reg[7]_i_1_n_0
    SLICE_X2Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  pdu/my_ded/dout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.320    pdu/my_ded/dout_reg[11]_i_1_n_0
    SLICE_X2Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.437 r  pdu/my_ded/dout_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    pdu/my_ded/dout_reg[15]_i_1_n_0
    SLICE_X2Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  pdu/my_ded/dout_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    pdu/my_ded/dout_reg[19]_i_1_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  pdu/my_ded/dout_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    pdu/my_ded/dout_reg[23]_i_1_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.986 r  pdu/my_ded/dout_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.986    sreg/D[27]
    SLICE_X2Y133         FDRE                                         r  sreg/dout_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/seg/seg_an_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 4.412ns (55.252%)  route 3.573ns (44.748%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE                         0.000     0.000 r  pdu/seg/seg_an_reg[2]/C
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  pdu/seg/seg_an_reg[2]/Q
                         net (fo=12, routed)          0.907     1.326    sreg/hexplay_an_OBUF[2]
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.299     1.625 r  sreg/hexplay_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.995     2.619    sreg/hexplay_data_OBUF[1]_inst_i_2_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I4_O)        0.124     2.743 r  sreg/hexplay_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.415    hexplay_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.570     7.985 r  hexplay_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.985    hexplay_data[1]
    A13                                                               r  hexplay_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/rcv/din_reg_3_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/rcv/din_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE                         0.000     0.000 r  pdu/rcv/din_reg_3_reg/C
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/rcv/din_reg_3_reg/Q
                         net (fo=1, routed)           0.110     0.251    pdu/rcv/din_reg_3
    SLICE_X5Y129         FDCE                                         r  pdu/rcv/din_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/rcv/din_reg_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/rcv/din_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE                         0.000     0.000 r  pdu/rcv/din_reg_1_reg/C
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/rcv/din_reg_1_reg/Q
                         net (fo=1, routed)           0.116     0.257    pdu/rcv/din_reg_1
    SLICE_X7Y127         FDCE                                         r  pdu/rcv/din_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_ded/sw_1_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            pdu/my_ded/sw_2_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE                         0.000     0.000 r  pdu/my_ded/sw_1_reg[2]_P/C
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  pdu/my_ded/sw_1_reg[2]_P/Q
                         net (fo=1, routed)           0.087     0.228    pdu/my_ded/sw_1_reg[2]_P_n_0
    SLICE_X1Y124         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  pdu/my_ded/sw_2[2]_C_i_1/O
                         net (fo=2, routed)           0.000     0.273    pdu/my_ded/sw_1[2]
    SLICE_X1Y124         FDCE                                         r  pdu/my_ded/sw_2_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_ded/sw_1_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/my_ded/sw_2_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE                         0.000     0.000 r  pdu/my_ded/sw_1_reg[3]_C/C
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pdu/my_ded/sw_1_reg[3]_C/Q
                         net (fo=1, routed)           0.087     0.228    pdu/my_ded/sw_1_reg[3]_C_n_0
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  pdu/my_ded/sw_2[3]_C_i_1/O
                         net (fo=2, routed)           0.000     0.273    pdu/my_ded/sw_1[3]
    SLICE_X1Y123         FDPE                                         r  pdu/my_ded/sw_2_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/decoder/FSM_onehot_current_state_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/decoder/FSM_onehot_current_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.164ns (60.064%)  route 0.109ns (39.936%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDCE                         0.000     0.000 r  pdu/decoder/FSM_onehot_current_state_reg[9]/C
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pdu/decoder/FSM_onehot_current_state_reg[9]/Q
                         net (fo=2, routed)           0.109     0.273    pdu/decoder/FSM_onehot_current_state_reg_n_0_[9]
    SLICE_X5Y124         FDCE                                         r  pdu/decoder/FSM_onehot_current_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/rcv/din_reg_0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/rcv/din_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE                         0.000     0.000 r  pdu/rcv/din_reg_0_reg/C
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pdu/rcv/din_reg_0_reg/Q
                         net (fo=1, routed)           0.110     0.274    pdu/rcv/din_reg_0
    SLICE_X7Y126         FDPE                                         r  pdu/rcv/din_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/rcv/din_data_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            pdu/decoder/if_enter_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDPE                         0.000     0.000 r  pdu/rcv/din_data_reg[0]/C
    SLICE_X7Y126         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  pdu/rcv/din_data_reg[0]/Q
                         net (fo=13, routed)          0.123     0.264    pdu/rcv/din_data[0]
    SLICE_X6Y126         LUT6 (Prop_lut6_I2_O)        0.045     0.309 r  pdu/rcv/if_enter_i_1/O
                         net (fo=1, routed)           0.000     0.309    pdu/decoder/if_enter_reg_0
    SLICE_X6Y126         FDCE                                         r  pdu/decoder/if_enter_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/rcv/din_reg_2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/rcv/din_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE                         0.000     0.000 r  pdu/rcv/din_reg_2_reg/C
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdu/rcv/din_reg_2_reg/Q
                         net (fo=1, routed)           0.172     0.313    pdu/rcv/din_reg_2
    SLICE_X7Y126         FDPE                                         r  pdu/rcv/din_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/decoder/dout_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sreg/dout_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDCE                         0.000     0.000 r  pdu/decoder/dout_reg[6]/C
    SLICE_X3Y128         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pdu/decoder/dout_reg[6]/Q
                         net (fo=2, routed)           0.065     0.206    pdu/my_ded/dout_reg[31][6]
    SLICE_X2Y128         LUT5 (Prop_lut5_I2_O)        0.045     0.251 r  pdu/my_ded/dout[7]_i_3/O
                         net (fo=1, routed)           0.000     0.251    pdu/my_ded/dout[7]_i_3_n_0
    SLICE_X2Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.316 r  pdu/my_ded/dout_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.316    sreg/D[6]
    SLICE_X2Y128         FDRE                                         r  sreg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/my_ded/sw_1_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            pdu/my_ded/sw_2_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.638%)  route 0.142ns (43.362%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE                         0.000     0.000 r  pdu/my_ded/sw_1_reg[2]_P/C
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  pdu/my_ded/sw_1_reg[2]_P/Q
                         net (fo=1, routed)           0.087     0.228    pdu/my_ded/sw_1_reg[2]_P_n_0
    SLICE_X1Y124         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  pdu/my_ded/sw_2[2]_C_i_1/O
                         net (fo=2, routed)           0.056     0.328    pdu/my_ded/sw_1[2]
    SLICE_X0Y124         FDPE                                         r  pdu/my_ded/sw_2_reg[2]_P/D
  -------------------------------------------------------------------    -------------------





