{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672235064054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672235064054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 15:44:23 2022 " "Processing started: Wed Dec 28 15:44:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672235064054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672235064054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Car -c Car " "Command: quartus_map --read_settings_files=on --write_settings_files=off Car -c Car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672235064054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672235064485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672235064485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.vhd 2 1 " "Found 2 design units, including 1 entities, in source file car.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Car-Behavioral " "Found design unit 1: Car-Behavioral" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672235070691 ""} { "Info" "ISGN_ENTITY_NAME" "1 Car " "Found entity 1: Car" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672235070691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672235070691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Car " "Elaborating entity \"Car\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672235070729 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[3\] VCC " "Pin \"seg1\[3\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] VCC " "Pin \"seg2\[2\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] VCC " "Pin \"seg2\[1\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[0\] VCC " "Pin \"seg2\[0\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] VCC " "Pin \"seg3\[2\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] VCC " "Pin \"seg3\[1\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] VCC " "Pin \"seg4\[5\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] VCC " "Pin \"seg4\[3\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] VCC " "Pin \"seg4\[2\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] VCC " "Pin \"seg4\[1\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] VCC " "Pin \"seg4\[0\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] VCC " "Pin \"seg5\[2\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] VCC " "Pin \"seg5\[1\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] VCC " "Pin \"seg5\[0\]\" is stuck at VCC" {  } { { "Car.vhd" "" { Text "E:/GUC/5th Semester/(CSEN605) Digital System Design/Submit/Car/Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672235071031 "|Car|seg5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672235071031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672235071175 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672235071175 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672235071255 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672235071255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672235071255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672235071268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 15:44:31 2022 " "Processing ended: Wed Dec 28 15:44:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672235071268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672235071268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672235071268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672235071268 ""}
