<!doctype html>
<html class="no-js">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />
<link rel="index" title="Index" href="../../genindex.html" /><link rel="search" title="Search" href="../../search.html" /><link rel="prev" title="Split CBs and SBs across fabric" href="05_module_partition.html" />

    <meta name="generator" content="sphinx-4.2.0, furo 2021.10.09"/>
        <title>FPGA Tiles from OpenFPGA Verilog - SpyDrNet-Physical alpha documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/furo.css?digest=0254c309f5cadf746f1a613e7677379ac9c8cdcd" />
    <link rel="stylesheet" type="text/css" href="../../_static/sg_gallery.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/sg_gallery-binder.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/sg_gallery-dataframe.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/sg_gallery-rendered-html.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/furo-extensions.css?digest=16fb25fabf47304eee183a5e9af80b1ba98259b1" />
    <link rel="stylesheet" type="text/css" href="../../_static/custom.css" />
    
    


<style>
  body {
    --color-code-background: #eeffcc;
  --color-code-foreground: black;
  
  }
  body[data-theme="dark"] {
    --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
  }
  @media (prefers-color-scheme: dark) {
    body:not([data-theme="light"]) {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
  }
</style></head>
  <body>
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    
<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round">
      <path stroke="none" d="M0 0h24v24H0z" />
      <line x1="4" y1="6" x2="20" y2="6" />
      <line x1="10" y1="12" x2="20" y2="12" />
      <line x1="6" y1="18" x2="20" y2="18" />
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-half" viewBox="0 0 24 24">
    <title>Auto light/dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-shadow">
      <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
      <circle cx="12" cy="12" r="9" />
      <path d="M13 12h5" />
      <path d="M13 15h4" />
      <path d="M13 18h1" />
      <path d="M13 9h4" />
      <path d="M13 6h1" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../../index.html"><div class="brand">SpyDrNet-Physical alpha documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon no-toc" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../../index.html">
  
  
  <span class="sidebar-brand-text">SpyDrNet-Physical alpha documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../../search.html" role="search">
  <input class="sidebar-search" placeholder=Search name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../introduction/install.html">Install</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../introduction/tutorial.html">Tutorial</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../reference/index.html">API Reference</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../reference/classes/index.html">SpyDrNet-Physical API Summary</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../reference/classes/element.html">Element</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reference/classes/bundle.html">Bundle</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reference/classes/pin.html">Pin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reference/classes/innerpin.html">InnerPin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reference/classes/outerpin.html">OuterPin</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reference/classes/cable.html">Cable</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reference/classes/definition.html">Definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reference/classes/library.html">Library</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../reference/utility/index.html">Utility Functions</a><input class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../reference/utility/generated/spydrnet_physical.util.get_names.html">spydrnet_physical.util.get_names</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reference/utility/generated/spydrnet_physical.util.get_attr.html">spydrnet_physical.util.get_attr</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../../reference/openfpga/index.html">OpenFPGA Transformations</a><input class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../reference/openfpga/base.html">OpenFPGA Base</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reference/openfpga/routing_render.html">Routing Render</a></li>
<li class="toctree-l3 has-children"><a class="reference internal" href="../../reference/openfpga/tile01.html">Tile-01</a><input class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l4"><a class="reference internal" href="../../reference/openfpga/Tile01/tile.html">Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../reference/openfpga/Tile01/left-tile.html">Left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../reference/openfpga/Tile01/right-tile.html">Right-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../reference/openfpga/Tile01/top-tile.html">Top-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../reference/openfpga/Tile01/bottom-tile.html">Bottom-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../reference/openfpga/Tile01/top-left-tile.html">Top-left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../reference/openfpga/Tile01/top-right-tile.html">Top-Right-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../reference/openfpga/Tile01/bottom-left-tile.html">Bottom-left-Tile</a></li>
<li class="toctree-l4"><a class="reference internal" href="../../reference/openfpga/Tile01/bottom-right-tile.html">Bottom-Right-Tile</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../auto_sample_verilog/index.html">Sample Verilog Netlists</a><input class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../../auto_sample_verilog/basic_hierarchy.html">basic_hierarchy</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../auto_sample_verilog/grid_example.html">grid_example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../auto_sample_verilog/nested_hierarchy.html">nested_hierarchy</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../auto_sample_verilog/square_grid.html">square_grid</a></li>
</ul>
</li>
<li class="toctree-l1 current has-children"><a class="reference internal" href="../../example.html">Examples</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l2 has-children"><a class="reference internal" href="../../auto_basic/index.html">Basic Restructuring Examples</a><input class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../../auto_basic/display_hierarchical_netlist.html">Visualise Hierarchical Netlist</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../auto_basic/display_info.html">Display Netlist Information Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../auto_basic/group_ungroup_cells.html">Grouping ungrouping cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../auto_basic/merge_instance.html">Merging two instances in the design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../auto_basic/merge_multiple_instances.html">Merging group of instances</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../auto_basic/partitioning_experiments.html">Partitions Experimentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../auto_basic/wire_feedthrough.html">Genrating feedthrough from single instance</a></li>
</ul>
</li>
<li class="toctree-l2 current has-children"><a class="reference internal" href="../index.html">OpenFPGA Related Restructuring</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><div class="visually-hidden">Toggle child pages in navigation</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../basic/fpga_arch_parse.html">OpenFPGA architecture Parsing</a></li>
<li class="toctree-l3"><a class="reference internal" href="../basic/fpga_basic_elements.html">Render FPGA Basic Elements</a></li>
<li class="toctree-l3"><a class="reference internal" href="../basic/initial_placement.html">Creating FPGA Tiles from OpenFPGA verilog</a></li>
<li class="toctree-l3"><a class="reference internal" href="../basic/rename_modules.html">Renaming Homogeneous FPGA Modules</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clock_tree/clock_tree_insertion.html">H-Tree insertion in FPGA Tilable grid</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clock_tree/connection_patterns.html">Connection Pattern Generation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clock_tree/create_clock_tree.html">Create Clock Tree Embedding</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rendering/01_floorplan_rendering.html">Demonstrate how to render basic floorplan</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rendering/02_render_routing_box.html">Rendering Switch and Connection Boxes</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rendering/03_render_edge_routing_box.html">Rendering Switch and Connection Boxes</a></li>
<li class="toctree-l3"><a class="reference internal" href="01_netlist_to_graph.html">Netlist to graph (networkx)</a></li>
<li class="toctree-l3"><a class="reference internal" href="02_switch_partition_01.html">Partition Conn Box 01</a></li>
<li class="toctree-l3"><a class="reference internal" href="03_switch_partition_02.html">Partition Conn Box 02</a></li>
<li class="toctree-l3"><a class="reference internal" href="04_switch_partition_03.html">Partition Conn Box 02 - Simplified</a></li>
<li class="toctree-l3"><a class="reference internal" href="05_module_partition.html">Split CBs and SBs across fabric</a></li>
<li class="toctree-l3 current current-page"><a class="current reference internal" href="#">FPGA Tiles from OpenFPGA Verilog</a></li>
</ul>
</li>
</ul>
</li>
</ul>

</div>
</div>
      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <div class="content-icon-container">
          <div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon no-toc" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main">
          <div class="sphx-glr-download-link-note admonition note">
<p class="admonition-title">Note</p>
<p>Click <a class="reference internal" href="#sphx-glr-download-auto-openfpga-partition-06-tile-creation-py"><span class="std std-ref">here</span></a>
to download the full example code</p>
</div>
<section class="sphx-glr-example-title" id="fpga-tiles-from-openfpga-verilog">
<span id="sphx-glr-auto-openfpga-partition-06-tile-creation-py"></span><h1>FPGA Tiles from OpenFPGA Verilog<a class="headerlink" href="#fpga-tiles-from-openfpga-verilog" title="Permalink to this headline">¶</a></h1>
<p>This example demonstate how to create a tile strcuture from
Verilog netlist obtained from OpenFPGA</p>
<p class="sphx-glr-script-out">Out:</p>
<div class="sphx-glr-script-out highlight-none notranslate"><div class="highlight"><pre><span></span>= = = = = = = = = = = = = = = = = = = =
= = = = = =  DESIGN STATS = = = = = = =
= = = = = = = = = = = = = = = = = = = =
    top_module : fpga_top
    definitions: 20
    instances  : 97
= = = = = = = = = = = = = = = = = = = =
          References    count
- - - - - - - - - - - - - - - - - - - -
           cbx_1__0_        4
           cbx_1__1_       12
           cbx_1__4_        4
           cby_0__1_        4
           cby_1__1_       12
           cby_4__1_        4
            grid_clb       16
      grid_io_bottom        4
        grid_io_left        4
       grid_io_right        4
         grid_io_top        4
            sb_0__0_        1
            sb_0__1_        3
            sb_0__4_        1
            sb_1__0_        3
            sb_1__1_        9
            sb_1__4_        3
            sb_4__0_        1
            sb_4__1_        3
            sb_4__4_        1
= = = = = = = = = = = = = = = = = = = =
= = = = = =  DESIGN STATS = = = = = = =
= = = = = = = = = = = = = = = = = = = =
    top_module : fpga_top
    definitions: 20
    instances  : 97
= = = = = = = = = = = = = = = = = = = =
          References    count
- - - - - - - - - - - - - - - - - - - -
           cbx_1__0_        4
           cbx_1__1_       12
           cbx_1__4_        4
           cby_0__1_        4
           cby_1__1_       12
           cby_4__1_        4
            grid_clb       16
      grid_io_bottom        4
        grid_io_left        4
       grid_io_right        4
         grid_io_top        4
            sb_0__0_        1
            sb_0__1_        3
            sb_0__4_        1
            sb_1__0_        3
            sb_1__1_        9
            sb_1__4_        3
            sb_4__0_        1
            sb_4__1_        3
            sb_4__4_        1
Flatterning sb_3__2_
Flatterning sb_1__3_
Flatterning sb_2__3_
Flatterning sb_1__1_
Flatterning sb_3__3_
Flatterning sb_2__1_
Flatterning sb_3__1_
Flatterning sb_1__2_
Flatterning sb_2__2_
['SDN_VERILOG_ASSIGNMENT_1_0', 'SDN_VERILOG_ASSIGNMENT_1_1', 'SDN_VERILOG_ASSIGNMENT_1_2', 'SDN_VERILOG_ASSIGNMENT_1_3', 'SDN_VERILOG_ASSIGNMENT_1_4', 'SDN_VERILOG_ASSIGNMENT_1_5', 'SDN_VERILOG_ASSIGNMENT_1_6', 'SDN_VERILOG_ASSIGNMENT_1_7', 'SDN_VERILOG_ASSIGNMENT_1_8', 'SDN_VERILOG_ASSIGNMENT_1_9', 'SDN_VERILOG_ASSIGNMENT_1_10', 'SDN_VERILOG_ASSIGNMENT_1_11', 'SDN_VERILOG_ASSIGNMENT_1_12', 'SDN_VERILOG_ASSIGNMENT_1_13', 'SDN_VERILOG_ASSIGNMENT_1_14', 'SDN_VERILOG_ASSIGNMENT_1_15', 'SDN_VERILOG_ASSIGNMENT_1_16', 'SDN_VERILOG_ASSIGNMENT_1_17', 'SDN_VERILOG_ASSIGNMENT_1_18', 'SDN_VERILOG_ASSIGNMENT_1_19', 'SDN_VERILOG_ASSIGNMENT_1_20', 'SDN_VERILOG_ASSIGNMENT_1_21', 'SDN_VERILOG_ASSIGNMENT_1_22', 'SDN_VERILOG_ASSIGNMENT_1_23', 'SDN_VERILOG_ASSIGNMENT_1_24', 'SDN_VERILOG_ASSIGNMENT_1_25', 'SDN_VERILOG_ASSIGNMENT_1_26', 'SDN_VERILOG_ASSIGNMENT_1_27', 'SDN_VERILOG_ASSIGNMENT_1_28', 'SDN_VERILOG_ASSIGNMENT_1_29', 'SDN_VERILOG_ASSIGNMENT_1_30', 'SDN_VERILOG_ASSIGNMENT_1_31', 'SDN_VERILOG_ASSIGNMENT_1_32', 'SDN_VERILOG_ASSIGNMENT_1_33', 'SDN_VERILOG_ASSIGNMENT_1_34', 'SDN_VERILOG_ASSIGNMENT_1_35', 'SDN_VERILOG_ASSIGNMENT_1_36', 'SDN_VERILOG_ASSIGNMENT_1_37', 'SDN_VERILOG_ASSIGNMENT_1_38', 'SDN_VERILOG_ASSIGNMENT_1_39', 'mux_bottom_ipin_0_const1_0_', 'mux_bottom_ipin_0_BUF_X1_0_', 'mux_bottom_ipin_0_mux_l1_in_0_', 'mux_bottom_ipin_0_mux_l2_in_0_', 'mux_bottom_ipin_0_mux_l2_in_1_', 'mux_bottom_ipin_0_mux_l2_in_2_', 'mux_bottom_ipin_0_mux_l2_in_3_', 'mux_bottom_ipin_0_mux_l3_in_0_', 'mux_bottom_ipin_0_mux_l3_in_1_', 'mux_bottom_ipin_0_mux_l4_in_0_', 'mux_bottom_ipin_1_const1_0_', 'mux_bottom_ipin_1_BUF_X1_0_', 'mux_bottom_ipin_1_mux_l1_in_0_', 'mux_bottom_ipin_1_mux_l2_in_0_', 'mux_bottom_ipin_1_mux_l2_in_1_', 'mux_bottom_ipin_1_mux_l2_in_2_', 'mux_bottom_ipin_1_mux_l2_in_3_', 'mux_bottom_ipin_1_mux_l3_in_0_', 'mux_bottom_ipin_1_mux_l3_in_1_', 'mux_bottom_ipin_1_mux_l4_in_0_', 'mux_bottom_ipin_2_const1_0_', 'mux_bottom_ipin_2_BUF_X1_0_', 'mux_bottom_ipin_2_mux_l1_in_0_', 'mux_bottom_ipin_2_mux_l2_in_0_', 'mux_bottom_ipin_2_mux_l2_in_1_', 'mux_bottom_ipin_2_mux_l2_in_2_', 'mux_bottom_ipin_2_mux_l2_in_3_', 'mux_bottom_ipin_2_mux_l3_in_0_', 'mux_bottom_ipin_2_mux_l3_in_1_', 'mux_bottom_ipin_2_mux_l4_in_0_', 'mux_bottom_ipin_3_const1_0_', 'mux_bottom_ipin_3_BUF_X1_0_', 'mux_bottom_ipin_3_mux_l1_in_0_', 'mux_bottom_ipin_3_mux_l2_in_0_', 'mux_bottom_ipin_3_mux_l2_in_1_', 'mux_bottom_ipin_3_mux_l2_in_2_', 'mux_bottom_ipin_3_mux_l2_in_3_', 'mux_bottom_ipin_3_mux_l3_in_0_', 'mux_bottom_ipin_3_mux_l3_in_1_', 'mux_bottom_ipin_3_mux_l4_in_0_', 'mux_bottom_ipin_4_const1_0_', 'mux_bottom_ipin_4_BUF_X1_0_', 'mux_bottom_ipin_4_mux_l1_in_0_', 'mux_bottom_ipin_4_mux_l2_in_0_', 'mux_bottom_ipin_4_mux_l2_in_1_', 'mux_bottom_ipin_4_mux_l2_in_2_', 'mux_bottom_ipin_4_mux_l2_in_3_', 'mux_bottom_ipin_4_mux_l3_in_0_', 'mux_bottom_ipin_4_mux_l3_in_1_', 'mux_bottom_ipin_4_mux_l4_in_0_', 'mux_bottom_ipin_5_const1_0_', 'mux_bottom_ipin_5_BUF_X1_0_', 'mux_bottom_ipin_5_mux_l1_in_0_', 'mux_bottom_ipin_5_mux_l2_in_0_', 'mux_bottom_ipin_5_mux_l2_in_1_', 'mux_bottom_ipin_5_mux_l2_in_2_', 'mux_bottom_ipin_5_mux_l2_in_3_', 'mux_bottom_ipin_5_mux_l3_in_0_', 'mux_bottom_ipin_5_mux_l3_in_1_', 'mux_bottom_ipin_5_mux_l4_in_0_', 'mux_bottom_ipin_6_const1_0_', 'mux_bottom_ipin_6_BUF_X1_0_', 'mux_bottom_ipin_6_mux_l1_in_0_', 'mux_bottom_ipin_6_mux_l2_in_0_', 'mux_bottom_ipin_6_mux_l2_in_1_', 'mux_bottom_ipin_6_mux_l2_in_2_', 'mux_bottom_ipin_6_mux_l2_in_3_', 'mux_bottom_ipin_6_mux_l3_in_0_', 'mux_bottom_ipin_6_mux_l3_in_1_', 'mux_bottom_ipin_6_mux_l4_in_0_', 'mux_bottom_ipin_7_const1_0_', 'mux_bottom_ipin_7_BUF_X1_0_', 'mux_bottom_ipin_7_mux_l1_in_0_', 'mux_bottom_ipin_7_mux_l2_in_0_', 'mux_bottom_ipin_7_mux_l2_in_1_', 'mux_bottom_ipin_7_mux_l2_in_2_', 'mux_bottom_ipin_7_mux_l2_in_3_', 'mux_bottom_ipin_7_mux_l3_in_0_', 'mux_bottom_ipin_7_mux_l3_in_1_', 'mux_bottom_ipin_7_mux_l4_in_0_', 'mux_bottom_ipin_8_const1_0_', 'mux_bottom_ipin_8_BUF_X1_0_', 'mux_bottom_ipin_8_mux_l1_in_0_', 'mux_bottom_ipin_8_mux_l2_in_0_', 'mux_bottom_ipin_8_mux_l2_in_1_', 'mux_bottom_ipin_8_mux_l2_in_2_', 'mux_bottom_ipin_8_mux_l2_in_3_', 'mux_bottom_ipin_8_mux_l3_in_0_', 'mux_bottom_ipin_8_mux_l3_in_1_', 'mux_bottom_ipin_8_mux_l4_in_0_', 'mux_bottom_ipin_9_const1_0_', 'mux_bottom_ipin_9_BUF_X1_0_', 'mux_bottom_ipin_9_mux_l1_in_0_', 'mux_bottom_ipin_9_mux_l2_in_0_', 'mux_bottom_ipin_9_mux_l2_in_1_', 'mux_bottom_ipin_9_mux_l2_in_2_', 'mux_bottom_ipin_9_mux_l2_in_3_', 'mux_bottom_ipin_9_mux_l3_in_0_', 'mux_bottom_ipin_9_mux_l3_in_1_', 'mux_bottom_ipin_9_mux_l4_in_0_', 'mux_top_ipin_0_const1_0_', 'mux_top_ipin_0_BUF_X1_0_', 'mux_top_ipin_0_mux_l1_in_0_', 'mux_top_ipin_0_mux_l2_in_0_', 'mux_top_ipin_0_mux_l2_in_1_', 'mux_top_ipin_0_mux_l2_in_2_', 'mux_top_ipin_0_mux_l2_in_3_', 'mux_top_ipin_0_mux_l3_in_0_', 'mux_top_ipin_0_mux_l3_in_1_', 'mux_top_ipin_0_mux_l4_in_0_', 'mux_top_ipin_1_const1_0_', 'mux_top_ipin_1_BUF_X1_0_', 'mux_top_ipin_1_mux_l1_in_0_', 'mux_top_ipin_1_mux_l2_in_0_', 'mux_top_ipin_1_mux_l2_in_1_', 'mux_top_ipin_1_mux_l2_in_2_', 'mux_top_ipin_1_mux_l2_in_3_', 'mux_top_ipin_1_mux_l3_in_0_', 'mux_top_ipin_1_mux_l3_in_1_', 'mux_top_ipin_1_mux_l4_in_0_', 'mux_top_ipin_2_const1_0_', 'mux_top_ipin_2_BUF_X1_0_', 'mux_top_ipin_2_mux_l1_in_0_', 'mux_top_ipin_2_mux_l2_in_0_', 'mux_top_ipin_2_mux_l2_in_1_', 'mux_top_ipin_2_mux_l2_in_2_', 'mux_top_ipin_2_mux_l2_in_3_', 'mux_top_ipin_2_mux_l3_in_0_', 'mux_top_ipin_2_mux_l3_in_1_', 'mux_top_ipin_2_mux_l4_in_0_', 'mux_top_ipin_3_const1_0_', 'mux_top_ipin_3_BUF_X1_0_', 'mux_top_ipin_3_mux_l1_in_0_', 'mux_top_ipin_3_mux_l2_in_0_', 'mux_top_ipin_3_mux_l2_in_1_', 'mux_top_ipin_3_mux_l2_in_2_', 'mux_top_ipin_3_mux_l2_in_3_', 'mux_top_ipin_3_mux_l3_in_0_', 'mux_top_ipin_3_mux_l3_in_1_', 'mux_top_ipin_3_mux_l4_in_0_', 'mux_top_ipin_4_const1_0_', 'mux_top_ipin_4_BUF_X1_0_', 'mux_top_ipin_4_mux_l1_in_0_', 'mux_top_ipin_4_mux_l2_in_0_', 'mux_top_ipin_4_mux_l2_in_1_', 'mux_top_ipin_4_mux_l2_in_2_', 'mux_top_ipin_4_mux_l2_in_3_', 'mux_top_ipin_4_mux_l3_in_0_', 'mux_top_ipin_4_mux_l3_in_1_', 'mux_top_ipin_4_mux_l4_in_0_', 'mux_top_ipin_5_const1_0_', 'mux_top_ipin_5_BUF_X1_0_', 'mux_top_ipin_5_mux_l1_in_0_', 'mux_top_ipin_5_mux_l2_in_0_', 'mux_top_ipin_5_mux_l2_in_1_', 'mux_top_ipin_5_mux_l2_in_2_', 'mux_top_ipin_5_mux_l2_in_3_', 'mux_top_ipin_5_mux_l3_in_0_', 'mux_top_ipin_5_mux_l3_in_1_', 'mux_top_ipin_5_mux_l4_in_0_', 'mux_top_ipin_6_const1_0_', 'mux_top_ipin_6_BUF_X1_0_', 'mux_top_ipin_6_mux_l1_in_0_', 'mux_top_ipin_6_mux_l2_in_0_', 'mux_top_ipin_6_mux_l2_in_1_', 'mux_top_ipin_6_mux_l2_in_2_', 'mux_top_ipin_6_mux_l2_in_3_', 'mux_top_ipin_6_mux_l3_in_0_', 'mux_top_ipin_6_mux_l3_in_1_', 'mux_top_ipin_6_mux_l4_in_0_', 'mux_top_ipin_7_const1_0_', 'mux_top_ipin_7_BUF_X1_0_', 'mux_top_ipin_7_mux_l1_in_0_', 'mux_top_ipin_7_mux_l2_in_0_', 'mux_top_ipin_7_mux_l2_in_1_', 'mux_top_ipin_7_mux_l2_in_2_', 'mux_top_ipin_7_mux_l2_in_3_', 'mux_top_ipin_7_mux_l3_in_0_', 'mux_top_ipin_7_mux_l3_in_1_', 'mux_top_ipin_7_mux_l4_in_0_', 'mem_bottom_ipin_0_CCDFF_0_', 'mem_bottom_ipin_0_CCDFF_1_', 'mem_bottom_ipin_0_CCDFF_2_', 'mem_bottom_ipin_0_CCDFF_3_', 'mem_bottom_ipin_1_CCDFF_0_', 'mem_bottom_ipin_1_CCDFF_1_', 'mem_bottom_ipin_1_CCDFF_2_', 'mem_bottom_ipin_1_CCDFF_3_', 'mem_bottom_ipin_2_CCDFF_0_', 'mem_bottom_ipin_2_CCDFF_1_', 'mem_bottom_ipin_2_CCDFF_2_', 'mem_bottom_ipin_2_CCDFF_3_', 'mem_bottom_ipin_3_CCDFF_0_', 'mem_bottom_ipin_3_CCDFF_1_', 'mem_bottom_ipin_3_CCDFF_2_', 'mem_bottom_ipin_3_CCDFF_3_', 'mem_bottom_ipin_4_CCDFF_0_', 'mem_bottom_ipin_4_CCDFF_1_', 'mem_bottom_ipin_4_CCDFF_2_', 'mem_bottom_ipin_4_CCDFF_3_', 'mem_bottom_ipin_5_CCDFF_0_', 'mem_bottom_ipin_5_CCDFF_1_', 'mem_bottom_ipin_5_CCDFF_2_', 'mem_bottom_ipin_5_CCDFF_3_', 'mem_bottom_ipin_6_CCDFF_0_', 'mem_bottom_ipin_6_CCDFF_1_', 'mem_bottom_ipin_6_CCDFF_2_', 'mem_bottom_ipin_6_CCDFF_3_', 'mem_bottom_ipin_7_CCDFF_0_', 'mem_bottom_ipin_7_CCDFF_1_', 'mem_bottom_ipin_7_CCDFF_2_', 'mem_bottom_ipin_7_CCDFF_3_', 'mem_bottom_ipin_8_CCDFF_0_', 'mem_bottom_ipin_8_CCDFF_1_', 'mem_bottom_ipin_8_CCDFF_2_', 'mem_bottom_ipin_8_CCDFF_3_', 'mem_bottom_ipin_9_CCDFF_0_', 'mem_bottom_ipin_9_CCDFF_1_', 'mem_bottom_ipin_9_CCDFF_2_', 'mem_bottom_ipin_9_CCDFF_3_', 'mem_top_ipin_0_CCDFF_0_', 'mem_top_ipin_0_CCDFF_1_', 'mem_top_ipin_0_CCDFF_2_', 'mem_top_ipin_0_CCDFF_3_', 'mem_top_ipin_1_CCDFF_0_', 'mem_top_ipin_1_CCDFF_1_', 'mem_top_ipin_1_CCDFF_2_', 'mem_top_ipin_1_CCDFF_3_', 'mem_top_ipin_2_CCDFF_0_', 'mem_top_ipin_2_CCDFF_1_', 'mem_top_ipin_2_CCDFF_2_', 'mem_top_ipin_2_CCDFF_3_', 'mem_top_ipin_3_CCDFF_0_', 'mem_top_ipin_3_CCDFF_1_', 'mem_top_ipin_3_CCDFF_2_', 'mem_top_ipin_3_CCDFF_3_', 'mem_top_ipin_4_CCDFF_0_', 'mem_top_ipin_4_CCDFF_1_', 'mem_top_ipin_4_CCDFF_2_', 'mem_top_ipin_4_CCDFF_3_', 'mem_top_ipin_5_CCDFF_0_', 'mem_top_ipin_5_CCDFF_1_', 'mem_top_ipin_5_CCDFF_2_', 'mem_top_ipin_5_CCDFF_3_', 'mem_top_ipin_6_CCDFF_0_', 'mem_top_ipin_6_CCDFF_1_', 'mem_top_ipin_6_CCDFF_2_', 'mem_top_ipin_6_CCDFF_3_', 'mem_top_ipin_7_CCDFF_0_', 'mem_top_ipin_7_CCDFF_1_', 'mem_top_ipin_7_CCDFF_2_', 'mem_top_ipin_7_CCDFF_3_']
= = = = = = = = = = = = = = = = = = = =
= = = = = =  DESIGN STATS = = = = = = =
= = = = = = = = = = = = = = = = = = = =
    top_module : fpga_top
    definitions: 23
    instances  : 124
= = = = = = = = = = = = = = = = = = = =
          References    count
- - - - - - - - - - - - - - - - - - - -
           cbx_1__0_        4
           cbx_1__1_       12
           cbx_1__4_        4
           cby_0__1_        4
           cby_1__1_       12
           cby_4__1_        4
            grid_clb       16
      grid_io_bottom        4
        grid_io_left        4
       grid_io_right        4
         grid_io_top        4
            sb_0__0_        1
            sb_0__1_        3
            sb_0__4_        1
            sb_1__0_        3
          sb_1__1__0        9
          sb_1__1__1        9
          sb_1__1__2        9
          sb_1__1__3        9
            sb_1__4_        3
            sb_4__0_        1
            sb_4__1_        3
            sb_4__4_        1
</pre></div>
</div>
<div class="line-block">
<div class="line"><br/></div>
</div>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span> <span class="nn">glob</span>
<span class="kn">import</span> <span class="nn">json</span>
<span class="kn">import</span> <span class="nn">logging</span>
<span class="kn">from</span> <span class="nn">pathlib</span> <span class="kn">import</span> <span class="n">Path</span>
<span class="kn">import</span> <span class="nn">tempfile</span>
<span class="kn">from</span> <span class="nn">itertools</span> <span class="kn">import</span> <span class="n">chain</span>
<span class="kn">from</span> <span class="nn">os</span> <span class="kn">import</span> <span class="n">path</span>

<span class="kn">import</span> <span class="nn">spydrnet</span> <span class="k">as</span> <span class="nn">sdn</span>
<span class="kn">from</span> <span class="nn">spydrnet_physical.util</span> <span class="kn">import</span> <span class="n">OpenFPGA</span>
<span class="kn">from</span> <span class="nn">spydrnet_physical.util.get_names</span> <span class="kn">import</span> <span class="n">get_names</span>


<span class="n">logger</span> <span class="o">=</span> <span class="n">logging</span><span class="o">.</span><span class="n">getLogger</span><span class="p">(</span><span class="s1">'spydrnet_logs'</span><span class="p">)</span>
<span class="n">sdn</span><span class="o">.</span><span class="n">enable_file_logging</span><span class="p">(</span><span class="n">LOG_LEVEL</span><span class="o">=</span><span class="s1">'INFO'</span><span class="p">)</span>


<span class="k">def</span> <span class="nf">main</span><span class="p">():</span>
    <span class="n">proj</span> <span class="o">=</span> <span class="s1">'../homogeneous_fabric'</span>
    <span class="n">source_files</span> <span class="o">=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s1">'</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s1">/*_Verilog/lb/*.v'</span><span class="p">)</span>
    <span class="n">source_files</span> <span class="o">+=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s1">'</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s1">/*_Verilog/routing/*.v'</span><span class="p">)</span>
    <span class="n">source_files</span> <span class="o">+=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s1">'</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s1">/*_Verilog/sub_module/*.v'</span><span class="p">)</span>
    <span class="n">source_files</span> <span class="o">+=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s1">'</span><span class="si">{</span><span class="n">proj</span><span class="si">}</span><span class="s1">/*_Verilog/fpga_top.v'</span><span class="p">)</span>

    <span class="c1"># Temporary fix to read multiple verilog files</span>
    <span class="k">with</span> <span class="n">tempfile</span><span class="o">.</span><span class="n">NamedTemporaryFile</span><span class="p">(</span><span class="n">suffix</span><span class="o">=</span><span class="s2">".v"</span><span class="p">)</span> <span class="k">as</span> <span class="n">fp</span><span class="p">:</span>
        <span class="k">for</span> <span class="n">eachV</span> <span class="ow">in</span> <span class="n">source_files</span><span class="p">:</span>
            <span class="k">with</span> <span class="nb">open</span><span class="p">(</span><span class="n">eachV</span><span class="p">,</span> <span class="s2">"r"</span><span class="p">)</span> <span class="k">as</span> <span class="n">fpv</span><span class="p">:</span>
                <span class="n">fp</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="nb">str</span><span class="o">.</span><span class="n">encode</span><span class="p">(</span><span class="s2">" "</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">fpv</span><span class="o">.</span><span class="n">readlines</span><span class="p">())))</span>
        <span class="n">fp</span><span class="o">.</span><span class="n">seek</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
        <span class="n">netlist</span> <span class="o">=</span> <span class="n">sdn</span><span class="o">.</span><span class="n">parse</span><span class="p">(</span><span class="n">fp</span><span class="o">.</span><span class="n">name</span><span class="p">)</span>

    <span class="n">fpga</span> <span class="o">=</span> <span class="n">OpenFPGA</span><span class="p">(</span><span class="n">grid</span><span class="o">=</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span> <span class="n">netlist</span><span class="o">=</span><span class="n">netlist</span><span class="p">)</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">design_top_stat</span><span class="p">()</span>

    <span class="c1"># Convert wires to bus structure</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">create_grid_clb_bus</span><span class="p">()</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">create_grid_io_bus</span><span class="p">()</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">create_sb_bus</span><span class="p">()</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">create_cb_bus</span><span class="p">()</span>

    <span class="c1"># Remove undriven nets</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">remove_undriven_nets</span><span class="p">()</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">remove_config_chain</span><span class="p">()</span>

    <span class="c1"># Top level nets to bus</span>
    <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">chain</span><span class="p">(</span><span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"grid_clb*"</span><span class="p">),</span>
                   <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"grid_io*"</span><span class="p">),</span>
                   <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s2">"sb_*"</span><span class="p">)):</span>
        <span class="k">for</span> <span class="n">p</span> <span class="ow">in</span> <span class="nb">filter</span><span class="p">(</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="kc">True</span><span class="p">,</span> <span class="n">i</span><span class="o">.</span><span class="n">reference</span><span class="o">.</span><span class="n">ports</span><span class="p">):</span>
            <span class="k">if</span> <span class="n">p</span><span class="o">.</span><span class="n">size</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="ow">and</span> <span class="p">(</span><span class="n">i</span><span class="o">.</span><span class="n">check_all_scalar_connections</span><span class="p">(</span><span class="n">p</span><span class="p">)):</span>
                <span class="n">cable_list</span> <span class="o">=</span> <span class="p">[]</span>
                <span class="k">for</span> <span class="n">pin</span> <span class="ow">in</span> <span class="n">p</span><span class="o">.</span><span class="n">pins</span><span class="p">[::</span><span class="o">-</span><span class="mi">1</span><span class="p">]:</span>
                    <span class="n">cable_list</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">i</span><span class="o">.</span><span class="n">pins</span><span class="p">[</span><span class="n">pin</span><span class="p">]</span><span class="o">.</span><span class="n">wire</span><span class="o">.</span><span class="n">cable</span><span class="p">)</span>
                <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">combine_cables</span><span class="p">(</span>
                    <span class="sa">f</span><span class="s2">"</span><span class="si">{</span><span class="n">i</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">_</span><span class="si">{</span><span class="n">p</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">"</span><span class="p">,</span> <span class="n">cable_list</span><span class="p">)</span>

    <span class="c1"># fpga.create_grid_clb_feedthroughs()</span>

    <span class="c1"># Before Creating Tiles</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">design_top_stat</span><span class="p">()</span>

    <span class="c1"># fpga.register_tile_generator(Tile02)</span>
    <span class="c1"># fpga.create_tiles()</span>
    <span class="k">for</span> <span class="n">module</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">(</span><span class="n">netlist</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"*b_1__1*"</span><span class="p">)):</span>
        <span class="c1"># Flatten the netlist</span>
        <span class="k">for</span> <span class="n">instance</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">(</span><span class="n">module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s1">'*_ipin_*'</span><span class="p">)):</span>
            <span class="n">module</span><span class="o">.</span><span class="n">flatten_instance</span><span class="p">(</span><span class="n">instance</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">instance</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">(</span><span class="n">module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s1">'*_track_*'</span><span class="p">)):</span>
            <span class="n">module</span><span class="o">.</span><span class="n">flatten_instance</span><span class="p">(</span><span class="n">instance</span><span class="p">)</span>

        <span class="n">parts_files</span> <span class="o">=</span> <span class="n">glob</span><span class="o">.</span><span class="n">glob</span><span class="p">(</span><span class="sa">f</span><span class="s2">"./tiles_data/</span><span class="si">{</span><span class="n">module</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">_part_*.json"</span><span class="p">)</span>
        <span class="k">for</span> <span class="n">part</span><span class="p">,</span> <span class="n">each_file</span> <span class="ow">in</span> <span class="nb">enumerate</span><span class="p">(</span><span class="n">parts_files</span><span class="p">):</span>
            <span class="n">instance_list</span> <span class="o">=</span> <span class="n">json</span><span class="o">.</span><span class="n">load</span><span class="p">(</span><span class="nb">open</span><span class="p">(</span><span class="n">each_file</span><span class="p">))</span>
            <span class="n">module</span><span class="o">.</span><span class="n">merge_instance</span><span class="p">([</span><span class="nb">next</span><span class="p">(</span><span class="n">module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="n">i</span><span class="p">))</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="n">instance_list</span><span class="p">],</span>
                                  <span class="n">new_definition_name</span><span class="o">=</span><span class="sa">f</span><span class="s1">'</span><span class="si">{</span><span class="n">module</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s1">_</span><span class="si">{</span><span class="n">part</span><span class="si">}</span><span class="s1">'</span><span class="p">,</span>
                                  <span class="n">new_instance_name</span><span class="o">=</span><span class="sa">f</span><span class="s1">'</span><span class="si">{</span><span class="n">module</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s1">_</span><span class="si">{</span><span class="n">part</span><span class="si">}</span><span class="s1">_1'</span><span class="p">)</span>

        <span class="k">for</span> <span class="n">eachInst</span> <span class="ow">in</span> <span class="n">module</span><span class="o">.</span><span class="n">references</span><span class="p">:</span>
            <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">"Flatterning </span><span class="si">{</span><span class="n">eachInst</span><span class="o">.</span><span class="n">name</span><span class="si">}</span><span class="s2">"</span><span class="p">)</span>
            <span class="n">fpga</span><span class="o">.</span><span class="n">top_module</span><span class="o">.</span><span class="n">flatten_instance</span><span class="p">(</span><span class="n">eachInst</span><span class="p">)</span>

    <span class="k">for</span> <span class="n">module</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">(</span><span class="n">netlist</span><span class="o">.</span><span class="n">get_definitions</span><span class="p">(</span><span class="s2">"cbx_1__0_"</span><span class="p">)):</span>
        <span class="c1"># Flatten the netlist</span>
        <span class="k">for</span> <span class="n">instance</span> <span class="ow">in</span> <span class="nb">list</span><span class="p">(</span><span class="n">module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">(</span><span class="s1">'*_ipin_*'</span><span class="p">)):</span>
            <span class="n">module</span><span class="o">.</span><span class="n">flatten_instance</span><span class="p">(</span><span class="n">instance</span><span class="p">)</span>
        <span class="nb">print</span><span class="p">(</span><span class="n">get_names</span><span class="p">(</span><span class="n">module</span><span class="o">.</span><span class="n">get_instances</span><span class="p">()))</span>

    <span class="c1"># After Tile creation</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">design_top_stat</span><span class="p">()</span>

    <span class="c1"># Save netlist</span>
    <span class="n">base_dir</span> <span class="o">=</span> <span class="s2">"_output_tile02"</span>
    <span class="n">Path</span><span class="p">(</span><span class="n">base_dir</span><span class="p">)</span><span class="o">.</span><span class="n">mkdir</span><span class="p">(</span><span class="n">parents</span><span class="o">=</span><span class="kc">True</span><span class="p">,</span> <span class="n">exist_ok</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">save_netlist</span><span class="p">(</span><span class="s2">"sb*"</span><span class="p">,</span> <span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">base_dir</span><span class="p">,</span> <span class="s2">"routing"</span><span class="p">))</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">save_netlist</span><span class="p">(</span><span class="s2">"cb*"</span><span class="p">,</span> <span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">base_dir</span><span class="p">,</span> <span class="s2">"routing"</span><span class="p">))</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">save_netlist</span><span class="p">(</span><span class="s2">"grid*"</span><span class="p">,</span> <span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">base_dir</span><span class="p">,</span> <span class="s2">"lb"</span><span class="p">))</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">save_netlist</span><span class="p">(</span><span class="s2">"*tile*"</span><span class="p">,</span> <span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">base_dir</span><span class="p">,</span> <span class="s2">"tiles"</span><span class="p">))</span>
    <span class="n">fpga</span><span class="o">.</span><span class="n">save_netlist</span><span class="p">(</span><span class="s2">"fpga_top"</span><span class="p">,</span> <span class="n">path</span><span class="o">.</span><span class="n">join</span><span class="p">(</span><span class="n">base_dir</span><span class="p">))</span>


<span class="k">if</span> <span class="vm">__name__</span> <span class="o">==</span> <span class="s2">"__main__"</span><span class="p">:</span>
    <span class="n">main</span><span class="p">()</span>
</pre></div>
</div>
<p class="sphx-glr-timing"><strong>Total running time of the script:</strong> ( 0 minutes  5.534 seconds)</p>
<div class="sphx-glr-footer class sphx-glr-footer-example docutils container" id="sphx-glr-download-auto-openfpga-partition-06-tile-creation-py">
<div class="sphx-glr-download sphx-glr-download-python docutils container">
<p><a class="reference download internal" download="" href="../../_downloads/3803a6c4a7a615a55e17c16284b629d8/06_tile_creation.py"><code class="xref download docutils literal notranslate"><span class="pre">Download</span> <span class="pre">Python</span> <span class="pre">source</span> <span class="pre">code:</span> <span class="pre">06_tile_creation.py</span></code></a></p>
</div>
<div class="sphx-glr-download sphx-glr-download-jupyter docutils container">
<p><a class="reference download internal" download="" href="../../_downloads/c25ee029cedd7d1a46cb12e078304d39/06_tile_creation.ipynb"><code class="xref download docutils literal notranslate"><span class="pre">Download</span> <span class="pre">Jupyter</span> <span class="pre">notebook:</span> <span class="pre">06_tile_creation.ipynb</span></code></a></p>
</div>
</div>
<p class="sphx-glr-signature"><a class="reference external" href="https://sphinx-gallery.github.io">Gallery generated by Sphinx-Gallery</a></p>
</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          
          <a class="prev-page" href="05_module_partition.html">
              <svg><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">Split CBs and SBs across fabric</div>
                
              </div>
            </a>
        </div>

        <div class="related-information">
              Copyright &#169; 2021, University of Utah |
            Built with <a href="https://www.sphinx-doc.org/">Sphinx</a>
              and
              <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
              <a href="https://github.com/pradyunsg/furo">Furo theme</a>. |
            <a class="muted-link" href="../../_sources/auto_openfpga/partition/06_tile_creation.rst.txt"
               rel="nofollow">
              Show Source
            </a>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer no-toc">
      
      
      
    </aside>
  </div>
</div><script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
    <script src="../../_static/jquery.js"></script>
    <script src="../../_static/underscore.js"></script>
    <script src="../../_static/doctools.js"></script>
    <script src="../../_static/scripts/main.js"></script>
    </body>
</html>