QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 22:29:06 on Jun 29,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+../../rtl/topchip" "+incdir+../lib" "+incdir+../lib/agents" "+incdir+../lib/if" "+incdir+../lib/seqs" "+incdir+../lib/units" "+incdir+/tests" "+incdir+.//tb" ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv "+define+PLRU_REPL" "+define+HAS_SB" -l run_dir/corner_test_c.log 
-- Compiling package cache_pkg
-- Compiling package cache_mem_sv_unit
-- Importing package cache_pkg
-- Compiling module cache_mem
-- Compiling interface cache_if
-- Compiling package cache_units_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_units_pkg.sv(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package cache_tests_pkg
-- Importing package cache_units_pkg
-- Compiling module cache_mem_tb_top
-- Importing package cache_tests_pkg

Top level modules:
	cache_mem_tb_top
End time: 22:29:07 on Jun 29,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading E:/questaSim/main/tcl/vsim/pref.tcl

 10.6c

 vsim work.cache_mem_tb_top "+UVM_VERBOSITY=MEDIUM" "+UVM_TESTNAME=corner_test_c" -sv_seed random -coverage -novopt -wlf wave_dir/corner_test_c.wlf -do " log -r /*; coverage save -onexit cov_metrics/corner_test_c.ucdb; run -all; quit -f;" 
 Start time: 22:29:08 on Jun 29,2025
 ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
 //  Questa Sim-64
 //  Version 10.6c win64 Jul 26 2017
 //
 //  Copyright 1991-2017 Mentor Graphics Corporation
 //  All Rights Reserved.
 //
 //  QuestaSim and its associated documentation contain trade
 //  secrets and commercial or financial information that are the property of
 //  Mentor Graphics Corporation and are privileged, confidential,
 //  and exempt from disclosure under the Freedom of Information Act,
 //  5 U.S.C. Section 552. Furthermore, this information
 //  is prohibited from disclosure under the Trade Secrets Act,
 //  18 U.S.C. Section 1905.
 //
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_pkg
 Loading sv_std.std
 Loading work.cache_pkg
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
 Loading work.cache_if
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_tests_pkg
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_units_pkg
 Loading mtiUvm.uvm_pkg
 Loading work.cache_units_pkg
 Loading work.cache_tests_pkg
 Loading work.cache_mem_tb_top
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_sv_unit
 Loading work.cache_mem_sv_unit
 Loading work.cache_mem
 Loading mtiUvm.questa_uvm_pkg
 Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
 ** Warning: (vsim-8634) Code was not compiled with coverage options.
 Sv_Seed = 1598775922
  coverage save -onexit cov_metrics/corner_test_c.ucdb
  run -all
 ----------------------------------------------------------------
 UVM-1.1d
 (C) 2007-2013 Mentor Graphics Corporation
 (C) 2007-2013 Cadence Design Systems, Inc.
 (C) 2006-2013 Synopsys, Inc.
 (C) 2011-2013 Cypress Semiconductor Corp.
 ----------------------------------------------------------------
 
   ***********       IMPORTANT RELEASE NOTES         ************
 
   You are using a version of the UVM library that has been compiled
   with `UVM_NO_DEPRECATED undefined.
   See http://www.eda.org/svdb/view.php?id=3313 for more details.
 
   You are using a version of the UVM library that has been compiled
   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
   See http://www.eda.org/svdb/view.php?id=3770 for more details.
 
       (Specify +UVM_NO_RELNOTES to turn off this notice)
 
 UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
 UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(352): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(352): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(353): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(353): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(354): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(354): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(355): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(355): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(357): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(357): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(358): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(358): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(359): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(359): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(360): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(360): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(394): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(506): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(533): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(534): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(535): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(536): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(543): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(544): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(715): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(735): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 hello from cache_mem_tb
 UVM_INFO @ 0: reporter [RNTST] Running test corner_test_c...
 ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(522): No condition is true in the unique/priority if/case statement.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(512): No condition is true in the unique/priority if/case statement.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-3881) ../lib/units/cache_cov_cdreq.svh(81): Sign-and-Width conversion applied in bin 'CB_WAY' for Coverpoint 'CP_WAY_COV'. Value '4' changed to '3 (maximum)' value.
    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
 ** Warning: (vsim-3882) ../lib/units/cache_cov_cdreq.svh(81): Out of bounds value range in bin 'CB_WAY' for Coverpoint 'CP_WAY_COV' converted to nearest valid bounded range of [0:3].
    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
 UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
 ----------------------------------------------------------------
 Name                       Type                      Size  Value
 ----------------------------------------------------------------
 uvm_test_top               corner_test_c             -     @471 
   env                      cache_env_c               -     @478 
     agt                    cache_agt_c               -     @486 
       drv                  cache_drv_c               -     @633 
         req_port           uvm_blocking_put_port     -     @671 
         rsp_imp            uvm_nonblocking_put_imp   -     @679 
         rsp_port           uvm_analysis_port         -     @648 
         seq_item_port      uvm_seq_item_pull_port    -     @640 
       drv_bfm              cache_drv_bfm_c           -     @656 
         req_imp            uvm_blocking_put_imp      -     @688 
         rsp_port           uvm_nonblocking_put_port  -     @696 
       mon                  cache_mon_c               -     @663 
         lookup_a_imp       uvm_analysis_imp          -     @721 
         txn_ap             uvm_analysis_port         -     @713 
         xfr_ap             uvm_analysis_port         -     @705 
       sqr                  cache_seqr_c              -     @524 
         rsp_export         uvm_analysis_export       -     @531 
         seq_item_export    uvm_seq_item_pull_imp     -     @625 
         arbitration_queue  array                     0     -    
         lock_queue         array                     0     -    
         num_last_reqs      integral                  32    'd1  
         num_last_rsps      integral                  32    'd1  
     cov                    cache_cov_c               -     @500 
       cov_cdreq            cache_cov_cdreq_c         -     @734 
         txn_a_imp          uvm_analysis_imp          -     @748 
       cov_sureq            cache_cov_sureq_c         -     @741 
         txn_a_imp          uvm_analysis_imp          -     @756 
       txn_a_imp            uvm_analysis_imp          -     @507 
       txn_ap               uvm_analysis_port         -     @515 
     sb                     cache_sb_c                -     @493 
       cache                cache_model_c             -     @781 
       m_lookup_ap          uvm_analysis_port         -     @773 
       m_xfr_a_imp          uvm_analysis_imp          -     @765 
 ----------------------------------------------------------------
 
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(506): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(531): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(533): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(534): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(535): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(536): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(543): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(544): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(728): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(357): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(357): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(358): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(358): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(359): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(359): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(360): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(360): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(352): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(352): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(353): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(353): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(354): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(354): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(355): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(355): Index xxxxxxxx into array dimension [0:255] is out of bounds.
    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
 UVM_INFO .\\tests\cache_base_test.svh(57) @ 0: uvm_test_top [corner_test_c] Start test
 UVM_INFO ../lib/units/cache_sb.svh(61) @ 10: uvm_test_top.env.sb [SB] Reset is handling
 UVM_INFO ../lib/units/cache_model.svh(58) @ 10: uvm_test_top.env.sb.cache [CACHE] init cache occurred
 UVM_INFO ../lib/units/cache_sb.svh(73) @ 30: uvm_test_top.env.sb [SB] Reset has completed
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 70: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 70: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 70: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_MD  LOOKUP=FILL_INV_BLK  ST=INVALID
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 110: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 110: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_MD_X_MISS' is 1.
    Time: 110 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 120: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 120: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=INVALID(remain)  TAG=0x0(remain)  DATA=0x0(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 120: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 140: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 140: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x61e853e32861c351c23e2873db9dbd696824aeb9131746d1cee40e6541b5103bd15507f6ed3a936ea8fafb4b887a798aebad57decfe3587d876200501bc3a15e  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 140: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=FILL_INV_BLK  ST=INVALID
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 180: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 180: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x61e853e32861c351c23e2873db9dbd696824aeb9131746d1cee40e6541b5103bd15507f6ed3a936ea8fafb4b887a798aebad57decfe3587d876200501bc3a15e  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_NOT_MIGRATED' is 1.
    Time: 180 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_MISS' is 1.
    Time: 180 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 190: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 190: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=INVALID(remain)  TAG=0x0(remain)  DATA=0x0(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 190: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 210: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 210: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 230: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 310: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 340: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 340: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c  cursp_rsp=CURSP_OKAY  cursp_data=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 350: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 350: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4 <-- 0x0  DATA=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 350: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 370: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 370: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0xf5bb85043fd789e6ab60307709cdd0d5b34d3c526434f142fcb1a080b46c2b2aec0d2ba640cf5bbe29306d423ee962d977bd55374b226a0f3e466c7b5860e0c8  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 370: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=HIT  ST=EXCLUSIVE
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 410: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 410: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0xf5bb85043fd789e6ab60307709cdd0d5b34d3c526434f142fcb1a080b46c2b2aec0d2ba640cf5bbe29306d423ee962d977bd55374b226a0f3e466c7b5860e0c8  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_NOT_MIGRATED' is 2.
    Time: 410 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 420: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 420: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x4(remain)  DATA=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 420: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(411) @ 440: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(412) @ 440: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c
 UVM_WARNING ../lib/units/cache_sb_base.svh(119) @ 440: uvm_test_top.env.sb [SUREQ_CORNER] OP=SUREQ_INV  LOOKUP=HIT  ST=EXCLUSIVE
 UVM_INFO ../lib/units/cache_sb_base.svh(104) @ 500: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_sureq.svh(79) @ 500: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_sureq_c::CG_SUREQ_MESI_COV .CROSS_SUREQ_OP_X_LOOKUP_X_STATE_COV.CB_ILL_INV_X_HIT_EXCLUSIVE' is 1.
    Time: 500 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 510: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(540) @ 510: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: EXCLUSIVE(remain)  TAG: 0x4(remain)  DATA: 0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(545) @ 510: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(411) @ 530: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(412) @ 530: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c
 UVM_INFO ../lib/units/cache_sb_base.svh(104) @ 600: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c  
 UVM_INFO ../lib/units/cache_cov_sureq.svh(79) @ 600: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 610: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(540) @ 610: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(545) @ 610: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 630: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 630: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x76dce79a29d16bedb2a9b2f44e079c3111b71676ed4d192668e0d87ce05e876a9f26a3838229a760abb19ea66272161df069a0317bd89bccbfd08b8e1ed32d8a  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 630: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=HIT  ST=SHARED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 650: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 650: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x76dce79a29d16bedb2a9b2f44e079c3111b71676ed4d192668e0d87ce05e876a9f26a3838229a760abb19ea66272161df069a0317bd89bccbfd08b8e1ed32d8a  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_NOT_MIGRATED' is 3.
    Time: 650 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 660: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 660: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED(remain)  TAG=0x4(remain)  DATA=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 660: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 680: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 680: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 710: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 790: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 820: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 820: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x0  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 830: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 830: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- SHARED  TAG=0x4(remain)  DATA=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 830: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 850: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 850: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 850: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_RD  LOOKUP=HIT  ST=MIGRATED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 900: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 900: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_RD_X_HIT_X_MIGRATED' is 1.
    Time: 900 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 910: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 910: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED(remain)  TAG=0x4(remain)  DATA=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 910: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 930: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 930: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 930: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_RFO  LOOKUP=HIT  ST=MIGRATED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 960: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 960: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_RFO_X_HIT_X_MIGRATED' is 1.
    Time: 960 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 970: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 970: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED(remain)  TAG=0x4(remain)  DATA=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 970: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(411) @ 990: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(412) @ 990: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c
 UVM_WARNING ../lib/units/cache_sb_base.svh(119) @ 990: uvm_test_top.env.sb [SUREQ_CORNER] OP=SUREQ_INV  LOOKUP=HIT  ST=MIGRATED
 UVM_INFO ../lib/units/cache_sb_base.svh(104) @ 1030: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_sureq.svh(79) @ 1030: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_sureq_c::CG_SUREQ_MESI_COV .CROSS_SUREQ_OP_X_LOOKUP_X_STATE_COV.CB_ILL_INV_X_HIT_MIGRATED' is 1.
    Time: 1030 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1040: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(540) @ 1040: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: MIGRATED(remain)  TAG: 0x4(remain)  DATA: 0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(545) @ 1040: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1060: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1060: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x7a63b3919bf093f673854404ff4f1ca8dbe9ad6301a2589e36128404776d6f831ba04d9a459439dd3487f356dfe42b6208d49a254279791ddade88cd92915660  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1120: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 1120: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x7a63b3919bf093f673854404ff4f1ca8dbe9ad6301a2589e36128404776d6f831ba04d9a459439dd3487f356dfe42b6208d49a254279791ddade88cd92915660  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1130: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1130: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x7a63b3919bf093f673854404ff4f1ca8dbe9ad6301a2589e36128404776d6f831ba04d9a459439dd3487f356dfe42b6208d49a254279791ddade88cd92915660 <-- 0x34bfc464bbc832f6192a3f54f5e95f93699e8256d9f39e256f7e684c7608e79216d7034d1f3484ad1d6f4b32831a4638fca858b66e0d5b240cbaddb9ddcf634c  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1130: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1150: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1150: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x318988bab805960c8d43b19fc67b330813646b0d7a6bc5bc2f735179ad304fd745b1641c4565ce998de3cf3a2cae6222d75070e5d3d84bdf06037933f1f04020  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x7a63b3919bf093f673854404ff4f1ca8dbe9ad6301a2589e36128404776d6f831ba04d9a459439dd3487f356dfe42b6208d49a254279791ddade88cd92915660
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 1150: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=HIT  ST=MODIFIED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1210: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 1210: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x318988bab805960c8d43b19fc67b330813646b0d7a6bc5bc2f735179ad304fd745b1641c4565ce998de3cf3a2cae6222d75070e5d3d84bdf06037933f1f04020  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_NOT_MIGRATED' is 4.
    Time: 1210 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1220: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1220: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED(remain)  TAG=0x4(remain)  DATA=0x7a63b3919bf093f673854404ff4f1ca8dbe9ad6301a2589e36128404776d6f831ba04d9a459439dd3487f356dfe42b6208d49a254279791ddade88cd92915660(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1220: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(411) @ 1240: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(412) @ 1240: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x7a63b3919bf093f673854404ff4f1ca8dbe9ad6301a2589e36128404776d6f831ba04d9a459439dd3487f356dfe42b6208d49a254279791ddade88cd92915660
 UVM_WARNING ../lib/units/cache_sb_base.svh(119) @ 1240: uvm_test_top.env.sb [SUREQ_CORNER] OP=SUREQ_INV  LOOKUP=HIT  ST=MODIFIED
 UVM_INFO ../lib/units/cache_sb_base.svh(104) @ 1280: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_sureq.svh(79) @ 1280: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_ERROR  sdrsp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_sureq_c::CG_SUREQ_MESI_COV .CROSS_SUREQ_OP_X_LOOKUP_X_STATE_COV.CB_ILL_INV_X_HIT_MODIFIED' is 1.
    Time: 1280 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1290: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(540) @ 1290: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: MODIFIED(remain)  TAG: 0x4(remain)  DATA: 0x7a63b3919bf093f673854404ff4f1ca8dbe9ad6301a2589e36128404776d6f831ba04d9a459439dd3487f356dfe42b6208d49a254279791ddade88cd92915660(remain)  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(545) @ 1290: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1310: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1310: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x2  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x2  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1380: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x2  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1450: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xce597e79f3749452789c889d66a177733dd6f958102ea4340cc53bbad9de0860ab0be3cc7462db3fbd20900172795e185809caafbe875d93afe04bc29b920dfb  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1470: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xce597e79f3749452789c889d66a177733dd6f958102ea4340cc53bbad9de0860ab0be3cc7462db3fbd20900172795e185809caafbe875d93afe04bc29b920dfb  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 1470: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x2  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x2  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x2  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xce597e79f3749452789c889d66a177733dd6f958102ea4340cc53bbad9de0860ab0be3cc7462db3fbd20900172795e185809caafbe875d93afe04bc29b920dfb  cursp_rsp=CURSP_OKAY  cursp_data=0xce597e79f3749452789c889d66a177733dd6f958102ea4340cc53bbad9de0860ab0be3cc7462db3fbd20900172795e185809caafbe875d93afe04bc29b920dfb  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1480: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1480: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x0(remain)  DATA=0xce597e79f3749452789c889d66a177733dd6f958102ea4340cc53bbad9de0860ab0be3cc7462db3fbd20900172795e185809caafbe875d93afe04bc29b920dfb <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1480: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1500: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1500: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x102  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x2  WAY=0x1  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1520: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x102  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1600: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x3a8ed3d2e08aaf192c517f47e378660298ff6d032de34c747ebf6299cc137843ef01494c5e56a5db1069bafb666de55e867e25d6dfcfabc259d2e34a031dcc2a  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1630: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x3a8ed3d2e08aaf192c517f47e378660298ff6d032de34c747ebf6299cc137843ef01494c5e56a5db1069bafb666de55e867e25d6dfcfabc259d2e34a031dcc2a  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 1630: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x2  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x102  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x102  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x3a8ed3d2e08aaf192c517f47e378660298ff6d032de34c747ebf6299cc137843ef01494c5e56a5db1069bafb666de55e867e25d6dfcfabc259d2e34a031dcc2a  cursp_rsp=CURSP_OKAY  cursp_data=0x3a8ed3d2e08aaf192c517f47e378660298ff6d032de34c747ebf6299cc137843ef01494c5e56a5db1069bafb666de55e867e25d6dfcfabc259d2e34a031dcc2a  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1640: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=1
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1640: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x1 <-- 0x0  DATA=0x3a8ed3d2e08aaf192c517f47e378660298ff6d032de34c747ebf6299cc137843ef01494c5e56a5db1069bafb666de55e867e25d6dfcfabc259d2e34a031dcc2a <-- 0x0  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1640: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1660: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1660: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x202  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x2  WAY=0x2  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1710: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x202  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1790: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xfcfea5f02e4ffc21b95f8fd7c8c8a752996b566f84623ce32c16ab2c89912af988437c38a60535ac8c62dc55ae0b60e5b6de2b98798b4cfe5f369117f9c3bda1  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1830: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xfcfea5f02e4ffc21b95f8fd7c8c8a752996b566f84623ce32c16ab2c89912af988437c38a60535ac8c62dc55ae0b60e5b6de2b98798b4cfe5f369117f9c3bda1  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 1830: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x2  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x202  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x202  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xfcfea5f02e4ffc21b95f8fd7c8c8a752996b566f84623ce32c16ab2c89912af988437c38a60535ac8c62dc55ae0b60e5b6de2b98798b4cfe5f369117f9c3bda1  cursp_rsp=CURSP_OKAY  cursp_data=0xfcfea5f02e4ffc21b95f8fd7c8c8a752996b566f84623ce32c16ab2c89912af988437c38a60535ac8c62dc55ae0b60e5b6de2b98798b4cfe5f369117f9c3bda1  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1840: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=2
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1840: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x2 <-- 0x0  DATA=0xfcfea5f02e4ffc21b95f8fd7c8c8a752996b566f84623ce32c16ab2c89912af988437c38a60535ac8c62dc55ae0b60e5b6de2b98798b4cfe5f369117f9c3bda1 <-- 0x0  EVICT_WAY=0x0 <-- 0x2  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1840: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1860: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1860: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x302  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x2  WAY=0x3  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1880: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x302  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1920: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x4fa7b7c8b386ef1a168aedc45742355fb034ae69c223e4f55dd185fa0a609fcc54218ec5dcfbde6e73737c1d068051d4ff9d4bfb94fcfb61085d4e7924c35fb6  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 1940: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x4fa7b7c8b386ef1a168aedc45742355fb034ae69c223e4f55dd185fa0a609fcc54218ec5dcfbde6e73737c1d068051d4ff9d4bfb94fcfb61085d4e7924c35fb6  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 1940: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x2  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x302  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x302  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x4fa7b7c8b386ef1a168aedc45742355fb034ae69c223e4f55dd185fa0a609fcc54218ec5dcfbde6e73737c1d068051d4ff9d4bfb94fcfb61085d4e7924c35fb6  cursp_rsp=CURSP_OKAY  cursp_data=0x4fa7b7c8b386ef1a168aedc45742355fb034ae69c223e4f55dd185fa0a609fcc54218ec5dcfbde6e73737c1d068051d4ff9d4bfb94fcfb61085d4e7924c35fb6  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 1950: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=3
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 1950: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x3 <-- 0x0  DATA=0x4fa7b7c8b386ef1a168aedc45742355fb034ae69c223e4f55dd185fa0a609fcc54218ec5dcfbde6e73737c1d068051d4ff9d4bfb94fcfb61085d4e7924c35fb6 <-- 0x0  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 1950: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 1970: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 1970: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x402  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x2  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0xce597e79f3749452789c889d66a177733dd6f958102ea4340cc53bbad9de0860ab0be3cc7462db3fbd20900172795e185809caafbe875d93afe04bc29b920dfb
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 1970: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_MD  LOOKUP=EVICT_BLK  ST=EXCLUSIVE
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2040: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 2040: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x2  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x402  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_MD_X_MISS' is 2.
    Time: 2040 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 2050: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 2050: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x0(remain)  DATA=0xce597e79f3749452789c889d66a177733dd6f958102ea4340cc53bbad9de0860ab0be3cc7462db3fbd20900172795e185809caafbe875d93afe04bc29b920dfb(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 2050: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 2070: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 2070: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x502  DAT=0xdbba3f1decf6af574b2ad4339e7096d49ded504810823b8bae00a48ff11b0f3867a6f650d7ef909555c9bee1359de3e768c4142c1c378fff73eead55f02f3a35  Lookup=EVICT_BLK  Access to: IDX=0x2  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0xce597e79f3749452789c889d66a177733dd6f958102ea4340cc53bbad9de0860ab0be3cc7462db3fbd20900172795e185809caafbe875d93afe04bc29b920dfb
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 2070: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=EVICT_BLK  ST=EXCLUSIVE
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2090: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 2090: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x2  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x502  cdreq_data=0xdbba3f1decf6af574b2ad4339e7096d49ded504810823b8bae00a48ff11b0f3867a6f650d7ef909555c9bee1359de3e768c4142c1c378fff73eead55f02f3a35  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_NOT_MIGRATED' is 5.
    Time: 2090 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_MISS' is 2.
    Time: 2090 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 2100: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=2  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 2100: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x0(remain)  DATA=0xce597e79f3749452789c889d66a177733dd6f958102ea4340cc53bbad9de0860ab0be3cc7462db3fbd20900172795e185809caafbe875d93afe04bc29b920dfb(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 2100: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 2120: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 2120: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x3  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x3  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2160: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x3  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2200: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_SNOOP  sursp_data=0x10034a41caa8437d4685c86f029d6bb86de1acbbe7d3a7a3fe8ba941afacaef8594cef05adc5ab6cd0ab1b3d96b21c4a5366dfc909971ba166c433852bd71387  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2240: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x10034a41caa8437d4685c86f029d6bb86de1acbbe7d3a7a3fe8ba941afacaef8594cef05adc5ab6cd0ab1b3d96b21c4a5366dfc909971ba166c433852bd71387  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 2240: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x3  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x3  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x3  sdreq_data=0x0  sursp_rsp=SURSP_SNOOP  sursp_data=0x10034a41caa8437d4685c86f029d6bb86de1acbbe7d3a7a3fe8ba941afacaef8594cef05adc5ab6cd0ab1b3d96b21c4a5366dfc909971ba166c433852bd71387  cursp_rsp=CURSP_OKAY  cursp_data=0x10034a41caa8437d4685c86f029d6bb86de1acbbe7d3a7a3fe8ba941afacaef8594cef05adc5ab6cd0ab1b3d96b21c4a5366dfc909971ba166c433852bd71387  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 2250: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=3  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 2250: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED <-- INVALID  TAG=0x0(remain)  DATA=0x10034a41caa8437d4685c86f029d6bb86de1acbbe7d3a7a3fe8ba941afacaef8594cef05adc5ab6cd0ab1b3d96b21c4a5366dfc909971ba166c433852bd71387 <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 2250: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 2270: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 2270: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x103  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x3  WAY=0x1  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2290: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x103  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2360: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_SNOOP  sursp_data=0x61d2d90ea7455b30acb48881a14aea5c5aff462caa9b9f0028e00a6c557ea13abbb15686ef847695e76c33ae688f151ca929ffd7d8d3da2408f47d75767278b7  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2390: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x61d2d90ea7455b30acb48881a14aea5c5aff462caa9b9f0028e00a6c557ea13abbb15686ef847695e76c33ae688f151ca929ffd7d8d3da2408f47d75767278b7  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 2390: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x3  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x103  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x103  sdreq_data=0x0  sursp_rsp=SURSP_SNOOP  sursp_data=0x61d2d90ea7455b30acb48881a14aea5c5aff462caa9b9f0028e00a6c557ea13abbb15686ef847695e76c33ae688f151ca929ffd7d8d3da2408f47d75767278b7  cursp_rsp=CURSP_OKAY  cursp_data=0x61d2d90ea7455b30acb48881a14aea5c5aff462caa9b9f0028e00a6c557ea13abbb15686ef847695e76c33ae688f151ca929ffd7d8d3da2408f47d75767278b7  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 2400: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=3  WAY=1
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 2400: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED <-- INVALID  TAG=0x1 <-- 0x0  DATA=0x61d2d90ea7455b30acb48881a14aea5c5aff462caa9b9f0028e00a6c557ea13abbb15686ef847695e76c33ae688f151ca929ffd7d8d3da2408f47d75767278b7 <-- 0x0  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 2400: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 2420: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 2420: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x203  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x3  WAY=0x2  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2470: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x203  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2540: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_SNOOP  sursp_data=0x4b3363a1d91ebeb2382bd9957742727ac47fe2d7de53e2af745f35221f58b5b28efa5c2e1454c7ac4dc26e7057e3404ce96a23c58de02e9b15a8ecd9aea9e3a4  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2600: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x4b3363a1d91ebeb2382bd9957742727ac47fe2d7de53e2af745f35221f58b5b28efa5c2e1454c7ac4dc26e7057e3404ce96a23c58de02e9b15a8ecd9aea9e3a4  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 2600: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x3  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x203  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x203  sdreq_data=0x0  sursp_rsp=SURSP_SNOOP  sursp_data=0x4b3363a1d91ebeb2382bd9957742727ac47fe2d7de53e2af745f35221f58b5b28efa5c2e1454c7ac4dc26e7057e3404ce96a23c58de02e9b15a8ecd9aea9e3a4  cursp_rsp=CURSP_OKAY  cursp_data=0x4b3363a1d91ebeb2382bd9957742727ac47fe2d7de53e2af745f35221f58b5b28efa5c2e1454c7ac4dc26e7057e3404ce96a23c58de02e9b15a8ecd9aea9e3a4  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 2610: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=3  WAY=2
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 2610: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED <-- INVALID  TAG=0x2 <-- 0x0  DATA=0x4b3363a1d91ebeb2382bd9957742727ac47fe2d7de53e2af745f35221f58b5b28efa5c2e1454c7ac4dc26e7057e3404ce96a23c58de02e9b15a8ecd9aea9e3a4 <-- 0x0  EVICT_WAY=0x0 <-- 0x2  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 2610: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 2630: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 2630: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x303  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x3  WAY=0x3  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2690: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x303  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2760: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_SNOOP  sursp_data=0xda920fc56fce7922a70d057afb541f624f8ec1410307a653a8d4021116c9b631e9525887de74bbbc51a2990f67f1851ac20b3751bb6c564f6afa4463fb302cb2  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2830: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xda920fc56fce7922a70d057afb541f624f8ec1410307a653a8d4021116c9b631e9525887de74bbbc51a2990f67f1851ac20b3751bb6c564f6afa4463fb302cb2  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 2830: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x3  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x303  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x303  sdreq_data=0x0  sursp_rsp=SURSP_SNOOP  sursp_data=0xda920fc56fce7922a70d057afb541f624f8ec1410307a653a8d4021116c9b631e9525887de74bbbc51a2990f67f1851ac20b3751bb6c564f6afa4463fb302cb2  cursp_rsp=CURSP_OKAY  cursp_data=0xda920fc56fce7922a70d057afb541f624f8ec1410307a653a8d4021116c9b631e9525887de74bbbc51a2990f67f1851ac20b3751bb6c564f6afa4463fb302cb2  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 2840: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=3  WAY=3
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 2840: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED <-- INVALID  TAG=0x3 <-- 0x0  DATA=0xda920fc56fce7922a70d057afb541f624f8ec1410307a653a8d4021116c9b631e9525887de74bbbc51a2990f67f1851ac20b3751bb6c564f6afa4463fb302cb2 <-- 0x0  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 2840: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 2860: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 2860: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x403  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x3  WAY=0x0  ST=SHARED  TAG=0x0  DAT=0x10034a41caa8437d4685c86f029d6bb86de1acbbe7d3a7a3fe8ba941afacaef8594cef05adc5ab6cd0ab1b3d96b21c4a5366dfc909971ba166c433852bd71387
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 2860: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_MD  LOOKUP=EVICT_BLK  ST=SHARED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2890: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 2890: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=SHARED  IDX=0x3  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x403  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_MD_X_MISS' is 3.
    Time: 2890 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 2900: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=3  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 2900: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED(remain)  TAG=0x0(remain)  DATA=0x10034a41caa8437d4685c86f029d6bb86de1acbbe7d3a7a3fe8ba941afacaef8594cef05adc5ab6cd0ab1b3d96b21c4a5366dfc909971ba166c433852bd71387(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 2900: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 2920: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 2920: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x503  DAT=0x239561f75e52ee3ebc19ae5a4dc3e01541e41ca75e197ea2cea05c006398f1c683c48bff71b03ddcf0e74b081517fbddc2142b2591fb86e40117ec9b08e7c15f  Lookup=EVICT_BLK  Access to: IDX=0x3  WAY=0x0  ST=SHARED  TAG=0x0  DAT=0x10034a41caa8437d4685c86f029d6bb86de1acbbe7d3a7a3fe8ba941afacaef8594cef05adc5ab6cd0ab1b3d96b21c4a5366dfc909971ba166c433852bd71387
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 2920: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=EVICT_BLK  ST=SHARED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 2990: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 2990: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=SHARED  IDX=0x3  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x503  cdreq_data=0x239561f75e52ee3ebc19ae5a4dc3e01541e41ca75e197ea2cea05c006398f1c683c48bff71b03ddcf0e74b081517fbddc2142b2591fb86e40117ec9b08e7c15f  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_NOT_MIGRATED' is 6.
    Time: 2990 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_MISS' is 3.
    Time: 2990 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 3000: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=3  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 3000: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED(remain)  TAG=0x0(remain)  DATA=0x10034a41caa8437d4685c86f029d6bb86de1acbbe7d3a7a3fe8ba941afacaef8594cef05adc5ab6cd0ab1b3d96b21c4a5366dfc909971ba166c433852bd71387(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 3000: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 3020: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 3020: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x4  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x4  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3050: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x4  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3130: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x19e0c2ffdae8693d118d2369b61bb44031b1d8a0c75696070884a9bd420fab3d67273758bc31866522b889168f82415c676cf9596da39491731c8432fa17aec9  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3200: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x19e0c2ffdae8693d118d2369b61bb44031b1d8a0c75696070884a9bd420fab3d67273758bc31866522b889168f82415c676cf9596da39491731c8432fa17aec9  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 3200: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x4  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x4  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x4  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x19e0c2ffdae8693d118d2369b61bb44031b1d8a0c75696070884a9bd420fab3d67273758bc31866522b889168f82415c676cf9596da39491731c8432fa17aec9  cursp_rsp=CURSP_OKAY  cursp_data=0x19e0c2ffdae8693d118d2369b61bb44031b1d8a0c75696070884a9bd420fab3d67273758bc31866522b889168f82415c676cf9596da39491731c8432fa17aec9  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 3210: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=4  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 3210: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x0(remain)  DATA=0x19e0c2ffdae8693d118d2369b61bb44031b1d8a0c75696070884a9bd420fab3d67273758bc31866522b889168f82415c676cf9596da39491731c8432fa17aec9 <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 3210: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 3230: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 3230: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x104  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x4  WAY=0x1  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3260: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x104  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3290: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0xff435281556648f8704458b5032066cf164d5e84385e33edea2bf26af1df36f1df069c71f8e72b04fce11690dce21513fe4157ab48a427d141b10f9a5f5ccddd  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3350: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xff435281556648f8704458b5032066cf164d5e84385e33edea2bf26af1df36f1df069c71f8e72b04fce11690dce21513fe4157ab48a427d141b10f9a5f5ccddd  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 3350: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x4  WAY=0x1  cdreq_op=CDREQ_RFO  cdreq_addr=0x104  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x104  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0xff435281556648f8704458b5032066cf164d5e84385e33edea2bf26af1df36f1df069c71f8e72b04fce11690dce21513fe4157ab48a427d141b10f9a5f5ccddd  cursp_rsp=CURSP_OKAY  cursp_data=0xff435281556648f8704458b5032066cf164d5e84385e33edea2bf26af1df36f1df069c71f8e72b04fce11690dce21513fe4157ab48a427d141b10f9a5f5ccddd  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 3360: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=4  WAY=1
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 3360: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x1 <-- 0x0  DATA=0xff435281556648f8704458b5032066cf164d5e84385e33edea2bf26af1df36f1df069c71f8e72b04fce11690dce21513fe4157ab48a427d141b10f9a5f5ccddd <-- 0x0  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 3360: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 3380: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 3380: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x204  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x4  WAY=0x2  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3450: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x204  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3530: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x63a1d0e34f8423734207ec32d1ef28883515de2ec4af32b8aada032c26e5855c014e5059fe7771fba5b8ff3c5c0a9337d8a59bb8d2a4ed1a48785775d0d989c  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3600: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x63a1d0e34f8423734207ec32d1ef28883515de2ec4af32b8aada032c26e5855c014e5059fe7771fba5b8ff3c5c0a9337d8a59bb8d2a4ed1a48785775d0d989c  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 3600: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x4  WAY=0x2  cdreq_op=CDREQ_RFO  cdreq_addr=0x204  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x204  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x63a1d0e34f8423734207ec32d1ef28883515de2ec4af32b8aada032c26e5855c014e5059fe7771fba5b8ff3c5c0a9337d8a59bb8d2a4ed1a48785775d0d989c  cursp_rsp=CURSP_OKAY  cursp_data=0x63a1d0e34f8423734207ec32d1ef28883515de2ec4af32b8aada032c26e5855c014e5059fe7771fba5b8ff3c5c0a9337d8a59bb8d2a4ed1a48785775d0d989c  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 3610: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=4  WAY=2
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 3610: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x2 <-- 0x0  DATA=0x63a1d0e34f8423734207ec32d1ef28883515de2ec4af32b8aada032c26e5855c014e5059fe7771fba5b8ff3c5c0a9337d8a59bb8d2a4ed1a48785775d0d989c <-- 0x0  EVICT_WAY=0x0 <-- 0x2  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 3610: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 3630: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 3630: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x304  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x4  WAY=0x3  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3660: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x304  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3740: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x2e94fa21c05583e0acf9d9a58f51a76b63806eac72ec0d99b112948561b8d954d0c936619e258ec936a5a5b687f4e69376c893d5147c5dec2bf8a3903bdd648  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3810: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x2e94fa21c05583e0acf9d9a58f51a76b63806eac72ec0d99b112948561b8d954d0c936619e258ec936a5a5b687f4e69376c893d5147c5dec2bf8a3903bdd648  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 3810: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x4  WAY=0x3  cdreq_op=CDREQ_RFO  cdreq_addr=0x304  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x304  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x2e94fa21c05583e0acf9d9a58f51a76b63806eac72ec0d99b112948561b8d954d0c936619e258ec936a5a5b687f4e69376c893d5147c5dec2bf8a3903bdd648  cursp_rsp=CURSP_OKAY  cursp_data=0x2e94fa21c05583e0acf9d9a58f51a76b63806eac72ec0d99b112948561b8d954d0c936619e258ec936a5a5b687f4e69376c893d5147c5dec2bf8a3903bdd648  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 3820: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=4  WAY=3
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 3820: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x3 <-- 0x0  DATA=0x2e94fa21c05583e0acf9d9a58f51a76b63806eac72ec0d99b112948561b8d954d0c936619e258ec936a5a5b687f4e69376c893d5147c5dec2bf8a3903bdd648 <-- 0x0  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 3820: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 3840: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 3840: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x404  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x4  WAY=0x0  ST=MIGRATED  TAG=0x0  DAT=0x19e0c2ffdae8693d118d2369b61bb44031b1d8a0c75696070884a9bd420fab3d67273758bc31866522b889168f82415c676cf9596da39491731c8432fa17aec9
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 3840: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_MD  LOOKUP=EVICT_BLK  ST=MIGRATED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3890: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 3890: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=MIGRATED  IDX=0x4  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x404  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_MD_X_MISS' is 4.
    Time: 3890 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 3900: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=4  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 3900: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED(remain)  TAG=0x0(remain)  DATA=0x19e0c2ffdae8693d118d2369b61bb44031b1d8a0c75696070884a9bd420fab3d67273758bc31866522b889168f82415c676cf9596da39491731c8432fa17aec9(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 3900: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 3920: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 3920: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x504  DAT=0xb1f79b725c6bbc724ae3d09fc4196b283622f8c147ae3b31da2161253fb102212ec8c9d4f25c98ec3494568792fc7978e6cbce69e4d2acd9b6fbf1547e387a6  Lookup=EVICT_BLK  Access to: IDX=0x4  WAY=0x0  ST=MIGRATED  TAG=0x0  DAT=0x19e0c2ffdae8693d118d2369b61bb44031b1d8a0c75696070884a9bd420fab3d67273758bc31866522b889168f82415c676cf9596da39491731c8432fa17aec9
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 3920: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=EVICT_BLK  ST=MIGRATED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 3970: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 3970: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=MIGRATED  IDX=0x4  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x504  cdreq_data=0xb1f79b725c6bbc724ae3d09fc4196b283622f8c147ae3b31da2161253fb102212ec8c9d4f25c98ec3494568792fc7978e6cbce69e4d2acd9b6fbf1547e387a6  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_MISS' is 4.
    Time: 3970 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 3980: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=4  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 3980: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED(remain)  TAG=0x0(remain)  DATA=0x19e0c2ffdae8693d118d2369b61bb44031b1d8a0c75696070884a9bd420fab3d67273758bc31866522b889168f82415c676cf9596da39491731c8432fa17aec9(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 3980: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 4000: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 4000: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x5  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x5  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4020: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x5  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4090: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0xc33e27a587729c18d99b81163a36fde959903cd4097bae7359ffc7533e7c7992131c5ee3bf04caa0f770457107ee6153898b719109c8b76f609d06e69707775  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4110: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xc33e27a587729c18d99b81163a36fde959903cd4097bae7359ffc7533e7c7992131c5ee3bf04caa0f770457107ee6153898b719109c8b76f609d06e69707775  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 4110: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x5  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x5  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x5  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0xc33e27a587729c18d99b81163a36fde959903cd4097bae7359ffc7533e7c7992131c5ee3bf04caa0f770457107ee6153898b719109c8b76f609d06e69707775  cursp_rsp=CURSP_OKAY  cursp_data=0xc33e27a587729c18d99b81163a36fde959903cd4097bae7359ffc7533e7c7992131c5ee3bf04caa0f770457107ee6153898b719109c8b76f609d06e69707775  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 4120: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=5  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 4120: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x0(remain)  DATA=0xc33e27a587729c18d99b81163a36fde959903cd4097bae7359ffc7533e7c7992131c5ee3bf04caa0f770457107ee6153898b719109c8b76f609d06e69707775 <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 4120: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 4140: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 4140: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x105  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x5  WAY=0x1  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4160: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x105  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4240: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x62bbfe6fe32223e097f3501d7e7bfa08bbd85bdde5b11e61d6677fe302970ea2943f7e7bfbb0274c944b43ce3a23f420f91567549125980fe434d27714d1ea6b  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4260: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x62bbfe6fe32223e097f3501d7e7bfa08bbd85bdde5b11e61d6677fe302970ea2943f7e7bfbb0274c944b43ce3a23f420f91567549125980fe434d27714d1ea6b  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 4260: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x5  WAY=0x1  cdreq_op=CDREQ_RFO  cdreq_addr=0x105  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x105  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x62bbfe6fe32223e097f3501d7e7bfa08bbd85bdde5b11e61d6677fe302970ea2943f7e7bfbb0274c944b43ce3a23f420f91567549125980fe434d27714d1ea6b  cursp_rsp=CURSP_OKAY  cursp_data=0x62bbfe6fe32223e097f3501d7e7bfa08bbd85bdde5b11e61d6677fe302970ea2943f7e7bfbb0274c944b43ce3a23f420f91567549125980fe434d27714d1ea6b  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 4270: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=5  WAY=1
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 4270: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x1 <-- 0x0  DATA=0x62bbfe6fe32223e097f3501d7e7bfa08bbd85bdde5b11e61d6677fe302970ea2943f7e7bfbb0274c944b43ce3a23f420f91567549125980fe434d27714d1ea6b <-- 0x0  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 4270: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 4290: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 4290: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x205  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x5  WAY=0x2  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4350: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x205  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4430: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x28d7b15e94fdab8502e176847e82f3111ac776c692c0d8c813e0974106a8a407c071e0de38c089d7cf59b54dc1ab1527543e34bf5de9ce7e12c738c168a0cb2a  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4480: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x28d7b15e94fdab8502e176847e82f3111ac776c692c0d8c813e0974106a8a407c071e0de38c089d7cf59b54dc1ab1527543e34bf5de9ce7e12c738c168a0cb2a  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 4480: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x5  WAY=0x2  cdreq_op=CDREQ_RFO  cdreq_addr=0x205  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x205  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x28d7b15e94fdab8502e176847e82f3111ac776c692c0d8c813e0974106a8a407c071e0de38c089d7cf59b54dc1ab1527543e34bf5de9ce7e12c738c168a0cb2a  cursp_rsp=CURSP_OKAY  cursp_data=0x28d7b15e94fdab8502e176847e82f3111ac776c692c0d8c813e0974106a8a407c071e0de38c089d7cf59b54dc1ab1527543e34bf5de9ce7e12c738c168a0cb2a  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 4490: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=5  WAY=2
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 4490: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x2 <-- 0x0  DATA=0x28d7b15e94fdab8502e176847e82f3111ac776c692c0d8c813e0974106a8a407c071e0de38c089d7cf59b54dc1ab1527543e34bf5de9ce7e12c738c168a0cb2a <-- 0x0  EVICT_WAY=0x0 <-- 0x2  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 4490: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 4510: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 4510: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x305  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x5  WAY=0x3  ST=INVALID  TAG=0x0  DAT=0x0
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4530: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x305  sdreq_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4560: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x9e839c443ea5a63b04e4cbbd01da92946e7f435439dd68610c7d601ef4923e01e37590c49c96ceea811beb42154c3aa519f60e2391e541c4a0f1caa03351075c  
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4580: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x9e839c443ea5a63b04e4cbbd01da92946e7f435439dd68610c7d601ef4923e01e37590c49c96ceea811beb42154c3aa519f60e2391e541c4a0f1caa03351075c  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 4580: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x5  WAY=0x3  cdreq_op=CDREQ_RFO  cdreq_addr=0x305  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x305  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x9e839c443ea5a63b04e4cbbd01da92946e7f435439dd68610c7d601ef4923e01e37590c49c96ceea811beb42154c3aa519f60e2391e541c4a0f1caa03351075c  cursp_rsp=CURSP_OKAY  cursp_data=0x9e839c443ea5a63b04e4cbbd01da92946e7f435439dd68610c7d601ef4923e01e37590c49c96ceea811beb42154c3aa519f60e2391e541c4a0f1caa03351075c  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 4590: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=5  WAY=3
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 4590: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x3 <-- 0x0  DATA=0x9e839c443ea5a63b04e4cbbd01da92946e7f435439dd68610c7d601ef4923e01e37590c49c96ceea811beb42154c3aa519f60e2391e541c4a0f1caa03351075c <-- 0x0  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 4590: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 4610: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 4610: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x5  DAT=0xc356c718a115aa760f79ec9c7d0078c319625f2f4916c565438214a7bba3b803964da405e04a916597b5dd9f0a996b7a0d6bdba16130c8c5cbadd7f5b2288c0f  Lookup=HIT  Access to: IDX=0x5  WAY=0x0  ST=MIGRATED  TAG=0x0  DAT=0xc33e27a587729c18d99b81163a36fde959903cd4097bae7359ffc7533e7c7992131c5ee3bf04caa0f770457107ee6153898b719109c8b76f609d06e69707775
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4650: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 4650: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x5  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x5  cdreq_data=0xc356c718a115aa760f79ec9c7d0078c319625f2f4916c565438214a7bba3b803964da405e04a916597b5dd9f0a996b7a0d6bdba16130c8c5cbadd7f5b2288c0f  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 4660: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=5  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 4660: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x0(remain)  DATA=0xc356c718a115aa760f79ec9c7d0078c319625f2f4916c565438214a7bba3b803964da405e04a916597b5dd9f0a996b7a0d6bdba16130c8c5cbadd7f5b2288c0f <-- 0xc33e27a587729c18d99b81163a36fde959903cd4097bae7359ffc7533e7c7992131c5ee3bf04caa0f770457107ee6153898b719109c8b76f609d06e69707775  EVICT_WAY=0x2 <-- 0x0  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 4660: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 4680: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 4680: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x105  DAT=0x1a36dd4a1da37a509e0cf1f5a170f9d485ed72cc4e08d583c97f551b0a8182ac5d72b84a9f580da224e799556a3238cd94977c12ffcf1d5933074117e14786fb  Lookup=HIT  Access to: IDX=0x5  WAY=0x1  ST=MIGRATED  TAG=0x1  DAT=0x62bbfe6fe32223e097f3501d7e7bfa08bbd85bdde5b11e61d6677fe302970ea2943f7e7bfbb0274c944b43ce3a23f420f91567549125980fe434d27714d1ea6b
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4750: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 4750: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x5  WAY=0x1  cdreq_op=CDREQ_WB  cdreq_addr=0x105  cdreq_data=0x1a36dd4a1da37a509e0cf1f5a170f9d485ed72cc4e08d583c97f551b0a8182ac5d72b84a9f580da224e799556a3238cd94977c12ffcf1d5933074117e14786fb  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 4760: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=5  WAY=1
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 4760: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x1(remain)  DATA=0x1a36dd4a1da37a509e0cf1f5a170f9d485ed72cc4e08d583c97f551b0a8182ac5d72b84a9f580da224e799556a3238cd94977c12ffcf1d5933074117e14786fb <-- 0x62bbfe6fe32223e097f3501d7e7bfa08bbd85bdde5b11e61d6677fe302970ea2943f7e7bfbb0274c944b43ce3a23f420f91567549125980fe434d27714d1ea6b  EVICT_WAY=0x2(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 4760: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 4780: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 4780: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x205  DAT=0x98d890aef0823d6315b8f629b2e24bb23cdc9e31b79f7089678122caa5fc3b66a9ce8980129292849225e7112f8a3da32d5700efc7f6a5a6371c2120fbc81251  Lookup=HIT  Access to: IDX=0x5  WAY=0x2  ST=MIGRATED  TAG=0x2  DAT=0x28d7b15e94fdab8502e176847e82f3111ac776c692c0d8c813e0974106a8a407c071e0de38c089d7cf59b54dc1ab1527543e34bf5de9ce7e12c738c168a0cb2a
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4840: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 4840: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x5  WAY=0x2  cdreq_op=CDREQ_WB  cdreq_addr=0x205  cdreq_data=0x98d890aef0823d6315b8f629b2e24bb23cdc9e31b79f7089678122caa5fc3b66a9ce8980129292849225e7112f8a3da32d5700efc7f6a5a6371c2120fbc81251  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 4850: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=5  WAY=2
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 4850: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x2(remain)  DATA=0x98d890aef0823d6315b8f629b2e24bb23cdc9e31b79f7089678122caa5fc3b66a9ce8980129292849225e7112f8a3da32d5700efc7f6a5a6371c2120fbc81251 <-- 0x28d7b15e94fdab8502e176847e82f3111ac776c692c0d8c813e0974106a8a407c071e0de38c089d7cf59b54dc1ab1527543e34bf5de9ce7e12c738c168a0cb2a  EVICT_WAY=0x0 <-- 0x2  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 4850: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 4870: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 4870: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x305  DAT=0xc4d2f4465580fdf3abf8a3795354f39e49b7eb8731b3e111eead7ecd7899a545020fc95c42009bf40e95f203f19eaa4675cd8deff36a01718b5cd41892f14de8  Lookup=HIT  Access to: IDX=0x5  WAY=0x3  ST=MIGRATED  TAG=0x3  DAT=0x9e839c443ea5a63b04e4cbbd01da92946e7f435439dd68610c7d601ef4923e01e37590c49c96ceea811beb42154c3aa519f60e2391e541c4a0f1caa03351075c
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4900: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 4900: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x5  WAY=0x3  cdreq_op=CDREQ_WB  cdreq_addr=0x305  cdreq_data=0xc4d2f4465580fdf3abf8a3795354f39e49b7eb8731b3e111eead7ecd7899a545020fc95c42009bf40e95f203f19eaa4675cd8deff36a01718b5cd41892f14de8  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 4910: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=5  WAY=3
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 4910: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x3(remain)  DATA=0xc4d2f4465580fdf3abf8a3795354f39e49b7eb8731b3e111eead7ecd7899a545020fc95c42009bf40e95f203f19eaa4675cd8deff36a01718b5cd41892f14de8 <-- 0x9e839c443ea5a63b04e4cbbd01da92946e7f435439dd68610c7d601ef4923e01e37590c49c96ceea811beb42154c3aa519f60e2391e541c4a0f1caa03351075c  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 4910: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 4930: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 4930: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x405  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x5  WAY=0x0  ST=MODIFIED  TAG=0x0  DAT=0xc356c718a115aa760f79ec9c7d0078c319625f2f4916c565438214a7bba3b803964da405e04a916597b5dd9f0a996b7a0d6bdba16130c8c5cbadd7f5b2288c0f
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 4930: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_MD  LOOKUP=EVICT_BLK  ST=MODIFIED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 4980: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 4980: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=MODIFIED  IDX=0x5  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x405  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_MD_X_MISS' is 5.
    Time: 4980 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 4990: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=5  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 4990: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED(remain)  TAG=0x0(remain)  DATA=0xc356c718a115aa760f79ec9c7d0078c319625f2f4916c565438214a7bba3b803964da405e04a916597b5dd9f0a996b7a0d6bdba16130c8c5cbadd7f5b2288c0f(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 4990: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO ../lib/units/cache_sb.svh(117) @ 5010: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
 UVM_INFO ../lib/units/cache_sb.svh(118) @ 5010: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x505  DAT=0x20341a417310adb9e2ff2dd8f8947c162635c5fc4a7b3d966a7202a51028b6a1043a10d1e46e857f2c2a10a537120b25491dd06c783dfc766e9deda507845e64  Lookup=EVICT_BLK  Access to: IDX=0x5  WAY=0x0  ST=MODIFIED  TAG=0x0  DAT=0xc356c718a115aa760f79ec9c7d0078c319625f2f4916c565438214a7bba3b803964da405e04a916597b5dd9f0a996b7a0d6bdba16130c8c5cbadd7f5b2288c0f
 UVM_WARNING ../lib/units/cache_sb_base.svh(109) @ 5010: uvm_test_top.env.sb [CDREQ_CORNER] OP=CDREQ_WB  LOOKUP=EVICT_BLK  ST=MODIFIED
 UVM_INFO ../lib/units/cache_sb_base.svh(93) @ 5040: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(104) @ 5040: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=MODIFIED  IDX=0x5  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x505  cdreq_data=0x20341a417310adb9e2ff2dd8f8947c162635c5fc4a7b3d966a7202a51028b6a1043a10d1e46e857f2c2a10a537120b25491dd06c783dfc766e9deda507845e64  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_ERROR  cursp_data=0x0  
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_NOT_MIGRATED' is 7.
    Time: 5040 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 ** Error: (vsim-8567) Illegal cross bin was hit. The bin counter for the bin '\/cache_units_pkg::cache_cov_cdreq_c::CG_CDREQ_MESI_COV .CROSS_CDREQ_OP_X_LOOKUP_X_STATE.CB_ILL_WB_X_MISS' is 5.
    Time: 5040 ns  Iteration: 4  Region: /uvm_pkg::uvm_task_phase::execute
 UVM_INFO ../lib/units/cache_sb_base.svh(176) @ 5050: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=5  WAY=0
 UVM_INFO ../lib/units/cache_sb.svh(340) @ 5050: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED(remain)  TAG=0x0(remain)  DATA=0xc356c718a115aa760f79ec9c7d0078c319625f2f4916c565438214a7bba3b803964da405e04a916597b5dd9f0a996b7a0d6bdba16130c8c5cbadd7f5b2288c0f(remain)  EVICT_WAY=0x0(remain)  
 UVM_INFO ../lib/units/cache_sb.svh(345) @ 5050: uvm_test_top.env.sb [SB] --------------------------------------------------
 UVM_INFO .\\tests\cache_base_test.svh(72) @ 5095: uvm_test_top [corner_test_c] Complete test
 UVM_INFO ../lib/units/cache_sb_base.svh(178) @ 5095: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at all blocks
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(124) @ 5095: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_MESI_COV=71.904762
 UVM_INFO ../lib/units/cache_cov_cdreq.svh(125) @ 5095: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_BLK_COV=34.537760
 UVM_INFO ../lib/units/cache_cov_sureq.svh(98) @ 5095: uvm_test_top.env.cov.cov_sureq [COV_SUREQ] CG_SUREQ_MESI_COV=23.125000
 
 --- UVM Report Summary ---
 
 ** Report counts by severity
 UVM_INFO :  343
 UVM_WARNING :   18
 UVM_ERROR :    0
 UVM_FATAL :    0
 ** Report counts by id
 [CACHE]     1
 [CDREQ_CORNER]    15
 [COV_CDREQ]    40
 [COV_SUREQ]     5
 [PASS_CDREQ]    38
 [PASS_SUREQ]     4
 [Questa UVM]     2
 [REC_CDREQ]    38
 [REC_SUREQ]     4
 [RNTST]     1
 [SB]   207
 [SUREQ_CORNER]     3
 [UVMTOP]     1
 [corner_test_c]     2
 ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
    Time: 5095 ns  Iteration: 97  Instance: /cache_mem_tb_top
 Saving coverage database on exit...
 End time: 22:29:14 on Jun 29,2025, Elapsed time: 0:00:06
 Errors: 22, Warnings: 69
