Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar 27 22:16:19 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.634        0.000                      0                  305        0.185        0.000                      0                  305        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.634        0.000                      0                  305        0.185        0.000                      0                  305        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 dip_cnd/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[386]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.014ns (16.907%)  route 4.983ns (83.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.219    dip_cnd/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  dip_cnd/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  dip_cnd/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.773     6.510    dip_cnd/M_ctr_q_reg[12]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.634 f  dip_cnd/M_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.433     7.067    dip_cnd/M_ctr_q[0]_i_8__0_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  dip_cnd/M_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.405     7.596    dip_cnd/M_ctr_q[0]_i_5__0_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.720 f  dip_cnd/M_ctr_q[0]_i_2__1/O
                         net (fo=22, routed)          0.609     8.329    pc/M_r_q_reg[391]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  pc/M_r_q[391]_i_1/O
                         net (fo=8, routed)           2.764    11.217    rf/M_r_q_reg[391]_0
    SLICE_X61Y53         FDRE                                         r  rf/M_r_q_reg[386]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.912    rf/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  rf/M_r_q_reg[386]/C
                         clock pessimism              0.179    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X61Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.851    rf/M_r_q_reg[386]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 dip_cnd/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[389]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.014ns (16.907%)  route 4.983ns (83.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.219    dip_cnd/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  dip_cnd/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  dip_cnd/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.773     6.510    dip_cnd/M_ctr_q_reg[12]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.634 f  dip_cnd/M_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.433     7.067    dip_cnd/M_ctr_q[0]_i_8__0_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  dip_cnd/M_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.405     7.596    dip_cnd/M_ctr_q[0]_i_5__0_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.720 f  dip_cnd/M_ctr_q[0]_i_2__1/O
                         net (fo=22, routed)          0.609     8.329    pc/M_r_q_reg[391]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  pc/M_r_q[391]_i_1/O
                         net (fo=8, routed)           2.764    11.217    rf/M_r_q_reg[391]_0
    SLICE_X61Y53         FDRE                                         r  rf/M_r_q_reg[389]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.912    rf/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  rf/M_r_q_reg[389]/C
                         clock pessimism              0.179    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X61Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.851    rf/M_r_q_reg[389]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 dip_cnd/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[384]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.014ns (16.907%)  route 4.983ns (83.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.219    dip_cnd/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  dip_cnd/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  dip_cnd/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.773     6.510    dip_cnd/M_ctr_q_reg[12]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.634 f  dip_cnd/M_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.433     7.067    dip_cnd/M_ctr_q[0]_i_8__0_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  dip_cnd/M_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.405     7.596    dip_cnd/M_ctr_q[0]_i_5__0_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.720 f  dip_cnd/M_ctr_q[0]_i_2__1/O
                         net (fo=22, routed)          0.609     8.329    pc/M_r_q_reg[391]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  pc/M_r_q[391]_i_1/O
                         net (fo=8, routed)           2.764    11.217    rf/M_r_q_reg[391]_0
    SLICE_X60Y53         FDRE                                         r  rf/M_r_q_reg[384]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.912    rf/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  rf/M_r_q_reg[384]/C
                         clock pessimism              0.179    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X60Y53         FDRE (Setup_fdre_C_CE)      -0.169    14.887    rf/M_r_q_reg[384]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 dip_cnd/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[388]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.014ns (16.907%)  route 4.983ns (83.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.219    dip_cnd/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  dip_cnd/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  dip_cnd/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.773     6.510    dip_cnd/M_ctr_q_reg[12]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.634 f  dip_cnd/M_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.433     7.067    dip_cnd/M_ctr_q[0]_i_8__0_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  dip_cnd/M_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.405     7.596    dip_cnd/M_ctr_q[0]_i_5__0_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.720 f  dip_cnd/M_ctr_q[0]_i_2__1/O
                         net (fo=22, routed)          0.609     8.329    pc/M_r_q_reg[391]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  pc/M_r_q[391]_i_1/O
                         net (fo=8, routed)           2.764    11.217    rf/M_r_q_reg[391]_0
    SLICE_X60Y53         FDRE                                         r  rf/M_r_q_reg[388]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.912    rf/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  rf/M_r_q_reg[388]/C
                         clock pessimism              0.179    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X60Y53         FDRE (Setup_fdre_C_CE)      -0.169    14.887    rf/M_r_q_reg[388]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 dip_cnd/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[390]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.014ns (16.907%)  route 4.983ns (83.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.219    dip_cnd/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  dip_cnd/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  dip_cnd/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.773     6.510    dip_cnd/M_ctr_q_reg[12]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.634 f  dip_cnd/M_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.433     7.067    dip_cnd/M_ctr_q[0]_i_8__0_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  dip_cnd/M_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.405     7.596    dip_cnd/M_ctr_q[0]_i_5__0_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.720 f  dip_cnd/M_ctr_q[0]_i_2__1/O
                         net (fo=22, routed)          0.609     8.329    pc/M_r_q_reg[391]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  pc/M_r_q[391]_i_1/O
                         net (fo=8, routed)           2.764    11.217    rf/M_r_q_reg[391]_0
    SLICE_X60Y53         FDRE                                         r  rf/M_r_q_reg[390]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.912    rf/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  rf/M_r_q_reg[390]/C
                         clock pessimism              0.179    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X60Y53         FDRE (Setup_fdre_C_CE)      -0.169    14.887    rf/M_r_q_reg[390]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 dip_cnd/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[391]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.014ns (16.907%)  route 4.983ns (83.093%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.219    dip_cnd/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  dip_cnd/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  dip_cnd/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.773     6.510    dip_cnd/M_ctr_q_reg[12]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.634 f  dip_cnd/M_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.433     7.067    dip_cnd/M_ctr_q[0]_i_8__0_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  dip_cnd/M_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.405     7.596    dip_cnd/M_ctr_q[0]_i_5__0_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.720 f  dip_cnd/M_ctr_q[0]_i_2__1/O
                         net (fo=22, routed)          0.609     8.329    pc/M_r_q_reg[391]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  pc/M_r_q[391]_i_1/O
                         net (fo=8, routed)           2.764    11.217    rf/M_r_q_reg[391]_0
    SLICE_X60Y53         FDRE                                         r  rf/M_r_q_reg[391]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.508    14.912    rf/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  rf/M_r_q_reg[391]/C
                         clock pessimism              0.179    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X60Y53         FDRE (Setup_fdre_C_CE)      -0.169    14.887    rf/M_r_q_reg[391]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 dip_cnd/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[385]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.014ns (17.625%)  route 4.739ns (82.375%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.219    dip_cnd/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  dip_cnd/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  dip_cnd/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.773     6.510    dip_cnd/M_ctr_q_reg[12]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.634 f  dip_cnd/M_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.433     7.067    dip_cnd/M_ctr_q[0]_i_8__0_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  dip_cnd/M_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.405     7.596    dip_cnd/M_ctr_q[0]_i_5__0_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.720 f  dip_cnd/M_ctr_q[0]_i_2__1/O
                         net (fo=22, routed)          0.609     8.329    pc/M_r_q_reg[391]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  pc/M_r_q[391]_i_1/O
                         net (fo=8, routed)           2.520    10.972    rf/M_r_q_reg[391]_0
    SLICE_X59Y51         FDRE                                         r  rf/M_r_q_reg[385]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.913    rf/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  rf/M_r_q_reg[385]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.852    rf/M_r_q_reg[385]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 dip_cnd/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[387]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.014ns (17.625%)  route 4.739ns (82.375%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.635     5.219    dip_cnd/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  dip_cnd/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  dip_cnd/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.773     6.510    dip_cnd/M_ctr_q_reg[12]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.124     6.634 f  dip_cnd/M_ctr_q[0]_i_8__0/O
                         net (fo=1, routed)           0.433     7.067    dip_cnd/M_ctr_q[0]_i_8__0_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  dip_cnd/M_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.405     7.596    dip_cnd/M_ctr_q[0]_i_5__0_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.720 f  dip_cnd/M_ctr_q[0]_i_2__1/O
                         net (fo=22, routed)          0.609     8.329    pc/M_r_q_reg[391]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.124     8.453 r  pc/M_r_q[391]_i_1/O
                         net (fo=8, routed)           2.520    10.972    rf/M_r_q_reg[391]_0
    SLICE_X59Y51         FDRE                                         r  rf/M_r_q_reg[387]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.509    14.913    rf/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  rf/M_r_q_reg[387]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.852    rf/M_r_q_reg[387]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/ram/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 0.580ns (11.721%)  route 4.368ns (88.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.622     5.206    pc/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  pc/M_pc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.662 r  pc/M_pc_q_reg[4]/Q
                         net (fo=54, routed)          3.619     9.281    pc/Q[3]
    SLICE_X58Y53         LUT5 (Prop_lut5_I1_O)        0.124     9.405 r  pc/ram_reg_i_6/O
                         net (fo=1, routed)           0.749    10.155    data/ram/ADDRARDADDR[0]
    RAMB18_X2Y20         RAMB18E1                                     r  data/ram/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.485    14.890    data/ram/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  data/ram/ram_reg/CLKARDCLK
                         clock pessimism              0.179    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.468    data/ram/ram_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data/ram/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.580ns (11.870%)  route 4.306ns (88.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.622     5.206    pc/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  pc/M_pc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.662 f  pc/M_pc_q_reg[4]/Q
                         net (fo=54, routed)          3.624     9.286    pc/Q[3]
    SLICE_X58Y53         LUT5 (Prop_lut5_I2_O)        0.124     9.410 r  pc/ram_reg_i_5/O
                         net (fo=1, routed)           0.683    10.093    data/ram/ADDRARDADDR[1]
    RAMB18_X2Y20         RAMB18E1                                     r  data/ram/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.485    14.890    data/ram/clk_IBUF_BUFG
    RAMB18_X2Y20         RAMB18E1                                     r  data/ram/ram_reg/CLKARDCLK
                         clock pessimism              0.179    15.069    
                         clock uncertainty           -0.035    15.034    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.468    data/ram/ram_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dip_cnd/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dip_cnd/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.567     1.511    dip_cnd/sync/clk_IBUF_BUFG
    SLICE_X10Y47         FDRE                                         r  dip_cnd/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  dip_cnd/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.115     1.790    dip_cnd/sync/M_pipe_d__0[1]
    SLICE_X8Y46          FDRE                                         r  dip_cnd/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.836     2.026    dip_cnd/sync/clk_IBUF_BUFG
    SLICE_X8Y46          FDRE                                         r  dip_cnd/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.059     1.605    dip_cnd/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 M_writer_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_writer_counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.562%)  route 0.123ns (39.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  M_writer_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  M_writer_counter_q_reg[0]/Q
                         net (fo=9, routed)           0.123     1.801    io_led_OBUF[16]
    SLICE_X59Y52         LUT5 (Prop_lut5_I1_O)        0.048     1.849 r  M_writer_counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    p_0_in[4]
    SLICE_X59Y52         FDRE                                         r  M_writer_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.052    clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  M_writer_counter_q_reg[4]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.107     1.657    M_writer_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 M_writer_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_writer_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.179%)  route 0.123ns (39.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  M_writer_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  M_writer_counter_q_reg[0]/Q
                         net (fo=9, routed)           0.123     1.801    io_led_OBUF[16]
    SLICE_X59Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  M_writer_counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.846    M_writer_counter_q[3]_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  M_writer_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.052    clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  M_writer_counter_q_reg[3]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.091     1.641    M_writer_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 M_writer_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_writer_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.778%)  route 0.147ns (44.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  M_writer_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  M_writer_counter_q_reg[3]/Q
                         net (fo=9, routed)           0.147     1.825    io_led_OBUF[19]
    SLICE_X58Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  M_writer_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.870    p_0_in[5]
    SLICE_X58Y52         FDRE                                         r  M_writer_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.052    clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  M_writer_counter_q_reg[5]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X58Y52         FDRE (Hold_fdre_C_D)         0.092     1.642    M_writer_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.536    cnt/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.785    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  cnt/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    cnt/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X3Y37          FDRE                                         r  cnt/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.862     2.052    cnt/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  cnt/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105     1.641    cnt/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.537    cnt/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  cnt/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cnt/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.786    cnt/M_ctr_q_reg_n_0_[19]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  cnt/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    cnt/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X3Y38          FDRE                                         r  cnt/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.054    cnt/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  cnt/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105     1.642    cnt/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.593     1.537    cnt/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  cnt/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cnt/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.786    cnt/M_ctr_q_reg_n_0_[23]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  cnt/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    cnt/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X3Y39          FDRE                                         r  cnt/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.864     2.054    cnt/clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  cnt/M_ctr_q_reg[23]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.105     1.642    cnt/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.591     1.535    cnt/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  cnt/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cnt/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.784    cnt/M_ctr_q_reg_n_0_[3]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  cnt/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    cnt/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X3Y34          FDRE                                         r  cnt/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.050    cnt/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  cnt/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.640    cnt/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.591     1.535    cnt/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  cnt/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cnt/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.784    cnt/M_ctr_q_reg_n_0_[11]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  cnt/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    cnt/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X3Y36          FDRE                                         r  cnt/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     2.051    cnt/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  cnt/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105     1.640    cnt/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.591     1.535    cnt/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  cnt/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cnt/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.784    cnt/M_ctr_q_reg_n_0_[7]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  cnt/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    cnt/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X3Y35          FDRE                                         r  cnt/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.861     2.051    cnt/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  cnt/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.105     1.640    cnt/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20   data/ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y53   FSM_onehot_M_ram_writer_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y53   FSM_onehot_M_ram_writer_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y53   FSM_onehot_M_ram_writer_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y52   M_writer_counter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y52   M_writer_counter_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y53   M_writer_counter_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y39    cnt/M_ctr_q_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y39    cnt/M_ctr_q_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53   FSM_onehot_M_ram_writer_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53   FSM_onehot_M_ram_writer_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53   FSM_onehot_M_ram_writer_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y53   M_writer_counter_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    dip_cnd/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    io_cnd/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    io_cnd/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    io_cnd/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    io_cnd/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y44    io_cnd/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53   FSM_onehot_M_ram_writer_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53   FSM_onehot_M_ram_writer_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y53   FSM_onehot_M_ram_writer_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y53   M_writer_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y34    cnt/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y34    cnt/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y46    dip_cnd/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    io_cnd/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y43    io_cnd/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y32    pc/M_pc_q_reg[14]/C



