
l496zg_usb_cdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008230  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  080083e0  080083e0  000093e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084b8  080084b8  0000a34c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080084b8  080084b8  000094b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084c0  080084c0  0000a34c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084c0  080084c0  000094c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084c4  080084c4  000094c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000034c  20000000  080084c8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e5c  2000034c  08008814  0000a34c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011a8  08008814  0000b1a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a34c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b59  00000000  00000000  0000a37c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003239  00000000  00000000  0001aed5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed0  00000000  00000000  0001e110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b03  00000000  00000000  0001efe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a848  00000000  00000000  0001fae3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012938  00000000  00000000  0004a32b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4e58  00000000  00000000  0005cc63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00151abb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ff0  00000000  00000000  00151b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00155af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000034c 	.word	0x2000034c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080083c8 	.word	0x080083c8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000350 	.word	0x20000350
 80001ec:	080083c8 	.word	0x080083c8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b092      	sub	sp, #72	@ 0x48
 80002a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a6:	f000 fa70 	bl	800078a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002aa:	f000 f88d 	bl	80003c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ae:	f000 f8ef 	bl	8000490 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 80002b2:	f006 fd3b 	bl	8006d2c <MX_USB_DEVICE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (Flag == 1)
 80002b6:	4b3b      	ldr	r3, [pc, #236]	@ (80003a4 <main+0x104>)
 80002b8:	781b      	ldrb	r3, [r3, #0]
 80002ba:	b2db      	uxtb	r3, r3
 80002bc:	2b01      	cmp	r3, #1
 80002be:	d1fa      	bne.n	80002b6 <main+0x16>
    {
      if (strncmp((char *)Buffer, "try_more", 8) == 0)
 80002c0:	4b39      	ldr	r3, [pc, #228]	@ (80003a8 <main+0x108>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	2208      	movs	r2, #8
 80002c6:	4939      	ldr	r1, [pc, #228]	@ (80003ac <main+0x10c>)
 80002c8:	4618      	mov	r0, r3
 80002ca:	f007 fca3 	bl	8007c14 <strncmp>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d152      	bne.n	800037a <main+0xda>
      {
        for (int i = 0; i < 5; i++)
 80002d4:	2300      	movs	r3, #0
 80002d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80002d8:	e04b      	b.n	8000372 <main+0xd2>
        {
          char text[64];
          sprintf(text, "Iteration %d\r\n", i);
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80002de:	4934      	ldr	r1, [pc, #208]	@ (80003b0 <main+0x110>)
 80002e0:	4618      	mov	r0, r3
 80002e2:	f007 fc6d 	bl	8007bc0 <siprintf>
          CDC_Transmit_FS((uint8_t *)text, strlen(text));
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	4618      	mov	r0, r3
 80002ea:	f7ff ff81 	bl	80001f0 <strlen>
 80002ee:	4603      	mov	r3, r0
 80002f0:	b29a      	uxth	r2, r3
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	4611      	mov	r1, r2
 80002f6:	4618      	mov	r0, r3
 80002f8:	f006 fe06 	bl	8006f08 <CDC_Transmit_FS>
          HAL_Delay(5000);
 80002fc:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000300:	f000 fab8 	bl	8000874 <HAL_Delay>

          CDC_Transmit_FS(data32, strlen(data32));
 8000304:	482b      	ldr	r0, [pc, #172]	@ (80003b4 <main+0x114>)
 8000306:	f7ff ff73 	bl	80001f0 <strlen>
 800030a:	4603      	mov	r3, r0
 800030c:	b29b      	uxth	r3, r3
 800030e:	4619      	mov	r1, r3
 8000310:	4828      	ldr	r0, [pc, #160]	@ (80003b4 <main+0x114>)
 8000312:	f006 fdf9 	bl	8006f08 <CDC_Transmit_FS>
          HAL_Delay(5000);
 8000316:	f241 3088 	movw	r0, #5000	@ 0x1388
 800031a:	f000 faab 	bl	8000874 <HAL_Delay>

          CDC_Transmit_FS(data64, strlen(data64));
 800031e:	4826      	ldr	r0, [pc, #152]	@ (80003b8 <main+0x118>)
 8000320:	f7ff ff66 	bl	80001f0 <strlen>
 8000324:	4603      	mov	r3, r0
 8000326:	b29b      	uxth	r3, r3
 8000328:	4619      	mov	r1, r3
 800032a:	4823      	ldr	r0, [pc, #140]	@ (80003b8 <main+0x118>)
 800032c:	f006 fdec 	bl	8006f08 <CDC_Transmit_FS>
          HAL_Delay(5000);
 8000330:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000334:	f000 fa9e 	bl	8000874 <HAL_Delay>

          CDC_Transmit_FS(data128, strlen(data128));
 8000338:	4820      	ldr	r0, [pc, #128]	@ (80003bc <main+0x11c>)
 800033a:	f7ff ff59 	bl	80001f0 <strlen>
 800033e:	4603      	mov	r3, r0
 8000340:	b29b      	uxth	r3, r3
 8000342:	4619      	mov	r1, r3
 8000344:	481d      	ldr	r0, [pc, #116]	@ (80003bc <main+0x11c>)
 8000346:	f006 fddf 	bl	8006f08 <CDC_Transmit_FS>
          HAL_Delay(5000);
 800034a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800034e:	f000 fa91 	bl	8000874 <HAL_Delay>

          CDC_Transmit_FS(data256, strlen(data256));
 8000352:	481b      	ldr	r0, [pc, #108]	@ (80003c0 <main+0x120>)
 8000354:	f7ff ff4c 	bl	80001f0 <strlen>
 8000358:	4603      	mov	r3, r0
 800035a:	b29b      	uxth	r3, r3
 800035c:	4619      	mov	r1, r3
 800035e:	4818      	ldr	r0, [pc, #96]	@ (80003c0 <main+0x120>)
 8000360:	f006 fdd2 	bl	8006f08 <CDC_Transmit_FS>
          HAL_Delay(5000);
 8000364:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000368:	f000 fa84 	bl	8000874 <HAL_Delay>
        for (int i = 0; i < 5; i++)
 800036c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800036e:	3301      	adds	r3, #1
 8000370:	647b      	str	r3, [r7, #68]	@ 0x44
 8000372:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000374:	2b04      	cmp	r3, #4
 8000376:	ddb0      	ble.n	80002da <main+0x3a>
 8000378:	e008      	b.n	800038c <main+0xec>

        }
      }
      else
      {
        CDC_Transmit_FS(Buffer, Buflen);
 800037a:	4b0b      	ldr	r3, [pc, #44]	@ (80003a8 <main+0x108>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	4a11      	ldr	r2, [pc, #68]	@ (80003c4 <main+0x124>)
 8000380:	6812      	ldr	r2, [r2, #0]
 8000382:	b292      	uxth	r2, r2
 8000384:	4611      	mov	r1, r2
 8000386:	4618      	mov	r0, r3
 8000388:	f006 fdbe 	bl	8006f08 <CDC_Transmit_FS>
      }
      Buflen = 0;
 800038c:	4b0d      	ldr	r3, [pc, #52]	@ (80003c4 <main+0x124>)
 800038e:	2200      	movs	r2, #0
 8000390:	601a      	str	r2, [r3, #0]
      Flag = 0;
 8000392:	4b04      	ldr	r3, [pc, #16]	@ (80003a4 <main+0x104>)
 8000394:	2200      	movs	r2, #0
 8000396:	701a      	strb	r2, [r3, #0]
      HAL_Delay(1000);
 8000398:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800039c:	f000 fa6a 	bl	8000874 <HAL_Delay>
    if (Flag == 1)
 80003a0:	e789      	b.n	80002b6 <main+0x16>
 80003a2:	bf00      	nop
 80003a4:	20000370 	.word	0x20000370
 80003a8:	20000368 	.word	0x20000368
 80003ac:	080083e0 	.word	0x080083e0
 80003b0:	080083ec 	.word	0x080083ec
 80003b4:	20000000 	.word	0x20000000
 80003b8:	20000024 	.word	0x20000024
 80003bc:	20000068 	.word	0x20000068
 80003c0:	200000ec 	.word	0x200000ec
 80003c4:	2000036c 	.word	0x2000036c

080003c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b096      	sub	sp, #88	@ 0x58
 80003cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ce:	f107 0314 	add.w	r3, r7, #20
 80003d2:	2244      	movs	r2, #68	@ 0x44
 80003d4:	2100      	movs	r1, #0
 80003d6:	4618      	mov	r0, r3
 80003d8:	f007 fc14 	bl	8007c04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003dc:	463b      	mov	r3, r7
 80003de:	2200      	movs	r2, #0
 80003e0:	601a      	str	r2, [r3, #0]
 80003e2:	605a      	str	r2, [r3, #4]
 80003e4:	609a      	str	r2, [r3, #8]
 80003e6:	60da      	str	r2, [r3, #12]
 80003e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003ea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80003ee:	f001 fed5 	bl	800219c <HAL_PWREx_ControlVoltageScaling>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80003f8:	f000 f8f2 	bl	80005e0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80003fc:	f001 feb0 	bl	8002160 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000400:	4b22      	ldr	r3, [pc, #136]	@ (800048c <SystemClock_Config+0xc4>)
 8000402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000406:	4a21      	ldr	r2, [pc, #132]	@ (800048c <SystemClock_Config+0xc4>)
 8000408:	f023 0318 	bic.w	r3, r3, #24
 800040c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000410:	2314      	movs	r3, #20
 8000412:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000414:	2301      	movs	r3, #1
 8000416:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000418:	2301      	movs	r3, #1
 800041a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800041c:	2300      	movs	r3, #0
 800041e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000420:	2360      	movs	r3, #96	@ 0x60
 8000422:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000424:	2302      	movs	r3, #2
 8000426:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000428:	2301      	movs	r3, #1
 800042a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800042c:	2301      	movs	r3, #1
 800042e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 8000430:	2347      	movs	r3, #71	@ 0x47
 8000432:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000434:	2302      	movs	r3, #2
 8000436:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000438:	2302      	movs	r3, #2
 800043a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 800043c:	2306      	movs	r3, #6
 800043e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000440:	f107 0314 	add.w	r3, r7, #20
 8000444:	4618      	mov	r0, r3
 8000446:	f001 ff1f 	bl	8002288 <HAL_RCC_OscConfig>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d001      	beq.n	8000454 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000450:	f000 f8c6 	bl	80005e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000454:	230f      	movs	r3, #15
 8000456:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000458:	2303      	movs	r3, #3
 800045a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800045c:	2300      	movs	r3, #0
 800045e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000460:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000464:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000466:	2300      	movs	r3, #0
 8000468:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800046a:	463b      	mov	r3, r7
 800046c:	2102      	movs	r1, #2
 800046e:	4618      	mov	r0, r3
 8000470:	f002 fb24 	bl	8002abc <HAL_RCC_ClockConfig>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d001      	beq.n	800047e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800047a:	f000 f8b1 	bl	80005e0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800047e:	f003 f811 	bl	80034a4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000482:	bf00      	nop
 8000484:	3758      	adds	r7, #88	@ 0x58
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	40021000 	.word	0x40021000

08000490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b08a      	sub	sp, #40	@ 0x28
 8000494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000496:	f107 0314 	add.w	r3, r7, #20
 800049a:	2200      	movs	r2, #0
 800049c:	601a      	str	r2, [r3, #0]
 800049e:	605a      	str	r2, [r3, #4]
 80004a0:	609a      	str	r2, [r3, #8]
 80004a2:	60da      	str	r2, [r3, #12]
 80004a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004a6:	4b4a      	ldr	r3, [pc, #296]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004aa:	4a49      	ldr	r2, [pc, #292]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004ac:	f043 0304 	orr.w	r3, r3, #4
 80004b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004b2:	4b47      	ldr	r3, [pc, #284]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004b6:	f003 0304 	and.w	r3, r3, #4
 80004ba:	613b      	str	r3, [r7, #16]
 80004bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004be:	4b44      	ldr	r3, [pc, #272]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004c2:	4a43      	ldr	r2, [pc, #268]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80004c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004ca:	4b41      	ldr	r3, [pc, #260]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004d6:	4b3e      	ldr	r3, [pc, #248]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004da:	4a3d      	ldr	r2, [pc, #244]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004dc:	f043 0302 	orr.w	r3, r3, #2
 80004e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004e2:	4b3b      	ldr	r3, [pc, #236]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e6:	f003 0302 	and.w	r3, r3, #2
 80004ea:	60bb      	str	r3, [r7, #8]
 80004ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80004ee:	4b38      	ldr	r3, [pc, #224]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004f2:	4a37      	ldr	r2, [pc, #220]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80004f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004fa:	4b35      	ldr	r3, [pc, #212]	@ (80005d0 <MX_GPIO_Init+0x140>)
 80004fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000506:	f001 feaf 	bl	8002268 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800050a:	4b31      	ldr	r3, [pc, #196]	@ (80005d0 <MX_GPIO_Init+0x140>)
 800050c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800050e:	4a30      	ldr	r2, [pc, #192]	@ (80005d0 <MX_GPIO_Init+0x140>)
 8000510:	f043 0301 	orr.w	r3, r3, #1
 8000514:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000516:	4b2e      	ldr	r3, [pc, #184]	@ (80005d0 <MX_GPIO_Init+0x140>)
 8000518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800051a:	f003 0301 	and.w	r3, r3, #1
 800051e:	603b      	str	r3, [r7, #0]
 8000520:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000522:	2200      	movs	r2, #0
 8000524:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000528:	482a      	ldr	r0, [pc, #168]	@ (80005d4 <MX_GPIO_Init+0x144>)
 800052a:	f000 fc6b 	bl	8000e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800052e:	2200      	movs	r2, #0
 8000530:	2140      	movs	r1, #64	@ 0x40
 8000532:	4829      	ldr	r0, [pc, #164]	@ (80005d8 <MX_GPIO_Init+0x148>)
 8000534:	f000 fc66 	bl	8000e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000538:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800053c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800053e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000542:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000544:	2300      	movs	r3, #0
 8000546:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000548:	f107 0314 	add.w	r3, r7, #20
 800054c:	4619      	mov	r1, r3
 800054e:	4823      	ldr	r0, [pc, #140]	@ (80005dc <MX_GPIO_Init+0x14c>)
 8000550:	f000 fac6 	bl	8000ae0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000554:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800055a:	2301      	movs	r3, #1
 800055c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055e:	2300      	movs	r3, #0
 8000560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000562:	2300      	movs	r3, #0
 8000564:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000566:	f107 0314 	add.w	r3, r7, #20
 800056a:	4619      	mov	r1, r3
 800056c:	4819      	ldr	r0, [pc, #100]	@ (80005d4 <MX_GPIO_Init+0x144>)
 800056e:	f000 fab7 	bl	8000ae0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000572:	2320      	movs	r3, #32
 8000574:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000576:	2300      	movs	r3, #0
 8000578:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057a:	2300      	movs	r3, #0
 800057c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800057e:	f107 0314 	add.w	r3, r7, #20
 8000582:	4619      	mov	r1, r3
 8000584:	4814      	ldr	r0, [pc, #80]	@ (80005d8 <MX_GPIO_Init+0x148>)
 8000586:	f000 faab 	bl	8000ae0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800058a:	2340      	movs	r3, #64	@ 0x40
 800058c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058e:	2301      	movs	r3, #1
 8000590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000592:	2300      	movs	r3, #0
 8000594:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000596:	2300      	movs	r3, #0
 8000598:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800059a:	f107 0314 	add.w	r3, r7, #20
 800059e:	4619      	mov	r1, r3
 80005a0:	480d      	ldr	r0, [pc, #52]	@ (80005d8 <MX_GPIO_Init+0x148>)
 80005a2:	f000 fa9d 	bl	8000ae0 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80005a6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80005aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ac:	2302      	movs	r3, #2
 80005ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b0:	2300      	movs	r3, #0
 80005b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005b4:	2303      	movs	r3, #3
 80005b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80005b8:	2308      	movs	r3, #8
 80005ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80005bc:	f107 0314 	add.w	r3, r7, #20
 80005c0:	4619      	mov	r1, r3
 80005c2:	4805      	ldr	r0, [pc, #20]	@ (80005d8 <MX_GPIO_Init+0x148>)
 80005c4:	f000 fa8c 	bl	8000ae0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005c8:	bf00      	nop
 80005ca:	3728      	adds	r7, #40	@ 0x28
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40021000 	.word	0x40021000
 80005d4:	48000400 	.word	0x48000400
 80005d8:	48001800 	.word	0x48001800
 80005dc:	48000800 	.word	0x48000800

080005e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e4:	b672      	cpsid	i
}
 80005e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005e8:	bf00      	nop
 80005ea:	e7fd      	b.n	80005e8 <Error_Handler+0x8>

080005ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000630 <HAL_MspInit+0x44>)
 80005f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000630 <HAL_MspInit+0x44>)
 80005f8:	f043 0301 	orr.w	r3, r3, #1
 80005fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80005fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000630 <HAL_MspInit+0x44>)
 8000600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	607b      	str	r3, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060a:	4b09      	ldr	r3, [pc, #36]	@ (8000630 <HAL_MspInit+0x44>)
 800060c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800060e:	4a08      	ldr	r2, [pc, #32]	@ (8000630 <HAL_MspInit+0x44>)
 8000610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000614:	6593      	str	r3, [r2, #88]	@ 0x58
 8000616:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <HAL_MspInit+0x44>)
 8000618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800061a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800061e:	603b      	str	r3, [r7, #0]
 8000620:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	40021000 	.word	0x40021000

08000634 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <NMI_Handler+0x4>

0800063c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000640:	bf00      	nop
 8000642:	e7fd      	b.n	8000640 <HardFault_Handler+0x4>

08000644 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <MemManage_Handler+0x4>

0800064c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <BusFault_Handler+0x4>

08000654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <UsageFault_Handler+0x4>

0800065c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000660:	bf00      	nop
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr

0800066a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800066a:	b480      	push	{r7}
 800066c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800066e:	bf00      	nop
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr

08000678 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr

08000686 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000686:	b580      	push	{r7, lr}
 8000688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800068a:	f000 f8d3 	bl	8000834 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
	...

08000694 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000698:	4802      	ldr	r0, [pc, #8]	@ (80006a4 <OTG_FS_IRQHandler+0x10>)
 800069a:	f000 fd09 	bl	80010b0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	2000095c 	.word	0x2000095c

080006a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006b0:	4a14      	ldr	r2, [pc, #80]	@ (8000704 <_sbrk+0x5c>)
 80006b2:	4b15      	ldr	r3, [pc, #84]	@ (8000708 <_sbrk+0x60>)
 80006b4:	1ad3      	subs	r3, r2, r3
 80006b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006bc:	4b13      	ldr	r3, [pc, #76]	@ (800070c <_sbrk+0x64>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d102      	bne.n	80006ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <_sbrk+0x64>)
 80006c6:	4a12      	ldr	r2, [pc, #72]	@ (8000710 <_sbrk+0x68>)
 80006c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006ca:	4b10      	ldr	r3, [pc, #64]	@ (800070c <_sbrk+0x64>)
 80006cc:	681a      	ldr	r2, [r3, #0]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	4413      	add	r3, r2
 80006d2:	693a      	ldr	r2, [r7, #16]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d207      	bcs.n	80006e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006d8:	f007 fabe 	bl	8007c58 <__errno>
 80006dc:	4603      	mov	r3, r0
 80006de:	220c      	movs	r2, #12
 80006e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006e2:	f04f 33ff 	mov.w	r3, #4294967295
 80006e6:	e009      	b.n	80006fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006e8:	4b08      	ldr	r3, [pc, #32]	@ (800070c <_sbrk+0x64>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ee:	4b07      	ldr	r3, [pc, #28]	@ (800070c <_sbrk+0x64>)
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4413      	add	r3, r2
 80006f6:	4a05      	ldr	r2, [pc, #20]	@ (800070c <_sbrk+0x64>)
 80006f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006fa:	68fb      	ldr	r3, [r7, #12]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3718      	adds	r7, #24
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20040000 	.word	0x20040000
 8000708:	00000400 	.word	0x00000400
 800070c:	20000374 	.word	0x20000374
 8000710:	200011a8 	.word	0x200011a8

08000714 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000718:	4b06      	ldr	r3, [pc, #24]	@ (8000734 <SystemInit+0x20>)
 800071a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800071e:	4a05      	ldr	r2, [pc, #20]	@ (8000734 <SystemInit+0x20>)
 8000720:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000724:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	e000ed00 	.word	0xe000ed00

08000738 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000738:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000770 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800073c:	f7ff ffea 	bl	8000714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000740:	480c      	ldr	r0, [pc, #48]	@ (8000774 <LoopForever+0x6>)
  ldr r1, =_edata
 8000742:	490d      	ldr	r1, [pc, #52]	@ (8000778 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000744:	4a0d      	ldr	r2, [pc, #52]	@ (800077c <LoopForever+0xe>)
  movs r3, #0
 8000746:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000748:	e002      	b.n	8000750 <LoopCopyDataInit>

0800074a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800074a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800074c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800074e:	3304      	adds	r3, #4

08000750 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000750:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000752:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000754:	d3f9      	bcc.n	800074a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000756:	4a0a      	ldr	r2, [pc, #40]	@ (8000780 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000758:	4c0a      	ldr	r4, [pc, #40]	@ (8000784 <LoopForever+0x16>)
  movs r3, #0
 800075a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800075c:	e001      	b.n	8000762 <LoopFillZerobss>

0800075e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800075e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000760:	3204      	adds	r2, #4

08000762 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000762:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000764:	d3fb      	bcc.n	800075e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000766:	f007 fa7d 	bl	8007c64 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800076a:	f7ff fd99 	bl	80002a0 <main>

0800076e <LoopForever>:

LoopForever:
    b LoopForever
 800076e:	e7fe      	b.n	800076e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000770:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8000774:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000778:	2000034c 	.word	0x2000034c
  ldr r2, =_sidata
 800077c:	080084c8 	.word	0x080084c8
  ldr r2, =_sbss
 8000780:	2000034c 	.word	0x2000034c
  ldr r4, =_ebss
 8000784:	200011a8 	.word	0x200011a8

08000788 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000788:	e7fe      	b.n	8000788 <ADC1_2_IRQHandler>

0800078a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800078a:	b580      	push	{r7, lr}
 800078c:	b082      	sub	sp, #8
 800078e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000790:	2300      	movs	r3, #0
 8000792:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000794:	2003      	movs	r0, #3
 8000796:	f000 f961 	bl	8000a5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800079a:	2000      	movs	r0, #0
 800079c:	f000 f80e 	bl	80007bc <HAL_InitTick>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d002      	beq.n	80007ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80007a6:	2301      	movs	r3, #1
 80007a8:	71fb      	strb	r3, [r7, #7]
 80007aa:	e001      	b.n	80007b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007ac:	f7ff ff1e 	bl	80005ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007b0:	79fb      	ldrb	r3, [r7, #7]
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
	...

080007bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007c4:	2300      	movs	r3, #0
 80007c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007c8:	4b17      	ldr	r3, [pc, #92]	@ (8000828 <HAL_InitTick+0x6c>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d023      	beq.n	8000818 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007d0:	4b16      	ldr	r3, [pc, #88]	@ (800082c <HAL_InitTick+0x70>)
 80007d2:	681a      	ldr	r2, [r3, #0]
 80007d4:	4b14      	ldr	r3, [pc, #80]	@ (8000828 <HAL_InitTick+0x6c>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	4619      	mov	r1, r3
 80007da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007de:	fbb3 f3f1 	udiv	r3, r3, r1
 80007e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007e6:	4618      	mov	r0, r3
 80007e8:	f000 f96d 	bl	8000ac6 <HAL_SYSTICK_Config>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d10f      	bne.n	8000812 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	2b0f      	cmp	r3, #15
 80007f6:	d809      	bhi.n	800080c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007f8:	2200      	movs	r2, #0
 80007fa:	6879      	ldr	r1, [r7, #4]
 80007fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000800:	f000 f937 	bl	8000a72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000804:	4a0a      	ldr	r2, [pc, #40]	@ (8000830 <HAL_InitTick+0x74>)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	6013      	str	r3, [r2, #0]
 800080a:	e007      	b.n	800081c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800080c:	2301      	movs	r3, #1
 800080e:	73fb      	strb	r3, [r7, #15]
 8000810:	e004      	b.n	800081c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000812:	2301      	movs	r3, #1
 8000814:	73fb      	strb	r3, [r7, #15]
 8000816:	e001      	b.n	800081c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000818:	2301      	movs	r3, #1
 800081a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800081c:	7bfb      	ldrb	r3, [r7, #15]
}
 800081e:	4618      	mov	r0, r3
 8000820:	3710      	adds	r7, #16
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200001f8 	.word	0x200001f8
 800082c:	200001f0 	.word	0x200001f0
 8000830:	200001f4 	.word	0x200001f4

08000834 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000838:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <HAL_IncTick+0x20>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	461a      	mov	r2, r3
 800083e:	4b06      	ldr	r3, [pc, #24]	@ (8000858 <HAL_IncTick+0x24>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4413      	add	r3, r2
 8000844:	4a04      	ldr	r2, [pc, #16]	@ (8000858 <HAL_IncTick+0x24>)
 8000846:	6013      	str	r3, [r2, #0]
}
 8000848:	bf00      	nop
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	200001f8 	.word	0x200001f8
 8000858:	20000378 	.word	0x20000378

0800085c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  return uwTick;
 8000860:	4b03      	ldr	r3, [pc, #12]	@ (8000870 <HAL_GetTick+0x14>)
 8000862:	681b      	ldr	r3, [r3, #0]
}
 8000864:	4618      	mov	r0, r3
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	20000378 	.word	0x20000378

08000874 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800087c:	f7ff ffee 	bl	800085c <HAL_GetTick>
 8000880:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800088c:	d005      	beq.n	800089a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800088e:	4b0a      	ldr	r3, [pc, #40]	@ (80008b8 <HAL_Delay+0x44>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	461a      	mov	r2, r3
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	4413      	add	r3, r2
 8000898:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800089a:	bf00      	nop
 800089c:	f7ff ffde 	bl	800085c <HAL_GetTick>
 80008a0:	4602      	mov	r2, r0
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	1ad3      	subs	r3, r2, r3
 80008a6:	68fa      	ldr	r2, [r7, #12]
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d8f7      	bhi.n	800089c <HAL_Delay+0x28>
  {
  }
}
 80008ac:	bf00      	nop
 80008ae:	bf00      	nop
 80008b0:	3710      	adds	r7, #16
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	200001f8 	.word	0x200001f8

080008bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008bc:	b480      	push	{r7}
 80008be:	b085      	sub	sp, #20
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f003 0307 	and.w	r3, r3, #7
 80008ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000900 <__NVIC_SetPriorityGrouping+0x44>)
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008d8:	4013      	ands	r3, r2
 80008da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ee:	4a04      	ldr	r2, [pc, #16]	@ (8000900 <__NVIC_SetPriorityGrouping+0x44>)
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	60d3      	str	r3, [r2, #12]
}
 80008f4:	bf00      	nop
 80008f6:	3714      	adds	r7, #20
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000908:	4b04      	ldr	r3, [pc, #16]	@ (800091c <__NVIC_GetPriorityGrouping+0x18>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	0a1b      	lsrs	r3, r3, #8
 800090e:	f003 0307 	and.w	r3, r3, #7
}
 8000912:	4618      	mov	r0, r3
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	2b00      	cmp	r3, #0
 8000930:	db0b      	blt.n	800094a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f003 021f 	and.w	r2, r3, #31
 8000938:	4907      	ldr	r1, [pc, #28]	@ (8000958 <__NVIC_EnableIRQ+0x38>)
 800093a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093e:	095b      	lsrs	r3, r3, #5
 8000940:	2001      	movs	r0, #1
 8000942:	fa00 f202 	lsl.w	r2, r0, r2
 8000946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	e000e100 	.word	0xe000e100

0800095c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	6039      	str	r1, [r7, #0]
 8000966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096c:	2b00      	cmp	r3, #0
 800096e:	db0a      	blt.n	8000986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	b2da      	uxtb	r2, r3
 8000974:	490c      	ldr	r1, [pc, #48]	@ (80009a8 <__NVIC_SetPriority+0x4c>)
 8000976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097a:	0112      	lsls	r2, r2, #4
 800097c:	b2d2      	uxtb	r2, r2
 800097e:	440b      	add	r3, r1
 8000980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000984:	e00a      	b.n	800099c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4908      	ldr	r1, [pc, #32]	@ (80009ac <__NVIC_SetPriority+0x50>)
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	f003 030f 	and.w	r3, r3, #15
 8000992:	3b04      	subs	r3, #4
 8000994:	0112      	lsls	r2, r2, #4
 8000996:	b2d2      	uxtb	r2, r2
 8000998:	440b      	add	r3, r1
 800099a:	761a      	strb	r2, [r3, #24]
}
 800099c:	bf00      	nop
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr
 80009a8:	e000e100 	.word	0xe000e100
 80009ac:	e000ed00 	.word	0xe000ed00

080009b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b089      	sub	sp, #36	@ 0x24
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	f003 0307 	and.w	r3, r3, #7
 80009c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	f1c3 0307 	rsb	r3, r3, #7
 80009ca:	2b04      	cmp	r3, #4
 80009cc:	bf28      	it	cs
 80009ce:	2304      	movcs	r3, #4
 80009d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	3304      	adds	r3, #4
 80009d6:	2b06      	cmp	r3, #6
 80009d8:	d902      	bls.n	80009e0 <NVIC_EncodePriority+0x30>
 80009da:	69fb      	ldr	r3, [r7, #28]
 80009dc:	3b03      	subs	r3, #3
 80009de:	e000      	b.n	80009e2 <NVIC_EncodePriority+0x32>
 80009e0:	2300      	movs	r3, #0
 80009e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e4:	f04f 32ff 	mov.w	r2, #4294967295
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	43da      	mvns	r2, r3
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	401a      	ands	r2, r3
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009f8:	f04f 31ff 	mov.w	r1, #4294967295
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000a02:	43d9      	mvns	r1, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a08:	4313      	orrs	r3, r2
         );
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	3724      	adds	r7, #36	@ 0x24
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
	...

08000a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	3b01      	subs	r3, #1
 8000a24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a28:	d301      	bcc.n	8000a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e00f      	b.n	8000a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a58 <SysTick_Config+0x40>)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	3b01      	subs	r3, #1
 8000a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a36:	210f      	movs	r1, #15
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	f7ff ff8e 	bl	800095c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a40:	4b05      	ldr	r3, [pc, #20]	@ (8000a58 <SysTick_Config+0x40>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a46:	4b04      	ldr	r3, [pc, #16]	@ (8000a58 <SysTick_Config+0x40>)
 8000a48:	2207      	movs	r2, #7
 8000a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a4c:	2300      	movs	r3, #0
}
 8000a4e:	4618      	mov	r0, r3
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	e000e010 	.word	0xe000e010

08000a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f7ff ff29 	bl	80008bc <__NVIC_SetPriorityGrouping>
}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b086      	sub	sp, #24
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	4603      	mov	r3, r0
 8000a7a:	60b9      	str	r1, [r7, #8]
 8000a7c:	607a      	str	r2, [r7, #4]
 8000a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a84:	f7ff ff3e 	bl	8000904 <__NVIC_GetPriorityGrouping>
 8000a88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a8a:	687a      	ldr	r2, [r7, #4]
 8000a8c:	68b9      	ldr	r1, [r7, #8]
 8000a8e:	6978      	ldr	r0, [r7, #20]
 8000a90:	f7ff ff8e 	bl	80009b0 <NVIC_EncodePriority>
 8000a94:	4602      	mov	r2, r0
 8000a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a9a:	4611      	mov	r1, r2
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ff5d 	bl	800095c <__NVIC_SetPriority>
}
 8000aa2:	bf00      	nop
 8000aa4:	3718      	adds	r7, #24
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b082      	sub	sp, #8
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff ff31 	bl	8000920 <__NVIC_EnableIRQ>
}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b082      	sub	sp, #8
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ace:	6878      	ldr	r0, [r7, #4]
 8000ad0:	f7ff ffa2 	bl	8000a18 <SysTick_Config>
 8000ad4:	4603      	mov	r3, r0
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
	...

08000ae0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b087      	sub	sp, #28
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
 8000ae8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aee:	e166      	b.n	8000dbe <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	2101      	movs	r1, #1
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	fa01 f303 	lsl.w	r3, r1, r3
 8000afc:	4013      	ands	r3, r2
 8000afe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	f000 8158 	beq.w	8000db8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f003 0303 	and.w	r3, r3, #3
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d005      	beq.n	8000b20 <HAL_GPIO_Init+0x40>
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f003 0303 	and.w	r3, r3, #3
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	d130      	bne.n	8000b82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	2203      	movs	r2, #3
 8000b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b30:	43db      	mvns	r3, r3
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	4013      	ands	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	68da      	ldr	r2, [r3, #12]
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	fa02 f303 	lsl.w	r3, r2, r3
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b56:	2201      	movs	r2, #1
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5e:	43db      	mvns	r3, r3
 8000b60:	693a      	ldr	r2, [r7, #16]
 8000b62:	4013      	ands	r3, r2
 8000b64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	091b      	lsrs	r3, r3, #4
 8000b6c:	f003 0201 	and.w	r2, r3, #1
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	fa02 f303 	lsl.w	r3, r2, r3
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	f003 0303 	and.w	r3, r3, #3
 8000b8a:	2b03      	cmp	r3, #3
 8000b8c:	d017      	beq.n	8000bbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	68db      	ldr	r3, [r3, #12]
 8000b92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	2203      	movs	r2, #3
 8000b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9e:	43db      	mvns	r3, r3
 8000ba0:	693a      	ldr	r2, [r7, #16]
 8000ba2:	4013      	ands	r3, r2
 8000ba4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	689a      	ldr	r2, [r3, #8]
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb2:	693a      	ldr	r2, [r7, #16]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	f003 0303 	and.w	r3, r3, #3
 8000bc6:	2b02      	cmp	r3, #2
 8000bc8:	d123      	bne.n	8000c12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	08da      	lsrs	r2, r3, #3
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	3208      	adds	r2, #8
 8000bd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	f003 0307 	and.w	r3, r3, #7
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	220f      	movs	r2, #15
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43db      	mvns	r3, r3
 8000be8:	693a      	ldr	r2, [r7, #16]
 8000bea:	4013      	ands	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	691a      	ldr	r2, [r3, #16]
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	f003 0307 	and.w	r3, r3, #7
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	08da      	lsrs	r2, r3, #3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	3208      	adds	r2, #8
 8000c0c:	6939      	ldr	r1, [r7, #16]
 8000c0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	005b      	lsls	r3, r3, #1
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	43db      	mvns	r3, r3
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	4013      	ands	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f003 0203 	and.w	r2, r3, #3
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	f000 80b2 	beq.w	8000db8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c54:	4b61      	ldr	r3, [pc, #388]	@ (8000ddc <HAL_GPIO_Init+0x2fc>)
 8000c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c58:	4a60      	ldr	r2, [pc, #384]	@ (8000ddc <HAL_GPIO_Init+0x2fc>)
 8000c5a:	f043 0301 	orr.w	r3, r3, #1
 8000c5e:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c60:	4b5e      	ldr	r3, [pc, #376]	@ (8000ddc <HAL_GPIO_Init+0x2fc>)
 8000c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c64:	f003 0301 	and.w	r3, r3, #1
 8000c68:	60bb      	str	r3, [r7, #8]
 8000c6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c6c:	4a5c      	ldr	r2, [pc, #368]	@ (8000de0 <HAL_GPIO_Init+0x300>)
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	089b      	lsrs	r3, r3, #2
 8000c72:	3302      	adds	r3, #2
 8000c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	f003 0303 	and.w	r3, r3, #3
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	220f      	movs	r2, #15
 8000c84:	fa02 f303 	lsl.w	r3, r2, r3
 8000c88:	43db      	mvns	r3, r3
 8000c8a:	693a      	ldr	r2, [r7, #16]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000c96:	d02b      	beq.n	8000cf0 <HAL_GPIO_Init+0x210>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a52      	ldr	r2, [pc, #328]	@ (8000de4 <HAL_GPIO_Init+0x304>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d025      	beq.n	8000cec <HAL_GPIO_Init+0x20c>
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4a51      	ldr	r2, [pc, #324]	@ (8000de8 <HAL_GPIO_Init+0x308>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d01f      	beq.n	8000ce8 <HAL_GPIO_Init+0x208>
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	4a50      	ldr	r2, [pc, #320]	@ (8000dec <HAL_GPIO_Init+0x30c>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d019      	beq.n	8000ce4 <HAL_GPIO_Init+0x204>
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	4a4f      	ldr	r2, [pc, #316]	@ (8000df0 <HAL_GPIO_Init+0x310>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d013      	beq.n	8000ce0 <HAL_GPIO_Init+0x200>
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4a4e      	ldr	r2, [pc, #312]	@ (8000df4 <HAL_GPIO_Init+0x314>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d00d      	beq.n	8000cdc <HAL_GPIO_Init+0x1fc>
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	4a4d      	ldr	r2, [pc, #308]	@ (8000df8 <HAL_GPIO_Init+0x318>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d007      	beq.n	8000cd8 <HAL_GPIO_Init+0x1f8>
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4a4c      	ldr	r2, [pc, #304]	@ (8000dfc <HAL_GPIO_Init+0x31c>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d101      	bne.n	8000cd4 <HAL_GPIO_Init+0x1f4>
 8000cd0:	2307      	movs	r3, #7
 8000cd2:	e00e      	b.n	8000cf2 <HAL_GPIO_Init+0x212>
 8000cd4:	2308      	movs	r3, #8
 8000cd6:	e00c      	b.n	8000cf2 <HAL_GPIO_Init+0x212>
 8000cd8:	2306      	movs	r3, #6
 8000cda:	e00a      	b.n	8000cf2 <HAL_GPIO_Init+0x212>
 8000cdc:	2305      	movs	r3, #5
 8000cde:	e008      	b.n	8000cf2 <HAL_GPIO_Init+0x212>
 8000ce0:	2304      	movs	r3, #4
 8000ce2:	e006      	b.n	8000cf2 <HAL_GPIO_Init+0x212>
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	e004      	b.n	8000cf2 <HAL_GPIO_Init+0x212>
 8000ce8:	2302      	movs	r3, #2
 8000cea:	e002      	b.n	8000cf2 <HAL_GPIO_Init+0x212>
 8000cec:	2301      	movs	r3, #1
 8000cee:	e000      	b.n	8000cf2 <HAL_GPIO_Init+0x212>
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	697a      	ldr	r2, [r7, #20]
 8000cf4:	f002 0203 	and.w	r2, r2, #3
 8000cf8:	0092      	lsls	r2, r2, #2
 8000cfa:	4093      	lsls	r3, r2
 8000cfc:	693a      	ldr	r2, [r7, #16]
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d02:	4937      	ldr	r1, [pc, #220]	@ (8000de0 <HAL_GPIO_Init+0x300>)
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	089b      	lsrs	r3, r3, #2
 8000d08:	3302      	adds	r3, #2
 8000d0a:	693a      	ldr	r2, [r7, #16]
 8000d0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d10:	4b3b      	ldr	r3, [pc, #236]	@ (8000e00 <HAL_GPIO_Init+0x320>)
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	43db      	mvns	r3, r3
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d003      	beq.n	8000d34 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000d34:	4a32      	ldr	r2, [pc, #200]	@ (8000e00 <HAL_GPIO_Init+0x320>)
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000d3a:	4b31      	ldr	r3, [pc, #196]	@ (8000e00 <HAL_GPIO_Init+0x320>)
 8000d3c:	68db      	ldr	r3, [r3, #12]
 8000d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	43db      	mvns	r3, r3
 8000d44:	693a      	ldr	r2, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d003      	beq.n	8000d5e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d5e:	4a28      	ldr	r2, [pc, #160]	@ (8000e00 <HAL_GPIO_Init+0x320>)
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000d64:	4b26      	ldr	r3, [pc, #152]	@ (8000e00 <HAL_GPIO_Init+0x320>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	4013      	ands	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d003      	beq.n	8000d88 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000d80:	693a      	ldr	r2, [r7, #16]
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d88:	4a1d      	ldr	r2, [pc, #116]	@ (8000e00 <HAL_GPIO_Init+0x320>)
 8000d8a:	693b      	ldr	r3, [r7, #16]
 8000d8c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000d8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e00 <HAL_GPIO_Init+0x320>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	43db      	mvns	r3, r3
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d003      	beq.n	8000db2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000daa:	693a      	ldr	r2, [r7, #16]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000db2:	4a13      	ldr	r2, [pc, #76]	@ (8000e00 <HAL_GPIO_Init+0x320>)
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	f47f ae91 	bne.w	8000af0 <HAL_GPIO_Init+0x10>
  }
}
 8000dce:	bf00      	nop
 8000dd0:	bf00      	nop
 8000dd2:	371c      	adds	r7, #28
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	40010000 	.word	0x40010000
 8000de4:	48000400 	.word	0x48000400
 8000de8:	48000800 	.word	0x48000800
 8000dec:	48000c00 	.word	0x48000c00
 8000df0:	48001000 	.word	0x48001000
 8000df4:	48001400 	.word	0x48001400
 8000df8:	48001800 	.word	0x48001800
 8000dfc:	48001c00 	.word	0x48001c00
 8000e00:	40010400 	.word	0x40010400

08000e04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	807b      	strh	r3, [r7, #2]
 8000e10:	4613      	mov	r3, r2
 8000e12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e14:	787b      	ldrb	r3, [r7, #1]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d003      	beq.n	8000e22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e1a:	887a      	ldrh	r2, [r7, #2]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e20:	e002      	b.n	8000e28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e22:	887a      	ldrh	r2, [r7, #2]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e28:	bf00      	nop
 8000e2a:	370c      	adds	r7, #12
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b086      	sub	sp, #24
 8000e38:	af02      	add	r7, sp, #8
 8000e3a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d101      	bne.n	8000e46 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	e101      	b.n	800104a <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d106      	bne.n	8000e60 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2200      	movs	r2, #0
 8000e56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f006 f9ae 	bl	80071bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2203      	movs	r2, #3
 8000e64:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f002 fdcf 	bl	8003a16 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6818      	ldr	r0, [r3, #0]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	7c1a      	ldrb	r2, [r3, #16]
 8000e80:	f88d 2000 	strb.w	r2, [sp]
 8000e84:	3304      	adds	r3, #4
 8000e86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e88:	f002 fcea 	bl	8003860 <USB_CoreInit>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d005      	beq.n	8000e9e <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2202      	movs	r2, #2
 8000e96:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e0d5      	b.n	800104a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f002 fdc7 	bl	8003a38 <USB_SetCurrentMode>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d005      	beq.n	8000ebc <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2202      	movs	r2, #2
 8000eb4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	e0c6      	b.n	800104a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	73fb      	strb	r3, [r7, #15]
 8000ec0:	e04a      	b.n	8000f58 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000ec2:	7bfa      	ldrb	r2, [r7, #15]
 8000ec4:	6879      	ldr	r1, [r7, #4]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	00db      	lsls	r3, r3, #3
 8000eca:	4413      	add	r3, r2
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	440b      	add	r3, r1
 8000ed0:	3315      	adds	r3, #21
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000ed6:	7bfa      	ldrb	r2, [r7, #15]
 8000ed8:	6879      	ldr	r1, [r7, #4]
 8000eda:	4613      	mov	r3, r2
 8000edc:	00db      	lsls	r3, r3, #3
 8000ede:	4413      	add	r3, r2
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	440b      	add	r3, r1
 8000ee4:	3314      	adds	r3, #20
 8000ee6:	7bfa      	ldrb	r2, [r7, #15]
 8000ee8:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000eea:	7bfa      	ldrb	r2, [r7, #15]
 8000eec:	7bfb      	ldrb	r3, [r7, #15]
 8000eee:	b298      	uxth	r0, r3
 8000ef0:	6879      	ldr	r1, [r7, #4]
 8000ef2:	4613      	mov	r3, r2
 8000ef4:	00db      	lsls	r3, r3, #3
 8000ef6:	4413      	add	r3, r2
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	440b      	add	r3, r1
 8000efc:	332e      	adds	r3, #46	@ 0x2e
 8000efe:	4602      	mov	r2, r0
 8000f00:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000f02:	7bfa      	ldrb	r2, [r7, #15]
 8000f04:	6879      	ldr	r1, [r7, #4]
 8000f06:	4613      	mov	r3, r2
 8000f08:	00db      	lsls	r3, r3, #3
 8000f0a:	4413      	add	r3, r2
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	440b      	add	r3, r1
 8000f10:	3318      	adds	r3, #24
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000f16:	7bfa      	ldrb	r2, [r7, #15]
 8000f18:	6879      	ldr	r1, [r7, #4]
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	00db      	lsls	r3, r3, #3
 8000f1e:	4413      	add	r3, r2
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	440b      	add	r3, r1
 8000f24:	331c      	adds	r3, #28
 8000f26:	2200      	movs	r2, #0
 8000f28:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000f2a:	7bfa      	ldrb	r2, [r7, #15]
 8000f2c:	6879      	ldr	r1, [r7, #4]
 8000f2e:	4613      	mov	r3, r2
 8000f30:	00db      	lsls	r3, r3, #3
 8000f32:	4413      	add	r3, r2
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	440b      	add	r3, r1
 8000f38:	3320      	adds	r3, #32
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000f3e:	7bfa      	ldrb	r2, [r7, #15]
 8000f40:	6879      	ldr	r1, [r7, #4]
 8000f42:	4613      	mov	r3, r2
 8000f44:	00db      	lsls	r3, r3, #3
 8000f46:	4413      	add	r3, r2
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	440b      	add	r3, r1
 8000f4c:	3324      	adds	r3, #36	@ 0x24
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f52:	7bfb      	ldrb	r3, [r7, #15]
 8000f54:	3301      	adds	r3, #1
 8000f56:	73fb      	strb	r3, [r7, #15]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	791b      	ldrb	r3, [r3, #4]
 8000f5c:	7bfa      	ldrb	r2, [r7, #15]
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	d3af      	bcc.n	8000ec2 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f62:	2300      	movs	r3, #0
 8000f64:	73fb      	strb	r3, [r7, #15]
 8000f66:	e044      	b.n	8000ff2 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000f68:	7bfa      	ldrb	r2, [r7, #15]
 8000f6a:	6879      	ldr	r1, [r7, #4]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	00db      	lsls	r3, r3, #3
 8000f70:	4413      	add	r3, r2
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	440b      	add	r3, r1
 8000f76:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000f7e:	7bfa      	ldrb	r2, [r7, #15]
 8000f80:	6879      	ldr	r1, [r7, #4]
 8000f82:	4613      	mov	r3, r2
 8000f84:	00db      	lsls	r3, r3, #3
 8000f86:	4413      	add	r3, r2
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	440b      	add	r3, r1
 8000f8c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8000f90:	7bfa      	ldrb	r2, [r7, #15]
 8000f92:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000f94:	7bfa      	ldrb	r2, [r7, #15]
 8000f96:	6879      	ldr	r1, [r7, #4]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	00db      	lsls	r3, r3, #3
 8000f9c:	4413      	add	r3, r2
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	440b      	add	r3, r1
 8000fa2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000faa:	7bfa      	ldrb	r2, [r7, #15]
 8000fac:	6879      	ldr	r1, [r7, #4]
 8000fae:	4613      	mov	r3, r2
 8000fb0:	00db      	lsls	r3, r3, #3
 8000fb2:	4413      	add	r3, r2
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	440b      	add	r3, r1
 8000fb8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000fc0:	7bfa      	ldrb	r2, [r7, #15]
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	00db      	lsls	r3, r3, #3
 8000fc8:	4413      	add	r3, r2
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	440b      	add	r3, r1
 8000fce:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000fd6:	7bfa      	ldrb	r2, [r7, #15]
 8000fd8:	6879      	ldr	r1, [r7, #4]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	00db      	lsls	r3, r3, #3
 8000fde:	4413      	add	r3, r2
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	440b      	add	r3, r1
 8000fe4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000fec:	7bfb      	ldrb	r3, [r7, #15]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	73fb      	strb	r3, [r7, #15]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	791b      	ldrb	r3, [r3, #4]
 8000ff6:	7bfa      	ldrb	r2, [r7, #15]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d3b5      	bcc.n	8000f68 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6818      	ldr	r0, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	7c1a      	ldrb	r2, [r3, #16]
 8001004:	f88d 2000 	strb.w	r2, [sp]
 8001008:	3304      	adds	r3, #4
 800100a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800100c:	f002 fd60 	bl	8003ad0 <USB_DevInit>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d005      	beq.n	8001022 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2202      	movs	r2, #2
 800101a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e013      	b.n	800104a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2201      	movs	r2, #1
 800102c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	7b1b      	ldrb	r3, [r3, #12]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d102      	bne.n	800103e <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f001 f86d 	bl	8002118 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f003 fd17 	bl	8004a76 <USB_DevDisconnect>

  return HAL_OK;
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b084      	sub	sp, #16
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001066:	2b01      	cmp	r3, #1
 8001068:	d101      	bne.n	800106e <HAL_PCD_Start+0x1c>
 800106a:	2302      	movs	r3, #2
 800106c:	e01c      	b.n	80010a8 <HAL_PCD_Start+0x56>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2201      	movs	r2, #1
 8001072:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	7b5b      	ldrb	r3, [r3, #13]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d105      	bne.n	800108a <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001082:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4618      	mov	r0, r3
 8001090:	f002 fcb0 	bl	80039f4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4618      	mov	r0, r3
 800109a:	f003 fccb 	bl	8004a34 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80010a6:	2300      	movs	r3, #0
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80010b0:	b590      	push	{r4, r7, lr}
 80010b2:	b08d      	sub	sp, #52	@ 0x34
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80010be:	6a3b      	ldr	r3, [r7, #32]
 80010c0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f003 fd89 	bl	8004bde <USB_GetMode>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	f040 8481 	bne.w	80019d6 <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4618      	mov	r0, r3
 80010da:	f003 fced 	bl	8004ab8 <USB_ReadInterrupts>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	f000 8477 	beq.w	80019d4 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	0a1b      	lsrs	r3, r3, #8
 80010f0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f003 fcda 	bl	8004ab8 <USB_ReadInterrupts>
 8001104:	4603      	mov	r3, r0
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	2b02      	cmp	r3, #2
 800110c:	d107      	bne.n	800111e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	695a      	ldr	r2, [r3, #20]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f002 0202 	and.w	r2, r2, #2
 800111c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4618      	mov	r0, r3
 8001124:	f003 fcc8 	bl	8004ab8 <USB_ReadInterrupts>
 8001128:	4603      	mov	r3, r0
 800112a:	f003 0310 	and.w	r3, r3, #16
 800112e:	2b10      	cmp	r3, #16
 8001130:	d161      	bne.n	80011f6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	699a      	ldr	r2, [r3, #24]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f022 0210 	bic.w	r2, r2, #16
 8001140:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001142:	6a3b      	ldr	r3, [r7, #32]
 8001144:	6a1b      	ldr	r3, [r3, #32]
 8001146:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	f003 020f 	and.w	r2, r3, #15
 800114e:	4613      	mov	r3, r2
 8001150:	00db      	lsls	r3, r3, #3
 8001152:	4413      	add	r3, r2
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	4413      	add	r3, r2
 800115e:	3304      	adds	r3, #4
 8001160:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001168:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800116c:	d124      	bne.n	80011b8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001174:	4013      	ands	r3, r2
 8001176:	2b00      	cmp	r3, #0
 8001178:	d035      	beq.n	80011e6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	091b      	lsrs	r3, r3, #4
 8001182:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001184:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001188:	b29b      	uxth	r3, r3
 800118a:	461a      	mov	r2, r3
 800118c:	6a38      	ldr	r0, [r7, #32]
 800118e:	f003 faff 	bl	8004790 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	68da      	ldr	r2, [r3, #12]
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	091b      	lsrs	r3, r3, #4
 800119a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800119e:	441a      	add	r2, r3
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	695a      	ldr	r2, [r3, #20]
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	091b      	lsrs	r3, r3, #4
 80011ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011b0:	441a      	add	r2, r3
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	615a      	str	r2, [r3, #20]
 80011b6:	e016      	b.n	80011e6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80011be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80011c2:	d110      	bne.n	80011e6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80011ca:	2208      	movs	r2, #8
 80011cc:	4619      	mov	r1, r3
 80011ce:	6a38      	ldr	r0, [r7, #32]
 80011d0:	f003 fade 	bl	8004790 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	695a      	ldr	r2, [r3, #20]
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	091b      	lsrs	r3, r3, #4
 80011dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011e0:	441a      	add	r2, r3
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	699a      	ldr	r2, [r3, #24]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f042 0210 	orr.w	r2, r2, #16
 80011f4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f003 fc5c 	bl	8004ab8 <USB_ReadInterrupts>
 8001200:	4603      	mov	r3, r0
 8001202:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001206:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800120a:	f040 80a7 	bne.w	800135c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800120e:	2300      	movs	r3, #0
 8001210:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4618      	mov	r0, r3
 8001218:	f003 fc61 	bl	8004ade <USB_ReadDevAllOutEpInterrupt>
 800121c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800121e:	e099      	b.n	8001354 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	2b00      	cmp	r3, #0
 8001228:	f000 808e 	beq.w	8001348 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001232:	b2d2      	uxtb	r2, r2
 8001234:	4611      	mov	r1, r2
 8001236:	4618      	mov	r0, r3
 8001238:	f003 fc85 	bl	8004b46 <USB_ReadDevOutEPInterrupt>
 800123c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	f003 0301 	and.w	r3, r3, #1
 8001244:	2b00      	cmp	r3, #0
 8001246:	d00c      	beq.n	8001262 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800124a:	015a      	lsls	r2, r3, #5
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	4413      	add	r3, r2
 8001250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001254:	461a      	mov	r2, r3
 8001256:	2301      	movs	r3, #1
 8001258:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800125a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f000 fe81 	bl	8001f64 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	f003 0308 	and.w	r3, r3, #8
 8001268:	2b00      	cmp	r3, #0
 800126a:	d00c      	beq.n	8001286 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800126c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126e:	015a      	lsls	r2, r3, #5
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	4413      	add	r3, r2
 8001274:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001278:	461a      	mov	r2, r3
 800127a:	2308      	movs	r3, #8
 800127c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800127e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f000 febd 	bl	8002000 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	f003 0310 	and.w	r3, r3, #16
 800128c:	2b00      	cmp	r3, #0
 800128e:	d008      	beq.n	80012a2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001292:	015a      	lsls	r2, r3, #5
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	4413      	add	r3, r2
 8001298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800129c:	461a      	mov	r2, r3
 800129e:	2310      	movs	r3, #16
 80012a0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	f003 0302 	and.w	r3, r3, #2
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d030      	beq.n	800130e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80012ac:	6a3b      	ldr	r3, [r7, #32]
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012b4:	2b80      	cmp	r3, #128	@ 0x80
 80012b6:	d109      	bne.n	80012cc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	69fa      	ldr	r2, [r7, #28]
 80012c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80012c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012ca:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80012cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012ce:	4613      	mov	r3, r2
 80012d0:	00db      	lsls	r3, r3, #3
 80012d2:	4413      	add	r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	4413      	add	r3, r2
 80012de:	3304      	adds	r3, #4
 80012e0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	78db      	ldrb	r3, [r3, #3]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d108      	bne.n	80012fc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	2200      	movs	r2, #0
 80012ee:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80012f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	4619      	mov	r1, r3
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f006 f8b4 	bl	8007464 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80012fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fe:	015a      	lsls	r2, r3, #5
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	4413      	add	r3, r2
 8001304:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001308:	461a      	mov	r2, r3
 800130a:	2302      	movs	r3, #2
 800130c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	f003 0320 	and.w	r3, r3, #32
 8001314:	2b00      	cmp	r3, #0
 8001316:	d008      	beq.n	800132a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800131a:	015a      	lsls	r2, r3, #5
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	4413      	add	r3, r2
 8001320:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001324:	461a      	mov	r2, r3
 8001326:	2320      	movs	r3, #32
 8001328:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001330:	2b00      	cmp	r3, #0
 8001332:	d009      	beq.n	8001348 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001336:	015a      	lsls	r2, r3, #5
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	4413      	add	r3, r2
 800133c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001340:	461a      	mov	r2, r3
 8001342:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001346:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134a:	3301      	adds	r3, #1
 800134c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800134e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001350:	085b      	lsrs	r3, r3, #1
 8001352:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001356:	2b00      	cmp	r3, #0
 8001358:	f47f af62 	bne.w	8001220 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4618      	mov	r0, r3
 8001362:	f003 fba9 	bl	8004ab8 <USB_ReadInterrupts>
 8001366:	4603      	mov	r3, r0
 8001368:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800136c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001370:	f040 80a4 	bne.w	80014bc <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f003 fbca 	bl	8004b12 <USB_ReadDevAllInEpInterrupt>
 800137e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001380:	2300      	movs	r3, #0
 8001382:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001384:	e096      	b.n	80014b4 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001388:	f003 0301 	and.w	r3, r3, #1
 800138c:	2b00      	cmp	r3, #0
 800138e:	f000 808b 	beq.w	80014a8 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001398:	b2d2      	uxtb	r2, r2
 800139a:	4611      	mov	r1, r2
 800139c:	4618      	mov	r0, r3
 800139e:	f003 fbf0 	bl	8004b82 <USB_ReadDevInEPInterrupt>
 80013a2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d020      	beq.n	80013f0 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80013ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b0:	f003 030f 	and.w	r3, r3, #15
 80013b4:	2201      	movs	r2, #1
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80013c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	43db      	mvns	r3, r3
 80013c8:	69f9      	ldr	r1, [r7, #28]
 80013ca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80013ce:	4013      	ands	r3, r2
 80013d0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80013d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d4:	015a      	lsls	r2, r3, #5
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	4413      	add	r3, r2
 80013da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80013de:	461a      	mov	r2, r3
 80013e0:	2301      	movs	r3, #1
 80013e2:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80013e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	4619      	mov	r1, r3
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f005 ffa5 	bl	800733a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	f003 0308 	and.w	r3, r3, #8
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d008      	beq.n	800140c <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80013fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013fc:	015a      	lsls	r2, r3, #5
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	4413      	add	r3, r2
 8001402:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001406:	461a      	mov	r2, r3
 8001408:	2308      	movs	r3, #8
 800140a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	f003 0310 	and.w	r3, r3, #16
 8001412:	2b00      	cmp	r3, #0
 8001414:	d008      	beq.n	8001428 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001418:	015a      	lsls	r2, r3, #5
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	4413      	add	r3, r2
 800141e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001422:	461a      	mov	r2, r3
 8001424:	2310      	movs	r3, #16
 8001426:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800142e:	2b00      	cmp	r3, #0
 8001430:	d008      	beq.n	8001444 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001434:	015a      	lsls	r2, r3, #5
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	4413      	add	r3, r2
 800143a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800143e:	461a      	mov	r2, r3
 8001440:	2340      	movs	r3, #64	@ 0x40
 8001442:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d023      	beq.n	8001496 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800144e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001450:	6a38      	ldr	r0, [r7, #32]
 8001452:	f002 fc85 	bl	8003d60 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001456:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001458:	4613      	mov	r3, r2
 800145a:	00db      	lsls	r3, r3, #3
 800145c:	4413      	add	r3, r2
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	3310      	adds	r3, #16
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	4413      	add	r3, r2
 8001466:	3304      	adds	r3, #4
 8001468:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	78db      	ldrb	r3, [r3, #3]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d108      	bne.n	8001484 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	2200      	movs	r2, #0
 8001476:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800147a:	b2db      	uxtb	r3, r3
 800147c:	4619      	mov	r1, r3
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f006 f802 	bl	8007488 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001486:	015a      	lsls	r2, r3, #5
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	4413      	add	r3, r2
 800148c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001490:	461a      	mov	r2, r3
 8001492:	2302      	movs	r3, #2
 8001494:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80014a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f000 fcd6 	bl	8001e54 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80014a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014aa:	3301      	adds	r3, #1
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80014ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014b0:	085b      	lsrs	r3, r3, #1
 80014b2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80014b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	f47f af65 	bne.w	8001386 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f003 faf9 	bl	8004ab8 <USB_ReadInterrupts>
 80014c6:	4603      	mov	r3, r0
 80014c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80014cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80014d0:	d122      	bne.n	8001518 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	69fa      	ldr	r2, [r7, #28]
 80014dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80014e0:	f023 0301 	bic.w	r3, r3, #1
 80014e4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d108      	bne.n	8001502 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80014f8:	2100      	movs	r1, #0
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f006 fa36 	bl	800796c <HAL_PCDEx_LPM_Callback>
 8001500:	e002      	b.n	8001508 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f005 ff86 	bl	8007414 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	695a      	ldr	r2, [r3, #20]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001516:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4618      	mov	r0, r3
 800151e:	f003 facb 	bl	8004ab8 <USB_ReadInterrupts>
 8001522:	4603      	mov	r3, r0
 8001524:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001528:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800152c:	d112      	bne.n	8001554 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	2b01      	cmp	r3, #1
 800153c:	d102      	bne.n	8001544 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f005 ff42 	bl	80073c8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	695a      	ldr	r2, [r3, #20]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001552:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4618      	mov	r0, r3
 800155a:	f003 faad 	bl	8004ab8 <USB_ReadInterrupts>
 800155e:	4603      	mov	r3, r0
 8001560:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001564:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001568:	d121      	bne.n	80015ae <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	695a      	ldr	r2, [r3, #20]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001578:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001580:	2b00      	cmp	r3, #0
 8001582:	d111      	bne.n	80015a8 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2201      	movs	r2, #1
 8001588:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001592:	089b      	lsrs	r3, r3, #2
 8001594:	f003 020f 	and.w	r2, r3, #15
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800159e:	2101      	movs	r1, #1
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f006 f9e3 	bl	800796c <HAL_PCDEx_LPM_Callback>
 80015a6:	e002      	b.n	80015ae <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f005 ff0d 	bl	80073c8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f003 fa80 	bl	8004ab8 <USB_ReadInterrupts>
 80015b8:	4603      	mov	r3, r0
 80015ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80015c2:	f040 80b6 	bne.w	8001732 <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	69fa      	ldr	r2, [r7, #28]
 80015d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80015d4:	f023 0301 	bic.w	r3, r3, #1
 80015d8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2110      	movs	r1, #16
 80015e0:	4618      	mov	r0, r3
 80015e2:	f002 fbbd 	bl	8003d60 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015e6:	2300      	movs	r3, #0
 80015e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015ea:	e046      	b.n	800167a <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80015ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ee:	015a      	lsls	r2, r3, #5
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	4413      	add	r3, r2
 80015f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80015f8:	461a      	mov	r2, r3
 80015fa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80015fe:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001602:	015a      	lsls	r2, r3, #5
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	4413      	add	r3, r2
 8001608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001610:	0151      	lsls	r1, r2, #5
 8001612:	69fa      	ldr	r2, [r7, #28]
 8001614:	440a      	add	r2, r1
 8001616:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800161a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800161e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001622:	015a      	lsls	r2, r3, #5
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	4413      	add	r3, r2
 8001628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800162c:	461a      	mov	r2, r3
 800162e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001632:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001636:	015a      	lsls	r2, r3, #5
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	4413      	add	r3, r2
 800163c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001644:	0151      	lsls	r1, r2, #5
 8001646:	69fa      	ldr	r2, [r7, #28]
 8001648:	440a      	add	r2, r1
 800164a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800164e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001652:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001656:	015a      	lsls	r2, r3, #5
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	4413      	add	r3, r2
 800165c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001664:	0151      	lsls	r1, r2, #5
 8001666:	69fa      	ldr	r2, [r7, #28]
 8001668:	440a      	add	r2, r1
 800166a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800166e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001672:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001676:	3301      	adds	r3, #1
 8001678:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	791b      	ldrb	r3, [r3, #4]
 800167e:	461a      	mov	r2, r3
 8001680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001682:	4293      	cmp	r3, r2
 8001684:	d3b2      	bcc.n	80015ec <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	69fa      	ldr	r2, [r7, #28]
 8001690:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001694:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001698:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	7bdb      	ldrb	r3, [r3, #15]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d016      	beq.n	80016d0 <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80016ac:	69fa      	ldr	r2, [r7, #28]
 80016ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016b2:	f043 030b 	orr.w	r3, r3, #11
 80016b6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c2:	69fa      	ldr	r2, [r7, #28]
 80016c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016c8:	f043 030b 	orr.w	r3, r3, #11
 80016cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ce:	e015      	b.n	80016fc <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016d6:	695b      	ldr	r3, [r3, #20]
 80016d8:	69fa      	ldr	r2, [r7, #28]
 80016da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016e2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80016e6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80016ee:	691b      	ldr	r3, [r3, #16]
 80016f0:	69fa      	ldr	r2, [r7, #28]
 80016f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80016f6:	f043 030b 	orr.w	r3, r3, #11
 80016fa:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	69fa      	ldr	r2, [r7, #28]
 8001706:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800170a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800170e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800171a:	4619      	mov	r1, r3
 800171c:	4610      	mov	r0, r2
 800171e:	f003 fa8f 	bl	8004c40 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	695a      	ldr	r2, [r3, #20]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001730:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4618      	mov	r0, r3
 8001738:	f003 f9be 	bl	8004ab8 <USB_ReadInterrupts>
 800173c:	4603      	mov	r3, r0
 800173e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001746:	d123      	bne.n	8001790 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4618      	mov	r0, r3
 800174e:	f003 fa54 	bl	8004bfa <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4618      	mov	r0, r3
 8001758:	f002 fb7b 	bl	8003e52 <USB_GetDevSpeed>
 800175c:	4603      	mov	r3, r0
 800175e:	461a      	mov	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681c      	ldr	r4, [r3, #0]
 8001768:	f001 fb34 	bl	8002dd4 <HAL_RCC_GetHCLKFreq>
 800176c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001772:	461a      	mov	r2, r3
 8001774:	4620      	mov	r0, r4
 8001776:	f002 f8a1 	bl	80038bc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f005 fe05 	bl	800738a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	695a      	ldr	r2, [r3, #20]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800178e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f003 f98f 	bl	8004ab8 <USB_ReadInterrupts>
 800179a:	4603      	mov	r3, r0
 800179c:	f003 0308 	and.w	r3, r3, #8
 80017a0:	2b08      	cmp	r3, #8
 80017a2:	d10a      	bne.n	80017ba <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f005 fde2 	bl	800736e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	695a      	ldr	r2, [r3, #20]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f002 0208 	and.w	r2, r2, #8
 80017b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f003 f97a 	bl	8004ab8 <USB_ReadInterrupts>
 80017c4:	4603      	mov	r3, r0
 80017c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ca:	2b80      	cmp	r3, #128	@ 0x80
 80017cc:	d123      	bne.n	8001816 <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80017ce:	6a3b      	ldr	r3, [r7, #32]
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80017d6:	6a3b      	ldr	r3, [r7, #32]
 80017d8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80017da:	2301      	movs	r3, #1
 80017dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80017de:	e014      	b.n	800180a <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80017e0:	6879      	ldr	r1, [r7, #4]
 80017e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017e4:	4613      	mov	r3, r2
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	4413      	add	r3, r2
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d105      	bne.n	8001804 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80017f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	4619      	mov	r1, r3
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f000 faf7 	bl	8001df2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001806:	3301      	adds	r3, #1
 8001808:	627b      	str	r3, [r7, #36]	@ 0x24
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	791b      	ldrb	r3, [r3, #4]
 800180e:	461a      	mov	r2, r3
 8001810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001812:	4293      	cmp	r3, r2
 8001814:	d3e4      	bcc.n	80017e0 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f003 f94c 	bl	8004ab8 <USB_ReadInterrupts>
 8001820:	4603      	mov	r3, r0
 8001822:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001826:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800182a:	d13c      	bne.n	80018a6 <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800182c:	2301      	movs	r3, #1
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001830:	e02b      	b.n	800188a <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001834:	015a      	lsls	r2, r3, #5
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	4413      	add	r3, r2
 800183a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001842:	6879      	ldr	r1, [r7, #4]
 8001844:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001846:	4613      	mov	r3, r2
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	4413      	add	r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	440b      	add	r3, r1
 8001850:	3318      	adds	r3, #24
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d115      	bne.n	8001884 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001858:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800185a:	2b00      	cmp	r3, #0
 800185c:	da12      	bge.n	8001884 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001862:	4613      	mov	r3, r2
 8001864:	00db      	lsls	r3, r3, #3
 8001866:	4413      	add	r3, r2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	440b      	add	r3, r1
 800186c:	3317      	adds	r3, #23
 800186e:	2201      	movs	r2, #1
 8001870:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001874:	b2db      	uxtb	r3, r3
 8001876:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800187a:	b2db      	uxtb	r3, r3
 800187c:	4619      	mov	r1, r3
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f000 fab7 	bl	8001df2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001886:	3301      	adds	r3, #1
 8001888:	627b      	str	r3, [r7, #36]	@ 0x24
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	791b      	ldrb	r3, [r3, #4]
 800188e:	461a      	mov	r2, r3
 8001890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001892:	4293      	cmp	r3, r2
 8001894:	d3cd      	bcc.n	8001832 <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	695a      	ldr	r2, [r3, #20]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80018a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f003 f904 	bl	8004ab8 <USB_ReadInterrupts>
 80018b0:	4603      	mov	r3, r0
 80018b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80018ba:	d156      	bne.n	800196a <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80018bc:	2301      	movs	r3, #1
 80018be:	627b      	str	r3, [r7, #36]	@ 0x24
 80018c0:	e045      	b.n	800194e <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80018c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c4:	015a      	lsls	r2, r3, #5
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	4413      	add	r3, r2
 80018ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80018d2:	6879      	ldr	r1, [r7, #4]
 80018d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018d6:	4613      	mov	r3, r2
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	4413      	add	r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	440b      	add	r3, r1
 80018e0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d12e      	bne.n	8001948 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80018ea:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	da2b      	bge.n	8001948 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80018fc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001900:	429a      	cmp	r2, r3
 8001902:	d121      	bne.n	8001948 <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001904:	6879      	ldr	r1, [r7, #4]
 8001906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001908:	4613      	mov	r3, r2
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	4413      	add	r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	440b      	add	r3, r1
 8001912:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001916:	2201      	movs	r2, #1
 8001918:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800191a:	6a3b      	ldr	r3, [r7, #32]
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001922:	6a3b      	ldr	r3, [r7, #32]
 8001924:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001926:	6a3b      	ldr	r3, [r7, #32]
 8001928:	695b      	ldr	r3, [r3, #20]
 800192a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800192e:	2b00      	cmp	r3, #0
 8001930:	d10a      	bne.n	8001948 <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	69fa      	ldr	r2, [r7, #28]
 800193c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001940:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001944:	6053      	str	r3, [r2, #4]
            break;
 8001946:	e008      	b.n	800195a <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800194a:	3301      	adds	r3, #1
 800194c:	627b      	str	r3, [r7, #36]	@ 0x24
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	791b      	ldrb	r3, [r3, #4]
 8001952:	461a      	mov	r2, r3
 8001954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001956:	4293      	cmp	r3, r2
 8001958:	d3b3      	bcc.n	80018c2 <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	695a      	ldr	r2, [r3, #20]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001968:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f003 f8a2 	bl	8004ab8 <USB_ReadInterrupts>
 8001974:	4603      	mov	r3, r0
 8001976:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800197a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800197e:	d10a      	bne.n	8001996 <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f005 fd93 	bl	80074ac <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	695a      	ldr	r2, [r3, #20]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001994:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f003 f88c 	bl	8004ab8 <USB_ReadInterrupts>
 80019a0:	4603      	mov	r3, r0
 80019a2:	f003 0304 	and.w	r3, r3, #4
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	d115      	bne.n	80019d6 <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	f003 0304 	and.w	r3, r3, #4
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d002      	beq.n	80019c2 <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f005 fd83 	bl	80074c8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	6859      	ldr	r1, [r3, #4]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	430a      	orrs	r2, r1
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	e000      	b.n	80019d6 <HAL_PCD_IRQHandler+0x926>
      return;
 80019d4:	bf00      	nop
    }
  }
}
 80019d6:	3734      	adds	r7, #52	@ 0x34
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd90      	pop	{r4, r7, pc}

080019dc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	460b      	mov	r3, r1
 80019e6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d101      	bne.n	80019f6 <HAL_PCD_SetAddress+0x1a>
 80019f2:	2302      	movs	r3, #2
 80019f4:	e012      	b.n	8001a1c <HAL_PCD_SetAddress+0x40>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	78fa      	ldrb	r2, [r7, #3]
 8001a02:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	78fa      	ldrb	r2, [r7, #3]
 8001a0a:	4611      	mov	r1, r2
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f002 ffeb 	bl	80049e8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001a1a:	2300      	movs	r3, #0
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	4608      	mov	r0, r1
 8001a2e:	4611      	mov	r1, r2
 8001a30:	461a      	mov	r2, r3
 8001a32:	4603      	mov	r3, r0
 8001a34:	70fb      	strb	r3, [r7, #3]
 8001a36:	460b      	mov	r3, r1
 8001a38:	803b      	strh	r3, [r7, #0]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001a42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	da0f      	bge.n	8001a6a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001a4a:	78fb      	ldrb	r3, [r7, #3]
 8001a4c:	f003 020f 	and.w	r2, r3, #15
 8001a50:	4613      	mov	r3, r2
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	4413      	add	r3, r2
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	3310      	adds	r3, #16
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	3304      	adds	r3, #4
 8001a60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2201      	movs	r2, #1
 8001a66:	705a      	strb	r2, [r3, #1]
 8001a68:	e00f      	b.n	8001a8a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a6a:	78fb      	ldrb	r3, [r7, #3]
 8001a6c:	f003 020f 	and.w	r2, r3, #15
 8001a70:	4613      	mov	r3, r2
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	4413      	add	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	4413      	add	r3, r2
 8001a80:	3304      	adds	r3, #4
 8001a82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2200      	movs	r2, #0
 8001a88:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001a8a:	78fb      	ldrb	r3, [r7, #3]
 8001a8c:	f003 030f 	and.w	r3, r3, #15
 8001a90:	b2da      	uxtb	r2, r3
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001a96:	883b      	ldrh	r3, [r7, #0]
 8001a98:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	78ba      	ldrb	r2, [r7, #2]
 8001aa4:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	785b      	ldrb	r3, [r3, #1]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d004      	beq.n	8001ab8 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001ab8:	78bb      	ldrb	r3, [r7, #2]
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d102      	bne.n	8001ac4 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d101      	bne.n	8001ad2 <HAL_PCD_EP_Open+0xae>
 8001ace:	2302      	movs	r3, #2
 8001ad0:	e00e      	b.n	8001af0 <HAL_PCD_EP_Open+0xcc>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	68f9      	ldr	r1, [r7, #12]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f002 f9d5 	bl	8003e90 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001aee:	7afb      	ldrb	r3, [r7, #11]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	460b      	mov	r3, r1
 8001b02:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001b04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	da0f      	bge.n	8001b2c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b0c:	78fb      	ldrb	r3, [r7, #3]
 8001b0e:	f003 020f 	and.w	r2, r3, #15
 8001b12:	4613      	mov	r3, r2
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	4413      	add	r3, r2
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	3310      	adds	r3, #16
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	4413      	add	r3, r2
 8001b20:	3304      	adds	r3, #4
 8001b22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2201      	movs	r2, #1
 8001b28:	705a      	strb	r2, [r3, #1]
 8001b2a:	e00f      	b.n	8001b4c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	f003 020f 	and.w	r2, r3, #15
 8001b32:	4613      	mov	r3, r2
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	4413      	add	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	3304      	adds	r3, #4
 8001b44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b4c:	78fb      	ldrb	r3, [r7, #3]
 8001b4e:	f003 030f 	and.w	r3, r3, #15
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d101      	bne.n	8001b66 <HAL_PCD_EP_Close+0x6e>
 8001b62:	2302      	movs	r3, #2
 8001b64:	e00e      	b.n	8001b84 <HAL_PCD_EP_Close+0x8c>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68f9      	ldr	r1, [r7, #12]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f002 fa13 	bl	8003fa0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	607a      	str	r2, [r7, #4]
 8001b96:	603b      	str	r3, [r7, #0]
 8001b98:	460b      	mov	r3, r1
 8001b9a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b9c:	7afb      	ldrb	r3, [r7, #11]
 8001b9e:	f003 020f 	and.w	r2, r3, #15
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	00db      	lsls	r3, r3, #3
 8001ba6:	4413      	add	r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	3304      	adds	r3, #4
 8001bb4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bce:	7afb      	ldrb	r3, [r7, #11]
 8001bd0:	f003 030f 	and.w	r3, r3, #15
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	6979      	ldr	r1, [r7, #20]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f002 fab9 	bl	8004158 <USB_EPStartXfer>

  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001bfc:	78fb      	ldrb	r3, [r7, #3]
 8001bfe:	f003 020f 	and.w	r2, r3, #15
 8001c02:	6879      	ldr	r1, [r7, #4]
 8001c04:	4613      	mov	r3, r2
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4413      	add	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8001c12:	681b      	ldr	r3, [r3, #0]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	607a      	str	r2, [r7, #4]
 8001c2a:	603b      	str	r3, [r7, #0]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c30:	7afb      	ldrb	r3, [r7, #11]
 8001c32:	f003 020f 	and.w	r2, r3, #15
 8001c36:	4613      	mov	r3, r2
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	4413      	add	r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	3310      	adds	r3, #16
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	4413      	add	r3, r2
 8001c44:	3304      	adds	r3, #4
 8001c46:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	2200      	movs	r2, #0
 8001c58:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c60:	7afb      	ldrb	r3, [r7, #11]
 8001c62:	f003 030f 	and.w	r3, r3, #15
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	6979      	ldr	r1, [r7, #20]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f002 fa70 	bl	8004158 <USB_EPStartXfer>

  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3718      	adds	r7, #24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b084      	sub	sp, #16
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001c8e:	78fb      	ldrb	r3, [r7, #3]
 8001c90:	f003 030f 	and.w	r3, r3, #15
 8001c94:	687a      	ldr	r2, [r7, #4]
 8001c96:	7912      	ldrb	r2, [r2, #4]
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e04e      	b.n	8001d3e <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001ca0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	da0f      	bge.n	8001cc8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ca8:	78fb      	ldrb	r3, [r7, #3]
 8001caa:	f003 020f 	and.w	r2, r3, #15
 8001cae:	4613      	mov	r3, r2
 8001cb0:	00db      	lsls	r3, r3, #3
 8001cb2:	4413      	add	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	3310      	adds	r3, #16
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	4413      	add	r3, r2
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	705a      	strb	r2, [r3, #1]
 8001cc6:	e00d      	b.n	8001ce4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001cc8:	78fa      	ldrb	r2, [r7, #3]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	4413      	add	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	3304      	adds	r3, #4
 8001cdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001cea:	78fb      	ldrb	r3, [r7, #3]
 8001cec:	f003 030f 	and.w	r3, r3, #15
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d101      	bne.n	8001d04 <HAL_PCD_EP_SetStall+0x82>
 8001d00:	2302      	movs	r3, #2
 8001d02:	e01c      	b.n	8001d3e <HAL_PCD_EP_SetStall+0xbc>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	68f9      	ldr	r1, [r7, #12]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f002 fd94 	bl	8004840 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001d18:	78fb      	ldrb	r3, [r7, #3]
 8001d1a:	f003 030f 	and.w	r3, r3, #15
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d108      	bne.n	8001d34 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4610      	mov	r0, r2
 8001d30:	f002 ff86 	bl	8004c40 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b084      	sub	sp, #16
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
 8001d4e:	460b      	mov	r3, r1
 8001d50:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001d52:	78fb      	ldrb	r3, [r7, #3]
 8001d54:	f003 030f 	and.w	r3, r3, #15
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	7912      	ldrb	r2, [r2, #4]
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d901      	bls.n	8001d64 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e042      	b.n	8001dea <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001d64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	da0f      	bge.n	8001d8c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d6c:	78fb      	ldrb	r3, [r7, #3]
 8001d6e:	f003 020f 	and.w	r2, r3, #15
 8001d72:	4613      	mov	r3, r2
 8001d74:	00db      	lsls	r3, r3, #3
 8001d76:	4413      	add	r3, r2
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	3310      	adds	r3, #16
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	4413      	add	r3, r2
 8001d80:	3304      	adds	r3, #4
 8001d82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2201      	movs	r2, #1
 8001d88:	705a      	strb	r2, [r3, #1]
 8001d8a:	e00f      	b.n	8001dac <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d8c:	78fb      	ldrb	r3, [r7, #3]
 8001d8e:	f003 020f 	and.w	r2, r3, #15
 8001d92:	4613      	mov	r3, r2
 8001d94:	00db      	lsls	r3, r3, #3
 8001d96:	4413      	add	r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	4413      	add	r3, r2
 8001da2:	3304      	adds	r3, #4
 8001da4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2200      	movs	r2, #0
 8001daa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2200      	movs	r2, #0
 8001db0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001db2:	78fb      	ldrb	r3, [r7, #3]
 8001db4:	f003 030f 	and.w	r3, r3, #15
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d101      	bne.n	8001dcc <HAL_PCD_EP_ClrStall+0x86>
 8001dc8:	2302      	movs	r3, #2
 8001dca:	e00e      	b.n	8001dea <HAL_PCD_EP_ClrStall+0xa4>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	68f9      	ldr	r1, [r7, #12]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f002 fd9e 	bl	800491c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b084      	sub	sp, #16
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8001dfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	da0c      	bge.n	8001e20 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e06:	78fb      	ldrb	r3, [r7, #3]
 8001e08:	f003 020f 	and.w	r2, r3, #15
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	4413      	add	r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	3310      	adds	r3, #16
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	4413      	add	r3, r2
 8001e1a:	3304      	adds	r3, #4
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	e00c      	b.n	8001e3a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e20:	78fb      	ldrb	r3, [r7, #3]
 8001e22:	f003 020f 	and.w	r2, r3, #15
 8001e26:	4613      	mov	r3, r2
 8001e28:	00db      	lsls	r3, r3, #3
 8001e2a:	4413      	add	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	3304      	adds	r3, #4
 8001e38:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68f9      	ldr	r1, [r7, #12]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f002 fbc1 	bl	80045c8 <USB_EPStopXfer>
 8001e46:	4603      	mov	r3, r0
 8001e48:	72fb      	strb	r3, [r7, #11]

  return ret;
 8001e4a:	7afb      	ldrb	r3, [r7, #11]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3710      	adds	r7, #16
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b088      	sub	sp, #32
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	4413      	add	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	3310      	adds	r3, #16
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	4413      	add	r3, r2
 8001e78:	3304      	adds	r3, #4
 8001e7a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	695a      	ldr	r2, [r3, #20]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d901      	bls.n	8001e8c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e067      	b.n	8001f5c <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	691a      	ldr	r2, [r3, #16]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	695b      	ldr	r3, [r3, #20]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	69fa      	ldr	r2, [r7, #28]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d902      	bls.n	8001ea8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	3303      	adds	r3, #3
 8001eac:	089b      	lsrs	r3, r3, #2
 8001eae:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001eb0:	e026      	b.n	8001f00 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	691a      	ldr	r2, [r3, #16]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	695b      	ldr	r3, [r3, #20]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	69fa      	ldr	r2, [r7, #28]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d902      	bls.n	8001ece <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3303      	adds	r3, #3
 8001ed2:	089b      	lsrs	r3, r3, #2
 8001ed4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	68d9      	ldr	r1, [r3, #12]
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	b2da      	uxtb	r2, r3
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	6978      	ldr	r0, [r7, #20]
 8001ee4:	f002 fc1a 	bl	800471c <USB_WritePacket>

    ep->xfer_buff  += len;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	68da      	ldr	r2, [r3, #12]
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	441a      	add	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	695a      	ldr	r2, [r3, #20]
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	441a      	add	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	015a      	lsls	r2, r3, #5
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	4413      	add	r3, r2
 8001f08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f0c:	699b      	ldr	r3, [r3, #24]
 8001f0e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d809      	bhi.n	8001f2a <PCD_WriteEmptyTxFifo+0xd6>
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	695a      	ldr	r2, [r3, #20]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d203      	bcs.n	8001f2a <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1c3      	bne.n	8001eb2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	691a      	ldr	r2, [r3, #16]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d811      	bhi.n	8001f5a <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	f003 030f 	and.w	r3, r3, #15
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f42:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	6939      	ldr	r1, [r7, #16]
 8001f52:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001f56:	4013      	ands	r3, r2
 8001f58:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3720      	adds	r7, #32
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	333c      	adds	r3, #60	@ 0x3c
 8001f7c:	3304      	adds	r3, #4
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	015a      	lsls	r2, r3, #5
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4413      	add	r3, r2
 8001f8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	4a19      	ldr	r2, [pc, #100]	@ (8001ffc <PCD_EP_OutXfrComplete_int+0x98>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d124      	bne.n	8001fe4 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d00a      	beq.n	8001fba <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001fb6:	6093      	str	r3, [r2, #8]
 8001fb8:	e01a      	b.n	8001ff0 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	f003 0320 	and.w	r3, r3, #32
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d008      	beq.n	8001fd6 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	015a      	lsls	r2, r3, #5
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	4413      	add	r3, r2
 8001fcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	2320      	movs	r3, #32
 8001fd4:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	4619      	mov	r1, r3
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f005 f991 	bl	8007304 <HAL_PCD_DataOutStageCallback>
 8001fe2:	e005      	b.n	8001ff0 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	4619      	mov	r1, r3
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f005 f98a 	bl	8007304 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3718      	adds	r7, #24
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	4f54310a 	.word	0x4f54310a

08002000 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	333c      	adds	r3, #60	@ 0x3c
 8002018:	3304      	adds	r3, #4
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	015a      	lsls	r2, r3, #5
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	4413      	add	r3, r2
 8002026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	4a0c      	ldr	r2, [pc, #48]	@ (8002064 <PCD_EP_OutSetupPacket_int+0x64>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d90e      	bls.n	8002054 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800203c:	2b00      	cmp	r3, #0
 800203e:	d009      	beq.n	8002054 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	015a      	lsls	r2, r3, #5
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	4413      	add	r3, r2
 8002048:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800204c:	461a      	mov	r2, r3
 800204e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002052:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f005 f943 	bl	80072e0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800205a:	2300      	movs	r3, #0
}
 800205c:	4618      	mov	r0, r3
 800205e:	3718      	adds	r7, #24
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	4f54300a 	.word	0x4f54300a

08002068 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	460b      	mov	r3, r1
 8002072:	70fb      	strb	r3, [r7, #3]
 8002074:	4613      	mov	r3, r2
 8002076:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d107      	bne.n	8002096 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002086:	883b      	ldrh	r3, [r7, #0]
 8002088:	0419      	lsls	r1, r3, #16
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	430a      	orrs	r2, r1
 8002092:	629a      	str	r2, [r3, #40]	@ 0x28
 8002094:	e028      	b.n	80020e8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209c:	0c1b      	lsrs	r3, r3, #16
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	4413      	add	r3, r2
 80020a2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80020a4:	2300      	movs	r3, #0
 80020a6:	73fb      	strb	r3, [r7, #15]
 80020a8:	e00d      	b.n	80020c6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	3340      	adds	r3, #64	@ 0x40
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	0c1b      	lsrs	r3, r3, #16
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	4413      	add	r3, r2
 80020be:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	3301      	adds	r3, #1
 80020c4:	73fb      	strb	r3, [r7, #15]
 80020c6:	7bfa      	ldrb	r2, [r7, #15]
 80020c8:	78fb      	ldrb	r3, [r7, #3]
 80020ca:	3b01      	subs	r3, #1
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d3ec      	bcc.n	80020aa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80020d0:	883b      	ldrh	r3, [r7, #0]
 80020d2:	0418      	lsls	r0, r3, #16
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6819      	ldr	r1, [r3, #0]
 80020d8:	78fb      	ldrb	r3, [r7, #3]
 80020da:	3b01      	subs	r3, #1
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	4302      	orrs	r2, r0
 80020e0:	3340      	adds	r3, #64	@ 0x40
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	440b      	add	r3, r1
 80020e6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3714      	adds	r7, #20
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
 80020fe:	460b      	mov	r3, r1
 8002100:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	887a      	ldrh	r2, [r7, #2]
 8002108:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002146:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800214a:	f043 0303 	orr.w	r3, r3, #3
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002164:	4b05      	ldr	r3, [pc, #20]	@ (800217c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a04      	ldr	r2, [pc, #16]	@ (800217c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800216a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800216e:	6013      	str	r3, [r2, #0]
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	40007000 	.word	0x40007000

08002180 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002184:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <HAL_PWREx_GetVoltageRange+0x18>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800218c:	4618      	mov	r0, r3
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	40007000 	.word	0x40007000

0800219c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021aa:	d130      	bne.n	800220e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021ac:	4b23      	ldr	r3, [pc, #140]	@ (800223c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021b8:	d038      	beq.n	800222c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021ba:	4b20      	ldr	r3, [pc, #128]	@ (800223c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021c2:	4a1e      	ldr	r2, [pc, #120]	@ (800223c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002240 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2232      	movs	r2, #50	@ 0x32
 80021d0:	fb02 f303 	mul.w	r3, r2, r3
 80021d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002244 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80021d6:	fba2 2303 	umull	r2, r3, r2, r3
 80021da:	0c9b      	lsrs	r3, r3, #18
 80021dc:	3301      	adds	r3, #1
 80021de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021e0:	e002      	b.n	80021e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	3b01      	subs	r3, #1
 80021e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021e8:	4b14      	ldr	r3, [pc, #80]	@ (800223c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021ea:	695b      	ldr	r3, [r3, #20]
 80021ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021f4:	d102      	bne.n	80021fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d1f2      	bne.n	80021e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021fc:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021fe:	695b      	ldr	r3, [r3, #20]
 8002200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002204:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002208:	d110      	bne.n	800222c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e00f      	b.n	800222e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800220e:	4b0b      	ldr	r3, [pc, #44]	@ (800223c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002216:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800221a:	d007      	beq.n	800222c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002224:	4a05      	ldr	r2, [pc, #20]	@ (800223c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002226:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800222a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	40007000 	.word	0x40007000
 8002240:	200001f0 	.word	0x200001f0
 8002244:	431bde83 	.word	0x431bde83

08002248 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800224c:	4b05      	ldr	r3, [pc, #20]	@ (8002264 <HAL_PWREx_EnableVddUSB+0x1c>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	4a04      	ldr	r2, [pc, #16]	@ (8002264 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002252:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002256:	6053      	str	r3, [r2, #4]
}
 8002258:	bf00      	nop
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	40007000 	.word	0x40007000

08002268 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800226c:	4b05      	ldr	r3, [pc, #20]	@ (8002284 <HAL_PWREx_EnableVddIO2+0x1c>)
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	4a04      	ldr	r2, [pc, #16]	@ (8002284 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002272:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002276:	6053      	str	r3, [r2, #4]
}
 8002278:	bf00      	nop
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40007000 	.word	0x40007000

08002288 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b088      	sub	sp, #32
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d102      	bne.n	800229c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	f000 bc08 	b.w	8002aac <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800229c:	4b96      	ldr	r3, [pc, #600]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f003 030c 	and.w	r3, r3, #12
 80022a4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022a6:	4b94      	ldr	r3, [pc, #592]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f000 80e4 	beq.w	8002486 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d007      	beq.n	80022d4 <HAL_RCC_OscConfig+0x4c>
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	2b0c      	cmp	r3, #12
 80022c8:	f040 808b 	bne.w	80023e2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	f040 8087 	bne.w	80023e2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022d4:	4b88      	ldr	r3, [pc, #544]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d005      	beq.n	80022ec <HAL_RCC_OscConfig+0x64>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e3df      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a1a      	ldr	r2, [r3, #32]
 80022f0:	4b81      	ldr	r3, [pc, #516]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0308 	and.w	r3, r3, #8
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d004      	beq.n	8002306 <HAL_RCC_OscConfig+0x7e>
 80022fc:	4b7e      	ldr	r3, [pc, #504]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002304:	e005      	b.n	8002312 <HAL_RCC_OscConfig+0x8a>
 8002306:	4b7c      	ldr	r3, [pc, #496]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002308:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800230c:	091b      	lsrs	r3, r3, #4
 800230e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002312:	4293      	cmp	r3, r2
 8002314:	d223      	bcs.n	800235e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	4618      	mov	r0, r3
 800231c:	f000 fd66 	bl	8002dec <RCC_SetFlashLatencyFromMSIRange>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e3c0      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800232a:	4b73      	ldr	r3, [pc, #460]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a72      	ldr	r2, [pc, #456]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002330:	f043 0308 	orr.w	r3, r3, #8
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	4b70      	ldr	r3, [pc, #448]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a1b      	ldr	r3, [r3, #32]
 8002342:	496d      	ldr	r1, [pc, #436]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002344:	4313      	orrs	r3, r2
 8002346:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002348:	4b6b      	ldr	r3, [pc, #428]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69db      	ldr	r3, [r3, #28]
 8002354:	021b      	lsls	r3, r3, #8
 8002356:	4968      	ldr	r1, [pc, #416]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002358:	4313      	orrs	r3, r2
 800235a:	604b      	str	r3, [r1, #4]
 800235c:	e025      	b.n	80023aa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800235e:	4b66      	ldr	r3, [pc, #408]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a65      	ldr	r2, [pc, #404]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002364:	f043 0308 	orr.w	r3, r3, #8
 8002368:	6013      	str	r3, [r2, #0]
 800236a:	4b63      	ldr	r3, [pc, #396]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a1b      	ldr	r3, [r3, #32]
 8002376:	4960      	ldr	r1, [pc, #384]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002378:	4313      	orrs	r3, r2
 800237a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800237c:	4b5e      	ldr	r3, [pc, #376]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	495b      	ldr	r1, [pc, #364]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800238c:	4313      	orrs	r3, r2
 800238e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d109      	bne.n	80023aa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	4618      	mov	r0, r3
 800239c:	f000 fd26 	bl	8002dec <RCC_SetFlashLatencyFromMSIRange>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e380      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023aa:	f000 fc87 	bl	8002cbc <HAL_RCC_GetSysClockFreq>
 80023ae:	4602      	mov	r2, r0
 80023b0:	4b51      	ldr	r3, [pc, #324]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	091b      	lsrs	r3, r3, #4
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	4950      	ldr	r1, [pc, #320]	@ (80024fc <HAL_RCC_OscConfig+0x274>)
 80023bc:	5ccb      	ldrb	r3, [r1, r3]
 80023be:	f003 031f 	and.w	r3, r3, #31
 80023c2:	fa22 f303 	lsr.w	r3, r2, r3
 80023c6:	4a4e      	ldr	r2, [pc, #312]	@ (8002500 <HAL_RCC_OscConfig+0x278>)
 80023c8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80023ca:	4b4e      	ldr	r3, [pc, #312]	@ (8002504 <HAL_RCC_OscConfig+0x27c>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7fe f9f4 	bl	80007bc <HAL_InitTick>
 80023d4:	4603      	mov	r3, r0
 80023d6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d052      	beq.n	8002484 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80023de:	7bfb      	ldrb	r3, [r7, #15]
 80023e0:	e364      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d032      	beq.n	8002450 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023ea:	4b43      	ldr	r3, [pc, #268]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a42      	ldr	r2, [pc, #264]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023f6:	f7fe fa31 	bl	800085c <HAL_GetTick>
 80023fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023fe:	f7fe fa2d 	bl	800085c <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e34d      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002410:	4b39      	ldr	r3, [pc, #228]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0f0      	beq.n	80023fe <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800241c:	4b36      	ldr	r3, [pc, #216]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a35      	ldr	r2, [pc, #212]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002422:	f043 0308 	orr.w	r3, r3, #8
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	4b33      	ldr	r3, [pc, #204]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a1b      	ldr	r3, [r3, #32]
 8002434:	4930      	ldr	r1, [pc, #192]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002436:	4313      	orrs	r3, r2
 8002438:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800243a:	4b2f      	ldr	r3, [pc, #188]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	021b      	lsls	r3, r3, #8
 8002448:	492b      	ldr	r1, [pc, #172]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800244a:	4313      	orrs	r3, r2
 800244c:	604b      	str	r3, [r1, #4]
 800244e:	e01a      	b.n	8002486 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002450:	4b29      	ldr	r3, [pc, #164]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a28      	ldr	r2, [pc, #160]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002456:	f023 0301 	bic.w	r3, r3, #1
 800245a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800245c:	f7fe f9fe 	bl	800085c <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002464:	f7fe f9fa 	bl	800085c <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e31a      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002476:	4b20      	ldr	r3, [pc, #128]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f0      	bne.n	8002464 <HAL_RCC_OscConfig+0x1dc>
 8002482:	e000      	b.n	8002486 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002484:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d073      	beq.n	800257a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	2b08      	cmp	r3, #8
 8002496:	d005      	beq.n	80024a4 <HAL_RCC_OscConfig+0x21c>
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	2b0c      	cmp	r3, #12
 800249c:	d10e      	bne.n	80024bc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	2b03      	cmp	r3, #3
 80024a2:	d10b      	bne.n	80024bc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a4:	4b14      	ldr	r3, [pc, #80]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d063      	beq.n	8002578 <HAL_RCC_OscConfig+0x2f0>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d15f      	bne.n	8002578 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e2f7      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024c4:	d106      	bne.n	80024d4 <HAL_RCC_OscConfig+0x24c>
 80024c6:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a0b      	ldr	r2, [pc, #44]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	e025      	b.n	8002520 <HAL_RCC_OscConfig+0x298>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024dc:	d114      	bne.n	8002508 <HAL_RCC_OscConfig+0x280>
 80024de:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a05      	ldr	r2, [pc, #20]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024e8:	6013      	str	r3, [r2, #0]
 80024ea:	4b03      	ldr	r3, [pc, #12]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a02      	ldr	r2, [pc, #8]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 80024f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f4:	6013      	str	r3, [r2, #0]
 80024f6:	e013      	b.n	8002520 <HAL_RCC_OscConfig+0x298>
 80024f8:	40021000 	.word	0x40021000
 80024fc:	08008444 	.word	0x08008444
 8002500:	200001f0 	.word	0x200001f0
 8002504:	200001f4 	.word	0x200001f4
 8002508:	4ba0      	ldr	r3, [pc, #640]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a9f      	ldr	r2, [pc, #636]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800250e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002512:	6013      	str	r3, [r2, #0]
 8002514:	4b9d      	ldr	r3, [pc, #628]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a9c      	ldr	r2, [pc, #624]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800251a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800251e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d013      	beq.n	8002550 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7fe f998 	bl	800085c <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002530:	f7fe f994 	bl	800085c <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b64      	cmp	r3, #100	@ 0x64
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e2b4      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002542:	4b92      	ldr	r3, [pc, #584]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0x2a8>
 800254e:	e014      	b.n	800257a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7fe f984 	bl	800085c <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7fe f980 	bl	800085c <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	@ 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e2a0      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800256a:	4b88      	ldr	r3, [pc, #544]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x2d0>
 8002576:	e000      	b.n	800257a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d060      	beq.n	8002648 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	2b04      	cmp	r3, #4
 800258a:	d005      	beq.n	8002598 <HAL_RCC_OscConfig+0x310>
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	2b0c      	cmp	r3, #12
 8002590:	d119      	bne.n	80025c6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2b02      	cmp	r3, #2
 8002596:	d116      	bne.n	80025c6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002598:	4b7c      	ldr	r3, [pc, #496]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <HAL_RCC_OscConfig+0x328>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d101      	bne.n	80025b0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e27d      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b0:	4b76      	ldr	r3, [pc, #472]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	061b      	lsls	r3, r3, #24
 80025be:	4973      	ldr	r1, [pc, #460]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c4:	e040      	b.n	8002648 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d023      	beq.n	8002616 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025ce:	4b6f      	ldr	r3, [pc, #444]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a6e      	ldr	r2, [pc, #440]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80025d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025da:	f7fe f93f 	bl	800085c <HAL_GetTick>
 80025de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025e0:	e008      	b.n	80025f4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025e2:	f7fe f93b 	bl	800085c <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e25b      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025f4:	4b65      	ldr	r3, [pc, #404]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d0f0      	beq.n	80025e2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002600:	4b62      	ldr	r3, [pc, #392]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	061b      	lsls	r3, r3, #24
 800260e:	495f      	ldr	r1, [pc, #380]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002610:	4313      	orrs	r3, r2
 8002612:	604b      	str	r3, [r1, #4]
 8002614:	e018      	b.n	8002648 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002616:	4b5d      	ldr	r3, [pc, #372]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a5c      	ldr	r2, [pc, #368]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800261c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002622:	f7fe f91b 	bl	800085c <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800262a:	f7fe f917 	bl	800085c <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e237      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800263c:	4b53      	ldr	r3, [pc, #332]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002644:	2b00      	cmp	r3, #0
 8002646:	d1f0      	bne.n	800262a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	2b00      	cmp	r3, #0
 8002652:	d03c      	beq.n	80026ce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d01c      	beq.n	8002696 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800265c:	4b4b      	ldr	r3, [pc, #300]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800265e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002662:	4a4a      	ldr	r2, [pc, #296]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002664:	f043 0301 	orr.w	r3, r3, #1
 8002668:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800266c:	f7fe f8f6 	bl	800085c <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002674:	f7fe f8f2 	bl	800085c <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e212      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002686:	4b41      	ldr	r3, [pc, #260]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002688:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0ef      	beq.n	8002674 <HAL_RCC_OscConfig+0x3ec>
 8002694:	e01b      	b.n	80026ce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002696:	4b3d      	ldr	r3, [pc, #244]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002698:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800269c:	4a3b      	ldr	r2, [pc, #236]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800269e:	f023 0301 	bic.w	r3, r3, #1
 80026a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a6:	f7fe f8d9 	bl	800085c <HAL_GetTick>
 80026aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026ac:	e008      	b.n	80026c0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026ae:	f7fe f8d5 	bl	800085c <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e1f5      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026c0:	4b32      	ldr	r3, [pc, #200]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80026c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1ef      	bne.n	80026ae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0304 	and.w	r3, r3, #4
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f000 80a6 	beq.w	8002828 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026dc:	2300      	movs	r3, #0
 80026de:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026e0:	4b2a      	ldr	r3, [pc, #168]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80026e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d10d      	bne.n	8002708 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ec:	4b27      	ldr	r3, [pc, #156]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80026ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f0:	4a26      	ldr	r2, [pc, #152]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80026f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80026f8:	4b24      	ldr	r3, [pc, #144]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 80026fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002700:	60bb      	str	r3, [r7, #8]
 8002702:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002704:	2301      	movs	r3, #1
 8002706:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002708:	4b21      	ldr	r3, [pc, #132]	@ (8002790 <HAL_RCC_OscConfig+0x508>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002710:	2b00      	cmp	r3, #0
 8002712:	d118      	bne.n	8002746 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002714:	4b1e      	ldr	r3, [pc, #120]	@ (8002790 <HAL_RCC_OscConfig+0x508>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a1d      	ldr	r2, [pc, #116]	@ (8002790 <HAL_RCC_OscConfig+0x508>)
 800271a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800271e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002720:	f7fe f89c 	bl	800085c <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002728:	f7fe f898 	bl	800085c <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e1b8      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800273a:	4b15      	ldr	r3, [pc, #84]	@ (8002790 <HAL_RCC_OscConfig+0x508>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002742:	2b00      	cmp	r3, #0
 8002744:	d0f0      	beq.n	8002728 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d108      	bne.n	8002760 <HAL_RCC_OscConfig+0x4d8>
 800274e:	4b0f      	ldr	r3, [pc, #60]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002750:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002754:	4a0d      	ldr	r2, [pc, #52]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800275e:	e029      	b.n	80027b4 <HAL_RCC_OscConfig+0x52c>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	2b05      	cmp	r3, #5
 8002766:	d115      	bne.n	8002794 <HAL_RCC_OscConfig+0x50c>
 8002768:	4b08      	ldr	r3, [pc, #32]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800276a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276e:	4a07      	ldr	r2, [pc, #28]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002770:	f043 0304 	orr.w	r3, r3, #4
 8002774:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002778:	4b04      	ldr	r3, [pc, #16]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 800277a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277e:	4a03      	ldr	r2, [pc, #12]	@ (800278c <HAL_RCC_OscConfig+0x504>)
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002788:	e014      	b.n	80027b4 <HAL_RCC_OscConfig+0x52c>
 800278a:	bf00      	nop
 800278c:	40021000 	.word	0x40021000
 8002790:	40007000 	.word	0x40007000
 8002794:	4b9d      	ldr	r3, [pc, #628]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800279a:	4a9c      	ldr	r2, [pc, #624]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800279c:	f023 0301 	bic.w	r3, r3, #1
 80027a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027a4:	4b99      	ldr	r3, [pc, #612]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80027a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027aa:	4a98      	ldr	r2, [pc, #608]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80027ac:	f023 0304 	bic.w	r3, r3, #4
 80027b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d016      	beq.n	80027ea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027bc:	f7fe f84e 	bl	800085c <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027c2:	e00a      	b.n	80027da <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c4:	f7fe f84a 	bl	800085c <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e168      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027da:	4b8c      	ldr	r3, [pc, #560]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80027dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e0:	f003 0302 	and.w	r3, r3, #2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0ed      	beq.n	80027c4 <HAL_RCC_OscConfig+0x53c>
 80027e8:	e015      	b.n	8002816 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ea:	f7fe f837 	bl	800085c <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027f0:	e00a      	b.n	8002808 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f2:	f7fe f833 	bl	800085c <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002800:	4293      	cmp	r3, r2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e151      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002808:	4b80      	ldr	r3, [pc, #512]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800280a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1ed      	bne.n	80027f2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002816:	7ffb      	ldrb	r3, [r7, #31]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d105      	bne.n	8002828 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800281c:	4b7b      	ldr	r3, [pc, #492]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800281e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002820:	4a7a      	ldr	r2, [pc, #488]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002822:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002826:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0320 	and.w	r3, r3, #32
 8002830:	2b00      	cmp	r3, #0
 8002832:	d03c      	beq.n	80028ae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002838:	2b00      	cmp	r3, #0
 800283a:	d01c      	beq.n	8002876 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800283c:	4b73      	ldr	r3, [pc, #460]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800283e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002842:	4a72      	ldr	r2, [pc, #456]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284c:	f7fe f806 	bl	800085c <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002854:	f7fe f802 	bl	800085c <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e122      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002866:	4b69      	ldr	r3, [pc, #420]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002868:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800286c:	f003 0302 	and.w	r3, r3, #2
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0ef      	beq.n	8002854 <HAL_RCC_OscConfig+0x5cc>
 8002874:	e01b      	b.n	80028ae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002876:	4b65      	ldr	r3, [pc, #404]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002878:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800287c:	4a63      	ldr	r2, [pc, #396]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800287e:	f023 0301 	bic.w	r3, r3, #1
 8002882:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002886:	f7fd ffe9 	bl	800085c <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800288c:	e008      	b.n	80028a0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800288e:	f7fd ffe5 	bl	800085c <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d901      	bls.n	80028a0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e105      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028a0:	4b5a      	ldr	r3, [pc, #360]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80028a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1ef      	bne.n	800288e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	f000 80f9 	beq.w	8002aaa <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028bc:	2b02      	cmp	r3, #2
 80028be:	f040 80cf 	bne.w	8002a60 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028c2:	4b52      	ldr	r3, [pc, #328]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	f003 0203 	and.w	r2, r3, #3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d12c      	bne.n	8002930 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e0:	3b01      	subs	r3, #1
 80028e2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d123      	bne.n	8002930 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028f2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d11b      	bne.n	8002930 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002902:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002904:	429a      	cmp	r2, r3
 8002906:	d113      	bne.n	8002930 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002912:	085b      	lsrs	r3, r3, #1
 8002914:	3b01      	subs	r3, #1
 8002916:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002918:	429a      	cmp	r2, r3
 800291a:	d109      	bne.n	8002930 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002926:	085b      	lsrs	r3, r3, #1
 8002928:	3b01      	subs	r3, #1
 800292a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800292c:	429a      	cmp	r2, r3
 800292e:	d071      	beq.n	8002a14 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	2b0c      	cmp	r3, #12
 8002934:	d068      	beq.n	8002a08 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002936:	4b35      	ldr	r3, [pc, #212]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d105      	bne.n	800294e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002942:	4b32      	ldr	r3, [pc, #200]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e0ac      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002952:	4b2e      	ldr	r3, [pc, #184]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a2d      	ldr	r2, [pc, #180]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002958:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800295c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800295e:	f7fd ff7d 	bl	800085c <HAL_GetTick>
 8002962:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002964:	e008      	b.n	8002978 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002966:	f7fd ff79 	bl	800085c <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b02      	cmp	r3, #2
 8002972:	d901      	bls.n	8002978 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e099      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002978:	4b24      	ldr	r3, [pc, #144]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1f0      	bne.n	8002966 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002984:	4b21      	ldr	r3, [pc, #132]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 8002986:	68da      	ldr	r2, [r3, #12]
 8002988:	4b21      	ldr	r3, [pc, #132]	@ (8002a10 <HAL_RCC_OscConfig+0x788>)
 800298a:	4013      	ands	r3, r2
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002994:	3a01      	subs	r2, #1
 8002996:	0112      	lsls	r2, r2, #4
 8002998:	4311      	orrs	r1, r2
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800299e:	0212      	lsls	r2, r2, #8
 80029a0:	4311      	orrs	r1, r2
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029a6:	0852      	lsrs	r2, r2, #1
 80029a8:	3a01      	subs	r2, #1
 80029aa:	0552      	lsls	r2, r2, #21
 80029ac:	4311      	orrs	r1, r2
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80029b2:	0852      	lsrs	r2, r2, #1
 80029b4:	3a01      	subs	r2, #1
 80029b6:	0652      	lsls	r2, r2, #25
 80029b8:	4311      	orrs	r1, r2
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029be:	06d2      	lsls	r2, r2, #27
 80029c0:	430a      	orrs	r2, r1
 80029c2:	4912      	ldr	r1, [pc, #72]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029c8:	4b10      	ldr	r3, [pc, #64]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a0f      	ldr	r2, [pc, #60]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029d4:	4b0d      	ldr	r3, [pc, #52]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4a0c      	ldr	r2, [pc, #48]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029e0:	f7fd ff3c 	bl	800085c <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029e6:	e008      	b.n	80029fa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029e8:	f7fd ff38 	bl	800085c <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e058      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029fa:	4b04      	ldr	r3, [pc, #16]	@ (8002a0c <HAL_RCC_OscConfig+0x784>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d0f0      	beq.n	80029e8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a06:	e050      	b.n	8002aaa <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e04f      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a14:	4b27      	ldr	r3, [pc, #156]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d144      	bne.n	8002aaa <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a20:	4b24      	ldr	r3, [pc, #144]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a23      	ldr	r2, [pc, #140]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a2a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a2c:	4b21      	ldr	r3, [pc, #132]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	4a20      	ldr	r2, [pc, #128]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a36:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a38:	f7fd ff10 	bl	800085c <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a40:	f7fd ff0c 	bl	800085c <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e02c      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a52:	4b18      	ldr	r3, [pc, #96]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0x7b8>
 8002a5e:	e024      	b.n	8002aaa <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	2b0c      	cmp	r3, #12
 8002a64:	d01f      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a66:	4b13      	ldr	r3, [pc, #76]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a12      	ldr	r2, [pc, #72]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a72:	f7fd fef3 	bl	800085c <HAL_GetTick>
 8002a76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a78:	e008      	b.n	8002a8c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a7a:	f7fd feef 	bl	800085c <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e00f      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a8c:	4b09      	ldr	r3, [pc, #36]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1f0      	bne.n	8002a7a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002a98:	4b06      	ldr	r3, [pc, #24]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	4905      	ldr	r1, [pc, #20]	@ (8002ab4 <HAL_RCC_OscConfig+0x82c>)
 8002a9e:	4b06      	ldr	r3, [pc, #24]	@ (8002ab8 <HAL_RCC_OscConfig+0x830>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	60cb      	str	r3, [r1, #12]
 8002aa4:	e001      	b.n	8002aaa <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3720      	adds	r7, #32
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	feeefffc 	.word	0xfeeefffc

08002abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e0e7      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad0:	4b75      	ldr	r3, [pc, #468]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1ec>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d910      	bls.n	8002b00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ade:	4b72      	ldr	r3, [pc, #456]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1ec>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f023 0207 	bic.w	r2, r3, #7
 8002ae6:	4970      	ldr	r1, [pc, #448]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1ec>)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aee:	4b6e      	ldr	r3, [pc, #440]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1ec>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0307 	and.w	r3, r3, #7
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d001      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0cf      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d010      	beq.n	8002b2e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	4b66      	ldr	r3, [pc, #408]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d908      	bls.n	8002b2e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b1c:	4b63      	ldr	r3, [pc, #396]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	4960      	ldr	r1, [pc, #384]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d04c      	beq.n	8002bd4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2b03      	cmp	r3, #3
 8002b40:	d107      	bne.n	8002b52 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b42:	4b5a      	ldr	r3, [pc, #360]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d121      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e0a6      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d107      	bne.n	8002b6a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b5a:	4b54      	ldr	r3, [pc, #336]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d115      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e09a      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d107      	bne.n	8002b82 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b72:	4b4e      	ldr	r3, [pc, #312]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d109      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e08e      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b82:	4b4a      	ldr	r3, [pc, #296]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e086      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b92:	4b46      	ldr	r3, [pc, #280]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f023 0203 	bic.w	r2, r3, #3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	4943      	ldr	r1, [pc, #268]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ba4:	f7fd fe5a 	bl	800085c <HAL_GetTick>
 8002ba8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002baa:	e00a      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bac:	f7fd fe56 	bl	800085c <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e06e      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bc2:	4b3a      	ldr	r3, [pc, #232]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 020c 	and.w	r2, r3, #12
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d1eb      	bne.n	8002bac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0302 	and.w	r3, r3, #2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d010      	beq.n	8002c02 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	4b31      	ldr	r3, [pc, #196]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d208      	bcs.n	8002c02 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bf0:	4b2e      	ldr	r3, [pc, #184]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	492b      	ldr	r1, [pc, #172]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c02:	4b29      	ldr	r3, [pc, #164]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0307 	and.w	r3, r3, #7
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d210      	bcs.n	8002c32 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c10:	4b25      	ldr	r3, [pc, #148]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f023 0207 	bic.w	r2, r3, #7
 8002c18:	4923      	ldr	r1, [pc, #140]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c20:	4b21      	ldr	r3, [pc, #132]	@ (8002ca8 <HAL_RCC_ClockConfig+0x1ec>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d001      	beq.n	8002c32 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e036      	b.n	8002ca0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0304 	and.w	r3, r3, #4
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d008      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	4918      	ldr	r1, [pc, #96]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0308 	and.w	r3, r3, #8
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d009      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c5c:	4b13      	ldr	r3, [pc, #76]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	691b      	ldr	r3, [r3, #16]
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	4910      	ldr	r1, [pc, #64]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c70:	f000 f824 	bl	8002cbc <HAL_RCC_GetSysClockFreq>
 8002c74:	4602      	mov	r2, r0
 8002c76:	4b0d      	ldr	r3, [pc, #52]	@ (8002cac <HAL_RCC_ClockConfig+0x1f0>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	091b      	lsrs	r3, r3, #4
 8002c7c:	f003 030f 	and.w	r3, r3, #15
 8002c80:	490b      	ldr	r1, [pc, #44]	@ (8002cb0 <HAL_RCC_ClockConfig+0x1f4>)
 8002c82:	5ccb      	ldrb	r3, [r1, r3]
 8002c84:	f003 031f 	and.w	r3, r3, #31
 8002c88:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8c:	4a09      	ldr	r2, [pc, #36]	@ (8002cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8002c8e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c90:	4b09      	ldr	r3, [pc, #36]	@ (8002cb8 <HAL_RCC_ClockConfig+0x1fc>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7fd fd91 	bl	80007bc <HAL_InitTick>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002c9e:	7afb      	ldrb	r3, [r7, #11]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	40022000 	.word	0x40022000
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	08008444 	.word	0x08008444
 8002cb4:	200001f0 	.word	0x200001f0
 8002cb8:	200001f4 	.word	0x200001f4

08002cbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b089      	sub	sp, #36	@ 0x24
 8002cc0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	61fb      	str	r3, [r7, #28]
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cca:	4b3e      	ldr	r3, [pc, #248]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 030c 	and.w	r3, r3, #12
 8002cd2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cd4:	4b3b      	ldr	r3, [pc, #236]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d005      	beq.n	8002cf0 <HAL_RCC_GetSysClockFreq+0x34>
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	2b0c      	cmp	r3, #12
 8002ce8:	d121      	bne.n	8002d2e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d11e      	bne.n	8002d2e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002cf0:	4b34      	ldr	r3, [pc, #208]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0308 	and.w	r3, r3, #8
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d107      	bne.n	8002d0c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002cfc:	4b31      	ldr	r3, [pc, #196]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d02:	0a1b      	lsrs	r3, r3, #8
 8002d04:	f003 030f 	and.w	r3, r3, #15
 8002d08:	61fb      	str	r3, [r7, #28]
 8002d0a:	e005      	b.n	8002d18 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d0c:	4b2d      	ldr	r3, [pc, #180]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	091b      	lsrs	r3, r3, #4
 8002d12:	f003 030f 	and.w	r3, r3, #15
 8002d16:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d18:	4a2b      	ldr	r2, [pc, #172]	@ (8002dc8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d20:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10d      	bne.n	8002d44 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d2c:	e00a      	b.n	8002d44 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	2b04      	cmp	r3, #4
 8002d32:	d102      	bne.n	8002d3a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d34:	4b25      	ldr	r3, [pc, #148]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x110>)
 8002d36:	61bb      	str	r3, [r7, #24]
 8002d38:	e004      	b.n	8002d44 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d101      	bne.n	8002d44 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d40:	4b23      	ldr	r3, [pc, #140]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d42:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	2b0c      	cmp	r3, #12
 8002d48:	d134      	bne.n	8002db4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d003      	beq.n	8002d62 <HAL_RCC_GetSysClockFreq+0xa6>
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	2b03      	cmp	r3, #3
 8002d5e:	d003      	beq.n	8002d68 <HAL_RCC_GetSysClockFreq+0xac>
 8002d60:	e005      	b.n	8002d6e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d62:	4b1a      	ldr	r3, [pc, #104]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0x110>)
 8002d64:	617b      	str	r3, [r7, #20]
      break;
 8002d66:	e005      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d68:	4b19      	ldr	r3, [pc, #100]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d6a:	617b      	str	r3, [r7, #20]
      break;
 8002d6c:	e002      	b.n	8002d74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	617b      	str	r3, [r7, #20]
      break;
 8002d72:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d74:	4b13      	ldr	r3, [pc, #76]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	091b      	lsrs	r3, r3, #4
 8002d7a:	f003 0307 	and.w	r3, r3, #7
 8002d7e:	3301      	adds	r3, #1
 8002d80:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d82:	4b10      	ldr	r3, [pc, #64]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	0a1b      	lsrs	r3, r3, #8
 8002d88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	fb03 f202 	mul.w	r2, r3, r2
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d98:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	0e5b      	lsrs	r3, r3, #25
 8002da0:	f003 0303 	and.w	r3, r3, #3
 8002da4:	3301      	adds	r3, #1
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002db4:	69bb      	ldr	r3, [r7, #24]
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3724      	adds	r7, #36	@ 0x24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	08008454 	.word	0x08008454
 8002dcc:	00f42400 	.word	0x00f42400
 8002dd0:	007a1200 	.word	0x007a1200

08002dd4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dd8:	4b03      	ldr	r3, [pc, #12]	@ (8002de8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002dda:	681b      	ldr	r3, [r3, #0]
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	200001f0 	.word	0x200001f0

08002dec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002df4:	2300      	movs	r3, #0
 8002df6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002df8:	4b2a      	ldr	r3, [pc, #168]	@ (8002ea4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e04:	f7ff f9bc 	bl	8002180 <HAL_PWREx_GetVoltageRange>
 8002e08:	6178      	str	r0, [r7, #20]
 8002e0a:	e014      	b.n	8002e36 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e0c:	4b25      	ldr	r3, [pc, #148]	@ (8002ea4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e10:	4a24      	ldr	r2, [pc, #144]	@ (8002ea4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e16:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e18:	4b22      	ldr	r3, [pc, #136]	@ (8002ea4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e20:	60fb      	str	r3, [r7, #12]
 8002e22:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e24:	f7ff f9ac 	bl	8002180 <HAL_PWREx_GetVoltageRange>
 8002e28:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ea4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8002ea4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e34:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e3c:	d10b      	bne.n	8002e56 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2b80      	cmp	r3, #128	@ 0x80
 8002e42:	d919      	bls.n	8002e78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e48:	d902      	bls.n	8002e50 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	613b      	str	r3, [r7, #16]
 8002e4e:	e013      	b.n	8002e78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e50:	2301      	movs	r3, #1
 8002e52:	613b      	str	r3, [r7, #16]
 8002e54:	e010      	b.n	8002e78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2b80      	cmp	r3, #128	@ 0x80
 8002e5a:	d902      	bls.n	8002e62 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	613b      	str	r3, [r7, #16]
 8002e60:	e00a      	b.n	8002e78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2b80      	cmp	r3, #128	@ 0x80
 8002e66:	d102      	bne.n	8002e6e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e68:	2302      	movs	r3, #2
 8002e6a:	613b      	str	r3, [r7, #16]
 8002e6c:	e004      	b.n	8002e78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b70      	cmp	r3, #112	@ 0x70
 8002e72:	d101      	bne.n	8002e78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e74:	2301      	movs	r3, #1
 8002e76:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e78:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f023 0207 	bic.w	r2, r3, #7
 8002e80:	4909      	ldr	r1, [pc, #36]	@ (8002ea8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e88:	4b07      	ldr	r3, [pc, #28]	@ (8002ea8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0307 	and.w	r3, r3, #7
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d001      	beq.n	8002e9a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e000      	b.n	8002e9c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	40022000 	.word	0x40022000

08002eac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002eb8:	2300      	movs	r3, #0
 8002eba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d041      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ecc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ed0:	d02a      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002ed2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ed6:	d824      	bhi.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ed8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002edc:	d008      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ede:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ee2:	d81e      	bhi.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00a      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002ee8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eec:	d010      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002eee:	e018      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ef0:	4b86      	ldr	r3, [pc, #536]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	4a85      	ldr	r2, [pc, #532]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002efa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002efc:	e015      	b.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	3304      	adds	r3, #4
 8002f02:	2100      	movs	r1, #0
 8002f04:	4618      	mov	r0, r3
 8002f06:	f000 fadd 	bl	80034c4 <RCCEx_PLLSAI1_Config>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f0e:	e00c      	b.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	3320      	adds	r3, #32
 8002f14:	2100      	movs	r1, #0
 8002f16:	4618      	mov	r0, r3
 8002f18:	f000 fbc6 	bl	80036a8 <RCCEx_PLLSAI2_Config>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f20:	e003      	b.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	74fb      	strb	r3, [r7, #19]
      break;
 8002f26:	e000      	b.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002f28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f2a:	7cfb      	ldrb	r3, [r7, #19]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10b      	bne.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f30:	4b76      	ldr	r3, [pc, #472]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f36:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f3e:	4973      	ldr	r1, [pc, #460]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f46:	e001      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f48:	7cfb      	ldrb	r3, [r7, #19]
 8002f4a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d041      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f60:	d02a      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002f62:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f66:	d824      	bhi.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f6c:	d008      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f72:	d81e      	bhi.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d00a      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002f78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f7c:	d010      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f7e:	e018      	b.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f80:	4b62      	ldr	r3, [pc, #392]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	4a61      	ldr	r2, [pc, #388]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f8a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f8c:	e015      	b.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	3304      	adds	r3, #4
 8002f92:	2100      	movs	r1, #0
 8002f94:	4618      	mov	r0, r3
 8002f96:	f000 fa95 	bl	80034c4 <RCCEx_PLLSAI1_Config>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f9e:	e00c      	b.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	3320      	adds	r3, #32
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f000 fb7e 	bl	80036a8 <RCCEx_PLLSAI2_Config>
 8002fac:	4603      	mov	r3, r0
 8002fae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fb0:	e003      	b.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	74fb      	strb	r3, [r7, #19]
      break;
 8002fb6:	e000      	b.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002fb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fba:	7cfb      	ldrb	r3, [r7, #19]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10b      	bne.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002fc0:	4b52      	ldr	r3, [pc, #328]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fce:	494f      	ldr	r1, [pc, #316]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002fd6:	e001      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fd8:	7cfb      	ldrb	r3, [r7, #19]
 8002fda:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 80a0 	beq.w	800312a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fea:	2300      	movs	r3, #0
 8002fec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002fee:	4b47      	ldr	r3, [pc, #284]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e000      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002ffe:	2300      	movs	r3, #0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d00d      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003004:	4b41      	ldr	r3, [pc, #260]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003008:	4a40      	ldr	r2, [pc, #256]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800300a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800300e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003010:	4b3e      	ldr	r3, [pc, #248]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003014:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003018:	60bb      	str	r3, [r7, #8]
 800301a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800301c:	2301      	movs	r3, #1
 800301e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003020:	4b3b      	ldr	r3, [pc, #236]	@ (8003110 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a3a      	ldr	r2, [pc, #232]	@ (8003110 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003026:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800302a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800302c:	f7fd fc16 	bl	800085c <HAL_GetTick>
 8003030:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003032:	e009      	b.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003034:	f7fd fc12 	bl	800085c <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d902      	bls.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	74fb      	strb	r3, [r7, #19]
        break;
 8003046:	e005      	b.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003048:	4b31      	ldr	r3, [pc, #196]	@ (8003110 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003050:	2b00      	cmp	r3, #0
 8003052:	d0ef      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003054:	7cfb      	ldrb	r3, [r7, #19]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d15c      	bne.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800305a:	4b2c      	ldr	r3, [pc, #176]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800305c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003060:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003064:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d01f      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x200>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	429a      	cmp	r2, r3
 8003076:	d019      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003078:	4b24      	ldr	r3, [pc, #144]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800307a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800307e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003082:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003084:	4b21      	ldr	r3, [pc, #132]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308a:	4a20      	ldr	r2, [pc, #128]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800308c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003090:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003094:	4b1d      	ldr	r3, [pc, #116]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800309a:	4a1c      	ldr	r2, [pc, #112]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800309c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030a4:	4a19      	ldr	r2, [pc, #100]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d016      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b6:	f7fd fbd1 	bl	800085c <HAL_GetTick>
 80030ba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030bc:	e00b      	b.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030be:	f7fd fbcd 	bl	800085c <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d902      	bls.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	74fb      	strb	r3, [r7, #19]
            break;
 80030d4:	e006      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030d6:	4b0d      	ldr	r3, [pc, #52]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d0ec      	beq.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80030e4:	7cfb      	ldrb	r3, [r7, #19]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d10c      	bne.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030ea:	4b08      	ldr	r3, [pc, #32]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030fa:	4904      	ldr	r1, [pc, #16]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003102:	e009      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003104:	7cfb      	ldrb	r3, [r7, #19]
 8003106:	74bb      	strb	r3, [r7, #18]
 8003108:	e006      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800310a:	bf00      	nop
 800310c:	40021000 	.word	0x40021000
 8003110:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003114:	7cfb      	ldrb	r3, [r7, #19]
 8003116:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003118:	7c7b      	ldrb	r3, [r7, #17]
 800311a:	2b01      	cmp	r3, #1
 800311c:	d105      	bne.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800311e:	4ba6      	ldr	r3, [pc, #664]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003122:	4aa5      	ldr	r2, [pc, #660]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003124:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003128:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00a      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003136:	4ba0      	ldr	r3, [pc, #640]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800313c:	f023 0203 	bic.w	r2, r3, #3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003144:	499c      	ldr	r1, [pc, #624]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003146:	4313      	orrs	r3, r2
 8003148:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00a      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003158:	4b97      	ldr	r3, [pc, #604]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800315a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800315e:	f023 020c 	bic.w	r2, r3, #12
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003166:	4994      	ldr	r1, [pc, #592]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003168:	4313      	orrs	r3, r2
 800316a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0304 	and.w	r3, r3, #4
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00a      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800317a:	4b8f      	ldr	r3, [pc, #572]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800317c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003180:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003188:	498b      	ldr	r1, [pc, #556]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800318a:	4313      	orrs	r3, r2
 800318c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00a      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800319c:	4b86      	ldr	r3, [pc, #536]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031aa:	4983      	ldr	r1, [pc, #524]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0310 	and.w	r3, r3, #16
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00a      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031be:	4b7e      	ldr	r3, [pc, #504]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031cc:	497a      	ldr	r1, [pc, #488]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0320 	and.w	r3, r3, #32
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00a      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031e0:	4b75      	ldr	r3, [pc, #468]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ee:	4972      	ldr	r1, [pc, #456]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00a      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003202:	4b6d      	ldr	r3, [pc, #436]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003208:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003210:	4969      	ldr	r1, [pc, #420]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00a      	beq.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003224:	4b64      	ldr	r3, [pc, #400]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800322a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003232:	4961      	ldr	r1, [pc, #388]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003234:	4313      	orrs	r3, r2
 8003236:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00a      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003246:	4b5c      	ldr	r3, [pc, #368]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800324c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003254:	4958      	ldr	r1, [pc, #352]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003256:	4313      	orrs	r3, r2
 8003258:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003264:	2b00      	cmp	r3, #0
 8003266:	d00a      	beq.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003268:	4b53      	ldr	r3, [pc, #332]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800326a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800326e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003276:	4950      	ldr	r1, [pc, #320]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003278:	4313      	orrs	r3, r2
 800327a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00a      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800328a:	4b4b      	ldr	r3, [pc, #300]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800328c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003290:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003298:	4947      	ldr	r1, [pc, #284]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800329a:	4313      	orrs	r3, r2
 800329c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00a      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80032ac:	4b42      	ldr	r3, [pc, #264]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032b2:	f023 0203 	bic.w	r2, r3, #3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ba:	493f      	ldr	r1, [pc, #252]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032bc:	4313      	orrs	r3, r2
 80032be:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d028      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032ce:	4b3a      	ldr	r3, [pc, #232]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032dc:	4936      	ldr	r1, [pc, #216]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032ec:	d106      	bne.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032ee:	4b32      	ldr	r3, [pc, #200]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	4a31      	ldr	r2, [pc, #196]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032f8:	60d3      	str	r3, [r2, #12]
 80032fa:	e011      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003300:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003304:	d10c      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	3304      	adds	r3, #4
 800330a:	2101      	movs	r1, #1
 800330c:	4618      	mov	r0, r3
 800330e:	f000 f8d9 	bl	80034c4 <RCCEx_PLLSAI1_Config>
 8003312:	4603      	mov	r3, r0
 8003314:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003316:	7cfb      	ldrb	r3, [r7, #19]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800331c:	7cfb      	ldrb	r3, [r7, #19]
 800331e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d028      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800332c:	4b22      	ldr	r3, [pc, #136]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800332e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003332:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800333a:	491f      	ldr	r1, [pc, #124]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800333c:	4313      	orrs	r3, r2
 800333e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003346:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800334a:	d106      	bne.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800334c:	4b1a      	ldr	r3, [pc, #104]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	4a19      	ldr	r2, [pc, #100]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003352:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003356:	60d3      	str	r3, [r2, #12]
 8003358:	e011      	b.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800335e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003362:	d10c      	bne.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	3304      	adds	r3, #4
 8003368:	2101      	movs	r1, #1
 800336a:	4618      	mov	r0, r3
 800336c:	f000 f8aa 	bl	80034c4 <RCCEx_PLLSAI1_Config>
 8003370:	4603      	mov	r3, r0
 8003372:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003374:	7cfb      	ldrb	r3, [r7, #19]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800337a:	7cfb      	ldrb	r3, [r7, #19]
 800337c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d02a      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800338a:	4b0b      	ldr	r3, [pc, #44]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800338c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003390:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003398:	4907      	ldr	r1, [pc, #28]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800339a:	4313      	orrs	r3, r2
 800339c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033a8:	d108      	bne.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033aa:	4b03      	ldr	r3, [pc, #12]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	4a02      	ldr	r2, [pc, #8]	@ (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033b4:	60d3      	str	r3, [r2, #12]
 80033b6:	e013      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80033b8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033c4:	d10c      	bne.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	3304      	adds	r3, #4
 80033ca:	2101      	movs	r1, #1
 80033cc:	4618      	mov	r0, r3
 80033ce:	f000 f879 	bl	80034c4 <RCCEx_PLLSAI1_Config>
 80033d2:	4603      	mov	r3, r0
 80033d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033d6:	7cfb      	ldrb	r3, [r7, #19]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80033dc:	7cfb      	ldrb	r3, [r7, #19]
 80033de:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d02f      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033ec:	4b2c      	ldr	r3, [pc, #176]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80033ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033fa:	4929      	ldr	r1, [pc, #164]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003406:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800340a:	d10d      	bne.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	3304      	adds	r3, #4
 8003410:	2102      	movs	r1, #2
 8003412:	4618      	mov	r0, r3
 8003414:	f000 f856 	bl	80034c4 <RCCEx_PLLSAI1_Config>
 8003418:	4603      	mov	r3, r0
 800341a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800341c:	7cfb      	ldrb	r3, [r7, #19]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d014      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003422:	7cfb      	ldrb	r3, [r7, #19]
 8003424:	74bb      	strb	r3, [r7, #18]
 8003426:	e011      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800342c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003430:	d10c      	bne.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	3320      	adds	r3, #32
 8003436:	2102      	movs	r1, #2
 8003438:	4618      	mov	r0, r3
 800343a:	f000 f935 	bl	80036a8 <RCCEx_PLLSAI2_Config>
 800343e:	4603      	mov	r3, r0
 8003440:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003442:	7cfb      	ldrb	r3, [r7, #19]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003448:	7cfb      	ldrb	r3, [r7, #19]
 800344a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00b      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003458:	4b11      	ldr	r3, [pc, #68]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800345a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800345e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003468:	490d      	ldr	r1, [pc, #52]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800346a:	4313      	orrs	r3, r2
 800346c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00b      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800347c:	4b08      	ldr	r3, [pc, #32]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800347e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003482:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800348c:	4904      	ldr	r1, [pc, #16]	@ (80034a0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800348e:	4313      	orrs	r3, r2
 8003490:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003494:	7cbb      	ldrb	r3, [r7, #18]
}
 8003496:	4618      	mov	r0, r3
 8003498:	3718      	adds	r7, #24
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	40021000 	.word	0x40021000

080034a4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80034a8:	4b05      	ldr	r3, [pc, #20]	@ (80034c0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a04      	ldr	r2, [pc, #16]	@ (80034c0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80034ae:	f043 0304 	orr.w	r3, r3, #4
 80034b2:	6013      	str	r3, [r2, #0]
}
 80034b4:	bf00      	nop
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	40021000 	.word	0x40021000

080034c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034ce:	2300      	movs	r3, #0
 80034d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034d2:	4b74      	ldr	r3, [pc, #464]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d018      	beq.n	8003510 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80034de:	4b71      	ldr	r3, [pc, #452]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	f003 0203 	and.w	r2, r3, #3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d10d      	bne.n	800350a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
       ||
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d009      	beq.n	800350a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80034f6:	4b6b      	ldr	r3, [pc, #428]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	091b      	lsrs	r3, r3, #4
 80034fc:	f003 0307 	and.w	r3, r3, #7
 8003500:	1c5a      	adds	r2, r3, #1
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
       ||
 8003506:	429a      	cmp	r2, r3
 8003508:	d047      	beq.n	800359a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	73fb      	strb	r3, [r7, #15]
 800350e:	e044      	b.n	800359a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2b03      	cmp	r3, #3
 8003516:	d018      	beq.n	800354a <RCCEx_PLLSAI1_Config+0x86>
 8003518:	2b03      	cmp	r3, #3
 800351a:	d825      	bhi.n	8003568 <RCCEx_PLLSAI1_Config+0xa4>
 800351c:	2b01      	cmp	r3, #1
 800351e:	d002      	beq.n	8003526 <RCCEx_PLLSAI1_Config+0x62>
 8003520:	2b02      	cmp	r3, #2
 8003522:	d009      	beq.n	8003538 <RCCEx_PLLSAI1_Config+0x74>
 8003524:	e020      	b.n	8003568 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003526:	4b5f      	ldr	r3, [pc, #380]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d11d      	bne.n	800356e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003536:	e01a      	b.n	800356e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003538:	4b5a      	ldr	r3, [pc, #360]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003540:	2b00      	cmp	r3, #0
 8003542:	d116      	bne.n	8003572 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003548:	e013      	b.n	8003572 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800354a:	4b56      	ldr	r3, [pc, #344]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10f      	bne.n	8003576 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003556:	4b53      	ldr	r3, [pc, #332]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d109      	bne.n	8003576 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003566:	e006      	b.n	8003576 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
      break;
 800356c:	e004      	b.n	8003578 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800356e:	bf00      	nop
 8003570:	e002      	b.n	8003578 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003572:	bf00      	nop
 8003574:	e000      	b.n	8003578 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003576:	bf00      	nop
    }

    if(status == HAL_OK)
 8003578:	7bfb      	ldrb	r3, [r7, #15]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d10d      	bne.n	800359a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800357e:	4b49      	ldr	r3, [pc, #292]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6819      	ldr	r1, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	3b01      	subs	r3, #1
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	430b      	orrs	r3, r1
 8003594:	4943      	ldr	r1, [pc, #268]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003596:	4313      	orrs	r3, r2
 8003598:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800359a:	7bfb      	ldrb	r3, [r7, #15]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d17c      	bne.n	800369a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80035a0:	4b40      	ldr	r3, [pc, #256]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a3f      	ldr	r2, [pc, #252]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80035aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035ac:	f7fd f956 	bl	800085c <HAL_GetTick>
 80035b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80035b2:	e009      	b.n	80035c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035b4:	f7fd f952 	bl	800085c <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d902      	bls.n	80035c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80035c2:	2303      	movs	r3, #3
 80035c4:	73fb      	strb	r3, [r7, #15]
        break;
 80035c6:	e005      	b.n	80035d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80035c8:	4b36      	ldr	r3, [pc, #216]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d1ef      	bne.n	80035b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d15f      	bne.n	800369a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d110      	bne.n	8003602 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035e0:	4b30      	ldr	r3, [pc, #192]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80035e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6892      	ldr	r2, [r2, #8]
 80035f0:	0211      	lsls	r1, r2, #8
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	68d2      	ldr	r2, [r2, #12]
 80035f6:	06d2      	lsls	r2, r2, #27
 80035f8:	430a      	orrs	r2, r1
 80035fa:	492a      	ldr	r1, [pc, #168]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	610b      	str	r3, [r1, #16]
 8003600:	e027      	b.n	8003652 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d112      	bne.n	800362e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003608:	4b26      	ldr	r3, [pc, #152]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003610:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6892      	ldr	r2, [r2, #8]
 8003618:	0211      	lsls	r1, r2, #8
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6912      	ldr	r2, [r2, #16]
 800361e:	0852      	lsrs	r2, r2, #1
 8003620:	3a01      	subs	r2, #1
 8003622:	0552      	lsls	r2, r2, #21
 8003624:	430a      	orrs	r2, r1
 8003626:	491f      	ldr	r1, [pc, #124]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003628:	4313      	orrs	r3, r2
 800362a:	610b      	str	r3, [r1, #16]
 800362c:	e011      	b.n	8003652 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800362e:	4b1d      	ldr	r3, [pc, #116]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003636:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	6892      	ldr	r2, [r2, #8]
 800363e:	0211      	lsls	r1, r2, #8
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6952      	ldr	r2, [r2, #20]
 8003644:	0852      	lsrs	r2, r2, #1
 8003646:	3a01      	subs	r2, #1
 8003648:	0652      	lsls	r2, r2, #25
 800364a:	430a      	orrs	r2, r1
 800364c:	4915      	ldr	r1, [pc, #84]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800364e:	4313      	orrs	r3, r2
 8003650:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003652:	4b14      	ldr	r3, [pc, #80]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a13      	ldr	r2, [pc, #76]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003658:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800365c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800365e:	f7fd f8fd 	bl	800085c <HAL_GetTick>
 8003662:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003664:	e009      	b.n	800367a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003666:	f7fd f8f9 	bl	800085c <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	2b02      	cmp	r3, #2
 8003672:	d902      	bls.n	800367a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	73fb      	strb	r3, [r7, #15]
          break;
 8003678:	e005      	b.n	8003686 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800367a:	4b0a      	ldr	r3, [pc, #40]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0ef      	beq.n	8003666 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003686:	7bfb      	ldrb	r3, [r7, #15]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d106      	bne.n	800369a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800368c:	4b05      	ldr	r3, [pc, #20]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	4903      	ldr	r1, [pc, #12]	@ (80036a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003696:	4313      	orrs	r3, r2
 8003698:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800369a:	7bfb      	ldrb	r3, [r7, #15]
}
 800369c:	4618      	mov	r0, r3
 800369e:	3710      	adds	r7, #16
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	40021000 	.word	0x40021000

080036a8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036b2:	2300      	movs	r3, #0
 80036b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80036b6:	4b69      	ldr	r3, [pc, #420]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d018      	beq.n	80036f4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80036c2:	4b66      	ldr	r3, [pc, #408]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	f003 0203 	and.w	r2, r3, #3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d10d      	bne.n	80036ee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
       ||
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d009      	beq.n	80036ee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80036da:	4b60      	ldr	r3, [pc, #384]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	091b      	lsrs	r3, r3, #4
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	1c5a      	adds	r2, r3, #1
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
       ||
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d047      	beq.n	800377e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	73fb      	strb	r3, [r7, #15]
 80036f2:	e044      	b.n	800377e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2b03      	cmp	r3, #3
 80036fa:	d018      	beq.n	800372e <RCCEx_PLLSAI2_Config+0x86>
 80036fc:	2b03      	cmp	r3, #3
 80036fe:	d825      	bhi.n	800374c <RCCEx_PLLSAI2_Config+0xa4>
 8003700:	2b01      	cmp	r3, #1
 8003702:	d002      	beq.n	800370a <RCCEx_PLLSAI2_Config+0x62>
 8003704:	2b02      	cmp	r3, #2
 8003706:	d009      	beq.n	800371c <RCCEx_PLLSAI2_Config+0x74>
 8003708:	e020      	b.n	800374c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800370a:	4b54      	ldr	r3, [pc, #336]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d11d      	bne.n	8003752 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800371a:	e01a      	b.n	8003752 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800371c:	4b4f      	ldr	r3, [pc, #316]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003724:	2b00      	cmp	r3, #0
 8003726:	d116      	bne.n	8003756 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800372c:	e013      	b.n	8003756 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800372e:	4b4b      	ldr	r3, [pc, #300]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10f      	bne.n	800375a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800373a:	4b48      	ldr	r3, [pc, #288]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d109      	bne.n	800375a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800374a:	e006      	b.n	800375a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	73fb      	strb	r3, [r7, #15]
      break;
 8003750:	e004      	b.n	800375c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003752:	bf00      	nop
 8003754:	e002      	b.n	800375c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003756:	bf00      	nop
 8003758:	e000      	b.n	800375c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800375a:	bf00      	nop
    }

    if(status == HAL_OK)
 800375c:	7bfb      	ldrb	r3, [r7, #15]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10d      	bne.n	800377e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003762:	4b3e      	ldr	r3, [pc, #248]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6819      	ldr	r1, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	3b01      	subs	r3, #1
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	430b      	orrs	r3, r1
 8003778:	4938      	ldr	r1, [pc, #224]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 800377a:	4313      	orrs	r3, r2
 800377c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800377e:	7bfb      	ldrb	r3, [r7, #15]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d166      	bne.n	8003852 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003784:	4b35      	ldr	r3, [pc, #212]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a34      	ldr	r2, [pc, #208]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 800378a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800378e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003790:	f7fd f864 	bl	800085c <HAL_GetTick>
 8003794:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003796:	e009      	b.n	80037ac <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003798:	f7fd f860 	bl	800085c <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d902      	bls.n	80037ac <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	73fb      	strb	r3, [r7, #15]
        break;
 80037aa:	e005      	b.n	80037b8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80037ac:	4b2b      	ldr	r3, [pc, #172]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d1ef      	bne.n	8003798 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d149      	bne.n	8003852 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d110      	bne.n	80037e6 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037c4:	4b25      	ldr	r3, [pc, #148]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 80037c6:	695b      	ldr	r3, [r3, #20]
 80037c8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80037cc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6892      	ldr	r2, [r2, #8]
 80037d4:	0211      	lsls	r1, r2, #8
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	68d2      	ldr	r2, [r2, #12]
 80037da:	06d2      	lsls	r2, r2, #27
 80037dc:	430a      	orrs	r2, r1
 80037de:	491f      	ldr	r1, [pc, #124]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	614b      	str	r3, [r1, #20]
 80037e4:	e011      	b.n	800380a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037e6:	4b1d      	ldr	r3, [pc, #116]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80037ee:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	6892      	ldr	r2, [r2, #8]
 80037f6:	0211      	lsls	r1, r2, #8
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6912      	ldr	r2, [r2, #16]
 80037fc:	0852      	lsrs	r2, r2, #1
 80037fe:	3a01      	subs	r2, #1
 8003800:	0652      	lsls	r2, r2, #25
 8003802:	430a      	orrs	r2, r1
 8003804:	4915      	ldr	r1, [pc, #84]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003806:	4313      	orrs	r3, r2
 8003808:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800380a:	4b14      	ldr	r3, [pc, #80]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a13      	ldr	r2, [pc, #76]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003814:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003816:	f7fd f821 	bl	800085c <HAL_GetTick>
 800381a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800381c:	e009      	b.n	8003832 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800381e:	f7fd f81d 	bl	800085c <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	2b02      	cmp	r3, #2
 800382a:	d902      	bls.n	8003832 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	73fb      	strb	r3, [r7, #15]
          break;
 8003830:	e005      	b.n	800383e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003832:	4b0a      	ldr	r3, [pc, #40]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d0ef      	beq.n	800381e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800383e:	7bfb      	ldrb	r3, [r7, #15]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d106      	bne.n	8003852 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003844:	4b05      	ldr	r3, [pc, #20]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 8003846:	695a      	ldr	r2, [r3, #20]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	4903      	ldr	r1, [pc, #12]	@ (800385c <RCCEx_PLLSAI2_Config+0x1b4>)
 800384e:	4313      	orrs	r3, r2
 8003850:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003852:	7bfb      	ldrb	r3, [r7, #15]
}
 8003854:	4618      	mov	r0, r3
 8003856:	3710      	adds	r7, #16
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40021000 	.word	0x40021000

08003860 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003860:	b084      	sub	sp, #16
 8003862:	b580      	push	{r7, lr}
 8003864:	b084      	sub	sp, #16
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
 800386a:	f107 001c 	add.w	r0, r7, #28
 800386e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f001 fa26 	bl	8004cd0 <USB_CoreReset>
 8003884:	4603      	mov	r3, r0
 8003886:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8003888:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800388c:	2b00      	cmp	r3, #0
 800388e:	d106      	bne.n	800389e <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003894:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	639a      	str	r2, [r3, #56]	@ 0x38
 800389c:	e005      	b.n	80038aa <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80038aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80038b6:	b004      	add	sp, #16
 80038b8:	4770      	bx	lr
	...

080038bc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80038bc:	b480      	push	{r7}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	4613      	mov	r3, r2
 80038c8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80038ca:	79fb      	ldrb	r3, [r7, #7]
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d165      	bne.n	800399c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	4a3e      	ldr	r2, [pc, #248]	@ (80039cc <USB_SetTurnaroundTime+0x110>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d906      	bls.n	80038e6 <USB_SetTurnaroundTime+0x2a>
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	4a3d      	ldr	r2, [pc, #244]	@ (80039d0 <USB_SetTurnaroundTime+0x114>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d202      	bcs.n	80038e6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80038e0:	230f      	movs	r3, #15
 80038e2:	617b      	str	r3, [r7, #20]
 80038e4:	e05c      	b.n	80039a0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	4a39      	ldr	r2, [pc, #228]	@ (80039d0 <USB_SetTurnaroundTime+0x114>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d306      	bcc.n	80038fc <USB_SetTurnaroundTime+0x40>
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	4a38      	ldr	r2, [pc, #224]	@ (80039d4 <USB_SetTurnaroundTime+0x118>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d202      	bcs.n	80038fc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80038f6:	230e      	movs	r3, #14
 80038f8:	617b      	str	r3, [r7, #20]
 80038fa:	e051      	b.n	80039a0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	4a35      	ldr	r2, [pc, #212]	@ (80039d4 <USB_SetTurnaroundTime+0x118>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d306      	bcc.n	8003912 <USB_SetTurnaroundTime+0x56>
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	4a34      	ldr	r2, [pc, #208]	@ (80039d8 <USB_SetTurnaroundTime+0x11c>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d202      	bcs.n	8003912 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800390c:	230d      	movs	r3, #13
 800390e:	617b      	str	r3, [r7, #20]
 8003910:	e046      	b.n	80039a0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	4a30      	ldr	r2, [pc, #192]	@ (80039d8 <USB_SetTurnaroundTime+0x11c>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d306      	bcc.n	8003928 <USB_SetTurnaroundTime+0x6c>
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	4a2f      	ldr	r2, [pc, #188]	@ (80039dc <USB_SetTurnaroundTime+0x120>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d802      	bhi.n	8003928 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003922:	230c      	movs	r3, #12
 8003924:	617b      	str	r3, [r7, #20]
 8003926:	e03b      	b.n	80039a0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	4a2c      	ldr	r2, [pc, #176]	@ (80039dc <USB_SetTurnaroundTime+0x120>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d906      	bls.n	800393e <USB_SetTurnaroundTime+0x82>
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	4a2b      	ldr	r2, [pc, #172]	@ (80039e0 <USB_SetTurnaroundTime+0x124>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d802      	bhi.n	800393e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003938:	230b      	movs	r3, #11
 800393a:	617b      	str	r3, [r7, #20]
 800393c:	e030      	b.n	80039a0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	4a27      	ldr	r2, [pc, #156]	@ (80039e0 <USB_SetTurnaroundTime+0x124>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d906      	bls.n	8003954 <USB_SetTurnaroundTime+0x98>
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	4a26      	ldr	r2, [pc, #152]	@ (80039e4 <USB_SetTurnaroundTime+0x128>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d802      	bhi.n	8003954 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800394e:	230a      	movs	r3, #10
 8003950:	617b      	str	r3, [r7, #20]
 8003952:	e025      	b.n	80039a0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	4a23      	ldr	r2, [pc, #140]	@ (80039e4 <USB_SetTurnaroundTime+0x128>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d906      	bls.n	800396a <USB_SetTurnaroundTime+0xae>
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	4a22      	ldr	r2, [pc, #136]	@ (80039e8 <USB_SetTurnaroundTime+0x12c>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d202      	bcs.n	800396a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003964:	2309      	movs	r3, #9
 8003966:	617b      	str	r3, [r7, #20]
 8003968:	e01a      	b.n	80039a0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	4a1e      	ldr	r2, [pc, #120]	@ (80039e8 <USB_SetTurnaroundTime+0x12c>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d306      	bcc.n	8003980 <USB_SetTurnaroundTime+0xc4>
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	4a1d      	ldr	r2, [pc, #116]	@ (80039ec <USB_SetTurnaroundTime+0x130>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d802      	bhi.n	8003980 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800397a:	2308      	movs	r3, #8
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	e00f      	b.n	80039a0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	4a1a      	ldr	r2, [pc, #104]	@ (80039ec <USB_SetTurnaroundTime+0x130>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d906      	bls.n	8003996 <USB_SetTurnaroundTime+0xda>
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	4a19      	ldr	r2, [pc, #100]	@ (80039f0 <USB_SetTurnaroundTime+0x134>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d202      	bcs.n	8003996 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003990:	2307      	movs	r3, #7
 8003992:	617b      	str	r3, [r7, #20]
 8003994:	e004      	b.n	80039a0 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003996:	2306      	movs	r3, #6
 8003998:	617b      	str	r3, [r7, #20]
 800399a:	e001      	b.n	80039a0 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800399c:	2309      	movs	r3, #9
 800399e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	68da      	ldr	r2, [r3, #12]
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	029b      	lsls	r3, r3, #10
 80039b4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80039b8:	431a      	orrs	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	371c      	adds	r7, #28
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	00d8acbf 	.word	0x00d8acbf
 80039d0:	00e4e1c0 	.word	0x00e4e1c0
 80039d4:	00f42400 	.word	0x00f42400
 80039d8:	01067380 	.word	0x01067380
 80039dc:	011a499f 	.word	0x011a499f
 80039e0:	01312cff 	.word	0x01312cff
 80039e4:	014ca43f 	.word	0x014ca43f
 80039e8:	016e3600 	.word	0x016e3600
 80039ec:	01a6ab1f 	.word	0x01a6ab1f
 80039f0:	01e84800 	.word	0x01e84800

080039f4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f043 0201 	orr.w	r2, r3, #1
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	370c      	adds	r7, #12
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr

08003a16 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003a16:	b480      	push	{r7}
 8003a18:	b083      	sub	sp, #12
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f023 0201 	bic.w	r2, r3, #1
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	460b      	mov	r3, r1
 8003a42:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003a54:	78fb      	ldrb	r3, [r7, #3]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d115      	bne.n	8003a86 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003a66:	200a      	movs	r0, #10
 8003a68:	f7fc ff04 	bl	8000874 <HAL_Delay>
      ms += 10U;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	330a      	adds	r3, #10
 8003a70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f001 f8b3 	bl	8004bde <USB_GetMode>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d01e      	beq.n	8003abc <USB_SetCurrentMode+0x84>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2bc7      	cmp	r3, #199	@ 0xc7
 8003a82:	d9f0      	bls.n	8003a66 <USB_SetCurrentMode+0x2e>
 8003a84:	e01a      	b.n	8003abc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003a86:	78fb      	ldrb	r3, [r7, #3]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d115      	bne.n	8003ab8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003a98:	200a      	movs	r0, #10
 8003a9a:	f7fc feeb 	bl	8000874 <HAL_Delay>
      ms += 10U;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	330a      	adds	r3, #10
 8003aa2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f001 f89a 	bl	8004bde <USB_GetMode>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d005      	beq.n	8003abc <USB_SetCurrentMode+0x84>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2bc7      	cmp	r3, #199	@ 0xc7
 8003ab4:	d9f0      	bls.n	8003a98 <USB_SetCurrentMode+0x60>
 8003ab6:	e001      	b.n	8003abc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e005      	b.n	8003ac8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2bc8      	cmp	r3, #200	@ 0xc8
 8003ac0:	d101      	bne.n	8003ac6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e000      	b.n	8003ac8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003ad0:	b084      	sub	sp, #16
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b086      	sub	sp, #24
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
 8003ada:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003ade:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003aea:	2300      	movs	r3, #0
 8003aec:	613b      	str	r3, [r7, #16]
 8003aee:	e009      	b.n	8003b04 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	3340      	adds	r3, #64	@ 0x40
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	2200      	movs	r2, #0
 8003afc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	3301      	adds	r3, #1
 8003b02:	613b      	str	r3, [r7, #16]
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	2b0e      	cmp	r3, #14
 8003b08:	d9f2      	bls.n	8003af0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003b0a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d11c      	bne.n	8003b4c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b20:	f043 0302 	orr.w	r3, r3, #2
 8003b24:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b2a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	e005      	b.n	8003b58 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b50:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003b5e:	461a      	mov	r2, r3
 8003b60:	2300      	movs	r3, #0
 8003b62:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003b64:	2103      	movs	r1, #3
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 f95a 	bl	8003e20 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003b6c:	2110      	movs	r1, #16
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f8f6 	bl	8003d60 <USB_FlushTxFifo>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f920 	bl	8003dc4 <USB_FlushRxFifo>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d001      	beq.n	8003b8e <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b94:	461a      	mov	r2, r3
 8003b96:	2300      	movs	r3, #0
 8003b98:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bac:	461a      	mov	r2, r3
 8003bae:	2300      	movs	r3, #0
 8003bb0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	613b      	str	r3, [r7, #16]
 8003bb6:	e043      	b.n	8003c40 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	015a      	lsls	r2, r3, #5
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003bca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003bce:	d118      	bne.n	8003c02 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10a      	bne.n	8003bec <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	015a      	lsls	r2, r3, #5
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	4413      	add	r3, r2
 8003bde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003be2:	461a      	mov	r2, r3
 8003be4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003be8:	6013      	str	r3, [r2, #0]
 8003bea:	e013      	b.n	8003c14 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	015a      	lsls	r2, r3, #5
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003bfe:	6013      	str	r3, [r2, #0]
 8003c00:	e008      	b.n	8003c14 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	015a      	lsls	r2, r3, #5
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	4413      	add	r3, r2
 8003c0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c0e:	461a      	mov	r2, r3
 8003c10:	2300      	movs	r3, #0
 8003c12:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	015a      	lsls	r2, r3, #5
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c20:	461a      	mov	r2, r3
 8003c22:	2300      	movs	r3, #0
 8003c24:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	015a      	lsls	r2, r3, #5
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c32:	461a      	mov	r2, r3
 8003c34:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003c38:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	613b      	str	r3, [r7, #16]
 8003c40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003c44:	461a      	mov	r2, r3
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d3b5      	bcc.n	8003bb8 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	613b      	str	r3, [r7, #16]
 8003c50:	e043      	b.n	8003cda <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	015a      	lsls	r2, r3, #5
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	4413      	add	r3, r2
 8003c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c68:	d118      	bne.n	8003c9c <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d10a      	bne.n	8003c86 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	015a      	lsls	r2, r3, #5
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	4413      	add	r3, r2
 8003c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003c82:	6013      	str	r3, [r2, #0]
 8003c84:	e013      	b.n	8003cae <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	015a      	lsls	r2, r3, #5
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	4413      	add	r3, r2
 8003c8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c92:	461a      	mov	r2, r3
 8003c94:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003c98:	6013      	str	r3, [r2, #0]
 8003c9a:	e008      	b.n	8003cae <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	015a      	lsls	r2, r3, #5
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ca8:	461a      	mov	r2, r3
 8003caa:	2300      	movs	r3, #0
 8003cac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	015a      	lsls	r2, r3, #5
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cba:	461a      	mov	r2, r3
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	015a      	lsls	r2, r3, #5
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ccc:	461a      	mov	r2, r3
 8003cce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003cd2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	613b      	str	r3, [r7, #16]
 8003cda:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003cde:	461a      	mov	r2, r3
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d3b5      	bcc.n	8003c52 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cf8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003d06:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	f043 0210 	orr.w	r2, r3, #16
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	699a      	ldr	r2, [r3, #24]
 8003d18:	4b10      	ldr	r3, [pc, #64]	@ (8003d5c <USB_DevInit+0x28c>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003d20:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d005      	beq.n	8003d34 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	699b      	ldr	r3, [r3, #24]
 8003d2c:	f043 0208 	orr.w	r2, r3, #8
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003d34:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d107      	bne.n	8003d4c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d44:	f043 0304 	orr.w	r3, r3, #4
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003d4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3718      	adds	r7, #24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d58:	b004      	add	sp, #16
 8003d5a:	4770      	bx	lr
 8003d5c:	803c3800 	.word	0x803c3800

08003d60 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	3301      	adds	r3, #1
 8003d72:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003d7a:	d901      	bls.n	8003d80 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e01b      	b.n	8003db8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	691b      	ldr	r3, [r3, #16]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	daf2      	bge.n	8003d6e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	019b      	lsls	r3, r3, #6
 8003d90:	f043 0220 	orr.w	r2, r3, #32
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003da4:	d901      	bls.n	8003daa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e006      	b.n	8003db8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	f003 0320 	and.w	r3, r3, #32
 8003db2:	2b20      	cmp	r3, #32
 8003db4:	d0f0      	beq.n	8003d98 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3714      	adds	r7, #20
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003ddc:	d901      	bls.n	8003de2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e018      	b.n	8003e14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	daf2      	bge.n	8003dd0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003dea:	2300      	movs	r3, #0
 8003dec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2210      	movs	r2, #16
 8003df2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	3301      	adds	r3, #1
 8003df8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003e00:	d901      	bls.n	8003e06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e006      	b.n	8003e14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	f003 0310 	and.w	r3, r3, #16
 8003e0e:	2b10      	cmp	r3, #16
 8003e10:	d0f0      	beq.n	8003df4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	460b      	mov	r3, r1
 8003e2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	78fb      	ldrb	r3, [r7, #3]
 8003e3a:	68f9      	ldr	r1, [r7, #12]
 8003e3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003e40:	4313      	orrs	r3, r2
 8003e42:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3714      	adds	r7, #20
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr

08003e52 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8003e52:	b480      	push	{r7}
 8003e54:	b087      	sub	sp, #28
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f003 0306 	and.w	r3, r3, #6
 8003e6a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d002      	beq.n	8003e78 <USB_GetDevSpeed+0x26>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2b06      	cmp	r3, #6
 8003e76:	d102      	bne.n	8003e7e <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8003e78:	2302      	movs	r3, #2
 8003e7a:	75fb      	strb	r3, [r7, #23]
 8003e7c:	e001      	b.n	8003e82 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8003e7e:	230f      	movs	r3, #15
 8003e80:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8003e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	371c      	adds	r7, #28
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr

08003e90 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b085      	sub	sp, #20
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	785b      	ldrb	r3, [r3, #1]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d13a      	bne.n	8003f22 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003eb2:	69da      	ldr	r2, [r3, #28]
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	f003 030f 	and.w	r3, r3, #15
 8003ebc:	2101      	movs	r1, #1
 8003ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	68f9      	ldr	r1, [r7, #12]
 8003ec6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	015a      	lsls	r2, r3, #5
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d155      	bne.n	8003f90 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	015a      	lsls	r2, r3, #5
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	4413      	add	r3, r2
 8003eec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	791b      	ldrb	r3, [r3, #4]
 8003efe:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003f00:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	059b      	lsls	r3, r3, #22
 8003f06:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	68ba      	ldr	r2, [r7, #8]
 8003f0c:	0151      	lsls	r1, r2, #5
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	440a      	add	r2, r1
 8003f12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f1e:	6013      	str	r3, [r2, #0]
 8003f20:	e036      	b.n	8003f90 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f28:	69da      	ldr	r2, [r3, #28]
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	2101      	movs	r1, #1
 8003f34:	fa01 f303 	lsl.w	r3, r1, r3
 8003f38:	041b      	lsls	r3, r3, #16
 8003f3a:	68f9      	ldr	r1, [r7, #12]
 8003f3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003f40:	4313      	orrs	r3, r2
 8003f42:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	015a      	lsls	r2, r3, #5
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d11a      	bne.n	8003f90 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	015a      	lsls	r2, r3, #5
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4413      	add	r3, r2
 8003f62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	791b      	ldrb	r3, [r3, #4]
 8003f74:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003f76:	430b      	orrs	r3, r1
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	68ba      	ldr	r2, [r7, #8]
 8003f7c:	0151      	lsls	r1, r2, #5
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	440a      	add	r2, r1
 8003f82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003f86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f8e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3714      	adds	r7, #20
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
	...

08003fa0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b085      	sub	sp, #20
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	785b      	ldrb	r3, [r3, #1]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d161      	bne.n	8004080 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	015a      	lsls	r2, r3, #5
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003fce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003fd2:	d11f      	bne.n	8004014 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	015a      	lsls	r2, r3, #5
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	4413      	add	r3, r2
 8003fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	0151      	lsls	r1, r2, #5
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	440a      	add	r2, r1
 8003fea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003fee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003ff2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	015a      	lsls	r2, r3, #5
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	68ba      	ldr	r2, [r7, #8]
 8004004:	0151      	lsls	r1, r2, #5
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	440a      	add	r2, r1
 800400a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800400e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004012:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800401a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	f003 030f 	and.w	r3, r3, #15
 8004024:	2101      	movs	r1, #1
 8004026:	fa01 f303 	lsl.w	r3, r1, r3
 800402a:	b29b      	uxth	r3, r3
 800402c:	43db      	mvns	r3, r3
 800402e:	68f9      	ldr	r1, [r7, #12]
 8004030:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004034:	4013      	ands	r3, r2
 8004036:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800403e:	69da      	ldr	r2, [r3, #28]
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	f003 030f 	and.w	r3, r3, #15
 8004048:	2101      	movs	r1, #1
 800404a:	fa01 f303 	lsl.w	r3, r1, r3
 800404e:	b29b      	uxth	r3, r3
 8004050:	43db      	mvns	r3, r3
 8004052:	68f9      	ldr	r1, [r7, #12]
 8004054:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004058:	4013      	ands	r3, r2
 800405a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	015a      	lsls	r2, r3, #5
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	4413      	add	r3, r2
 8004064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	0159      	lsls	r1, r3, #5
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	440b      	add	r3, r1
 8004072:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004076:	4619      	mov	r1, r3
 8004078:	4b35      	ldr	r3, [pc, #212]	@ (8004150 <USB_DeactivateEndpoint+0x1b0>)
 800407a:	4013      	ands	r3, r2
 800407c:	600b      	str	r3, [r1, #0]
 800407e:	e060      	b.n	8004142 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	015a      	lsls	r2, r3, #5
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	4413      	add	r3, r2
 8004088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004092:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004096:	d11f      	bne.n	80040d8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	015a      	lsls	r2, r3, #5
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4413      	add	r3, r2
 80040a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	68ba      	ldr	r2, [r7, #8]
 80040a8:	0151      	lsls	r1, r2, #5
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	440a      	add	r2, r1
 80040ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80040b2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80040b6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	015a      	lsls	r2, r3, #5
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	4413      	add	r3, r2
 80040c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68ba      	ldr	r2, [r7, #8]
 80040c8:	0151      	lsls	r1, r2, #5
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	440a      	add	r2, r1
 80040ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80040d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80040d6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	f003 030f 	and.w	r3, r3, #15
 80040e8:	2101      	movs	r1, #1
 80040ea:	fa01 f303 	lsl.w	r3, r1, r3
 80040ee:	041b      	lsls	r3, r3, #16
 80040f0:	43db      	mvns	r3, r3
 80040f2:	68f9      	ldr	r1, [r7, #12]
 80040f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80040f8:	4013      	ands	r3, r2
 80040fa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004102:	69da      	ldr	r2, [r3, #28]
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	f003 030f 	and.w	r3, r3, #15
 800410c:	2101      	movs	r1, #1
 800410e:	fa01 f303 	lsl.w	r3, r1, r3
 8004112:	041b      	lsls	r3, r3, #16
 8004114:	43db      	mvns	r3, r3
 8004116:	68f9      	ldr	r1, [r7, #12]
 8004118:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800411c:	4013      	ands	r3, r2
 800411e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	015a      	lsls	r2, r3, #5
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	4413      	add	r3, r2
 8004128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	0159      	lsls	r1, r3, #5
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	440b      	add	r3, r1
 8004136:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800413a:	4619      	mov	r1, r3
 800413c:	4b05      	ldr	r3, [pc, #20]	@ (8004154 <USB_DeactivateEndpoint+0x1b4>)
 800413e:	4013      	ands	r3, r2
 8004140:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr
 8004150:	ec337800 	.word	0xec337800
 8004154:	eff37800 	.word	0xeff37800

08004158 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	785b      	ldrb	r3, [r3, #1]
 8004170:	2b01      	cmp	r3, #1
 8004172:	f040 812d 	bne.w	80043d0 <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d132      	bne.n	80041e4 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	015a      	lsls	r2, r3, #5
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	4413      	add	r3, r2
 8004186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	0151      	lsls	r1, r2, #5
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	440a      	add	r2, r1
 8004194:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004198:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800419c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80041a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	015a      	lsls	r2, r3, #5
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	4413      	add	r3, r2
 80041aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	0151      	lsls	r1, r2, #5
 80041b4:	697a      	ldr	r2, [r7, #20]
 80041b6:	440a      	add	r2, r1
 80041b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80041bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80041c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	015a      	lsls	r2, r3, #5
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	4413      	add	r3, r2
 80041ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	0151      	lsls	r1, r2, #5
 80041d4:	697a      	ldr	r2, [r7, #20]
 80041d6:	440a      	add	r2, r1
 80041d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80041dc:	0cdb      	lsrs	r3, r3, #19
 80041de:	04db      	lsls	r3, r3, #19
 80041e0:	6113      	str	r3, [r2, #16]
 80041e2:	e097      	b.n	8004314 <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	015a      	lsls	r2, r3, #5
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	4413      	add	r3, r2
 80041ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041f0:	691b      	ldr	r3, [r3, #16]
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	0151      	lsls	r1, r2, #5
 80041f6:	697a      	ldr	r2, [r7, #20]
 80041f8:	440a      	add	r2, r1
 80041fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80041fe:	0cdb      	lsrs	r3, r3, #19
 8004200:	04db      	lsls	r3, r3, #19
 8004202:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	015a      	lsls	r2, r3, #5
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	4413      	add	r3, r2
 800420c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	0151      	lsls	r1, r2, #5
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	440a      	add	r2, r1
 800421a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800421e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004222:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004226:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d11a      	bne.n	8004264 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	691a      	ldr	r2, [r3, #16]
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	429a      	cmp	r2, r3
 8004238:	d903      	bls.n	8004242 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	689a      	ldr	r2, [r3, #8]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	015a      	lsls	r2, r3, #5
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	4413      	add	r3, r2
 800424a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	0151      	lsls	r1, r2, #5
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	440a      	add	r2, r1
 8004258:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800425c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004260:	6113      	str	r3, [r2, #16]
 8004262:	e044      	b.n	80042ee <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	691a      	ldr	r2, [r3, #16]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	4413      	add	r3, r2
 800426e:	1e5a      	subs	r2, r3, #1
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	fbb2 f3f3 	udiv	r3, r2, r3
 8004278:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	015a      	lsls	r2, r3, #5
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	4413      	add	r3, r2
 8004282:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004286:	691a      	ldr	r2, [r3, #16]
 8004288:	89fb      	ldrh	r3, [r7, #14]
 800428a:	04d9      	lsls	r1, r3, #19
 800428c:	4b8f      	ldr	r3, [pc, #572]	@ (80044cc <USB_EPStartXfer+0x374>)
 800428e:	400b      	ands	r3, r1
 8004290:	6939      	ldr	r1, [r7, #16]
 8004292:	0148      	lsls	r0, r1, #5
 8004294:	6979      	ldr	r1, [r7, #20]
 8004296:	4401      	add	r1, r0
 8004298:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800429c:	4313      	orrs	r3, r2
 800429e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	791b      	ldrb	r3, [r3, #4]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d122      	bne.n	80042ee <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	015a      	lsls	r2, r3, #5
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	4413      	add	r3, r2
 80042b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	0151      	lsls	r1, r2, #5
 80042ba:	697a      	ldr	r2, [r7, #20]
 80042bc:	440a      	add	r2, r1
 80042be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042c2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80042c6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	015a      	lsls	r2, r3, #5
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	4413      	add	r3, r2
 80042d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042d4:	691a      	ldr	r2, [r3, #16]
 80042d6:	89fb      	ldrh	r3, [r7, #14]
 80042d8:	075b      	lsls	r3, r3, #29
 80042da:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80042de:	6939      	ldr	r1, [r7, #16]
 80042e0:	0148      	lsls	r0, r1, #5
 80042e2:	6979      	ldr	r1, [r7, #20]
 80042e4:	4401      	add	r1, r0
 80042e6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80042ea:	4313      	orrs	r3, r2
 80042ec:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	015a      	lsls	r2, r3, #5
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	4413      	add	r3, r2
 80042f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042fa:	691a      	ldr	r2, [r3, #16]
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004304:	6939      	ldr	r1, [r7, #16]
 8004306:	0148      	lsls	r0, r1, #5
 8004308:	6979      	ldr	r1, [r7, #20]
 800430a:	4401      	add	r1, r0
 800430c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004310:	4313      	orrs	r3, r2
 8004312:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	015a      	lsls	r2, r3, #5
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	4413      	add	r3, r2
 800431c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	693a      	ldr	r2, [r7, #16]
 8004324:	0151      	lsls	r1, r2, #5
 8004326:	697a      	ldr	r2, [r7, #20]
 8004328:	440a      	add	r2, r1
 800432a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800432e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004332:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	791b      	ldrb	r3, [r3, #4]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d015      	beq.n	8004368 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 813a 	beq.w	80045ba <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800434c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	f003 030f 	and.w	r3, r3, #15
 8004356:	2101      	movs	r1, #1
 8004358:	fa01 f303 	lsl.w	r3, r1, r3
 800435c:	6979      	ldr	r1, [r7, #20]
 800435e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004362:	4313      	orrs	r3, r2
 8004364:	634b      	str	r3, [r1, #52]	@ 0x34
 8004366:	e128      	b.n	80045ba <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004374:	2b00      	cmp	r3, #0
 8004376:	d110      	bne.n	800439a <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	015a      	lsls	r2, r3, #5
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	4413      	add	r3, r2
 8004380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	0151      	lsls	r1, r2, #5
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	440a      	add	r2, r1
 800438e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004392:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004396:	6013      	str	r3, [r2, #0]
 8004398:	e00f      	b.n	80043ba <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	015a      	lsls	r2, r3, #5
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	4413      	add	r3, r2
 80043a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	0151      	lsls	r1, r2, #5
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	440a      	add	r2, r1
 80043b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80043b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043b8:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	68d9      	ldr	r1, [r3, #12]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	781a      	ldrb	r2, [r3, #0]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	691b      	ldr	r3, [r3, #16]
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 f9a7 	bl	800471c <USB_WritePacket>
 80043ce:	e0f4      	b.n	80045ba <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	015a      	lsls	r2, r3, #5
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	4413      	add	r3, r2
 80043d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	693a      	ldr	r2, [r7, #16]
 80043e0:	0151      	lsls	r1, r2, #5
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	440a      	add	r2, r1
 80043e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80043ea:	0cdb      	lsrs	r3, r3, #19
 80043ec:	04db      	lsls	r3, r3, #19
 80043ee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	015a      	lsls	r2, r3, #5
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	4413      	add	r3, r2
 80043f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	0151      	lsls	r1, r2, #5
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	440a      	add	r2, r1
 8004406:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800440a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800440e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004412:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d12f      	bne.n	800447a <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	689a      	ldr	r2, [r3, #8]
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	689a      	ldr	r2, [r3, #8]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	015a      	lsls	r2, r3, #5
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	4413      	add	r3, r2
 800443a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	6a1b      	ldr	r3, [r3, #32]
 8004444:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004448:	6939      	ldr	r1, [r7, #16]
 800444a:	0148      	lsls	r0, r1, #5
 800444c:	6979      	ldr	r1, [r7, #20]
 800444e:	4401      	add	r1, r0
 8004450:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004454:	4313      	orrs	r3, r2
 8004456:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	015a      	lsls	r2, r3, #5
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	4413      	add	r3, r2
 8004460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	0151      	lsls	r1, r2, #5
 800446a:	697a      	ldr	r2, [r7, #20]
 800446c:	440a      	add	r2, r1
 800446e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004472:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004476:	6113      	str	r3, [r2, #16]
 8004478:	e062      	b.n	8004540 <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d126      	bne.n	80044d0 <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	015a      	lsls	r2, r3, #5
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	4413      	add	r3, r2
 800448a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800448e:	691a      	ldr	r2, [r3, #16]
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004498:	6939      	ldr	r1, [r7, #16]
 800449a:	0148      	lsls	r0, r1, #5
 800449c:	6979      	ldr	r1, [r7, #20]
 800449e:	4401      	add	r1, r0
 80044a0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80044a4:	4313      	orrs	r3, r2
 80044a6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	015a      	lsls	r2, r3, #5
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	4413      	add	r3, r2
 80044b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	693a      	ldr	r2, [r7, #16]
 80044b8:	0151      	lsls	r1, r2, #5
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	440a      	add	r2, r1
 80044be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044c2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80044c6:	6113      	str	r3, [r2, #16]
 80044c8:	e03a      	b.n	8004540 <USB_EPStartXfer+0x3e8>
 80044ca:	bf00      	nop
 80044cc:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	691a      	ldr	r2, [r3, #16]
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	4413      	add	r3, r2
 80044da:	1e5a      	subs	r2, r3, #1
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e4:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	89fa      	ldrh	r2, [r7, #14]
 80044ec:	fb03 f202 	mul.w	r2, r3, r2
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	015a      	lsls	r2, r3, #5
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	4413      	add	r3, r2
 80044fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004500:	691a      	ldr	r2, [r3, #16]
 8004502:	89fb      	ldrh	r3, [r7, #14]
 8004504:	04d9      	lsls	r1, r3, #19
 8004506:	4b2f      	ldr	r3, [pc, #188]	@ (80045c4 <USB_EPStartXfer+0x46c>)
 8004508:	400b      	ands	r3, r1
 800450a:	6939      	ldr	r1, [r7, #16]
 800450c:	0148      	lsls	r0, r1, #5
 800450e:	6979      	ldr	r1, [r7, #20]
 8004510:	4401      	add	r1, r0
 8004512:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004516:	4313      	orrs	r3, r2
 8004518:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	015a      	lsls	r2, r3, #5
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	4413      	add	r3, r2
 8004522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004526:	691a      	ldr	r2, [r3, #16]
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004530:	6939      	ldr	r1, [r7, #16]
 8004532:	0148      	lsls	r0, r1, #5
 8004534:	6979      	ldr	r1, [r7, #20]
 8004536:	4401      	add	r1, r0
 8004538:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800453c:	4313      	orrs	r3, r2
 800453e:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	791b      	ldrb	r3, [r3, #4]
 8004544:	2b01      	cmp	r3, #1
 8004546:	d128      	bne.n	800459a <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004554:	2b00      	cmp	r3, #0
 8004556:	d110      	bne.n	800457a <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	015a      	lsls	r2, r3, #5
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	4413      	add	r3, r2
 8004560:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	0151      	lsls	r1, r2, #5
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	440a      	add	r2, r1
 800456e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004572:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004576:	6013      	str	r3, [r2, #0]
 8004578:	e00f      	b.n	800459a <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	015a      	lsls	r2, r3, #5
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	4413      	add	r3, r2
 8004582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	0151      	lsls	r1, r2, #5
 800458c:	697a      	ldr	r2, [r7, #20]
 800458e:	440a      	add	r2, r1
 8004590:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004594:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004598:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	015a      	lsls	r2, r3, #5
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	0151      	lsls	r1, r2, #5
 80045ac:	697a      	ldr	r2, [r7, #20]
 80045ae:	440a      	add	r2, r1
 80045b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80045b4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80045b8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3718      	adds	r7, #24
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	1ff80000 	.word	0x1ff80000

080045c8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b087      	sub	sp, #28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80045d2:	2300      	movs	r3, #0
 80045d4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80045d6:	2300      	movs	r3, #0
 80045d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	785b      	ldrb	r3, [r3, #1]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d14a      	bne.n	800467c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	015a      	lsls	r2, r3, #5
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	4413      	add	r3, r2
 80045f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045fe:	f040 8086 	bne.w	800470e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	015a      	lsls	r2, r3, #5
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	4413      	add	r3, r2
 800460c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	7812      	ldrb	r2, [r2, #0]
 8004616:	0151      	lsls	r1, r2, #5
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	440a      	add	r2, r1
 800461c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004620:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004624:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	015a      	lsls	r2, r3, #5
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	4413      	add	r3, r2
 8004630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	7812      	ldrb	r2, [r2, #0]
 800463a:	0151      	lsls	r1, r2, #5
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	440a      	add	r2, r1
 8004640:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004644:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004648:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	3301      	adds	r3, #1
 800464e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004656:	4293      	cmp	r3, r2
 8004658:	d902      	bls.n	8004660 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	75fb      	strb	r3, [r7, #23]
          break;
 800465e:	e056      	b.n	800470e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	015a      	lsls	r2, r3, #5
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	4413      	add	r3, r2
 800466a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004674:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004678:	d0e7      	beq.n	800464a <USB_EPStopXfer+0x82>
 800467a:	e048      	b.n	800470e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	015a      	lsls	r2, r3, #5
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	4413      	add	r3, r2
 8004686:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004690:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004694:	d13b      	bne.n	800470e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	781b      	ldrb	r3, [r3, #0]
 800469a:	015a      	lsls	r2, r3, #5
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	4413      	add	r3, r2
 80046a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	683a      	ldr	r2, [r7, #0]
 80046a8:	7812      	ldrb	r2, [r2, #0]
 80046aa:	0151      	lsls	r1, r2, #5
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	440a      	add	r2, r1
 80046b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046b4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80046b8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	015a      	lsls	r2, r3, #5
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	4413      	add	r3, r2
 80046c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	7812      	ldrb	r2, [r2, #0]
 80046ce:	0151      	lsls	r1, r2, #5
 80046d0:	693a      	ldr	r2, [r7, #16]
 80046d2:	440a      	add	r2, r1
 80046d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80046dc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	3301      	adds	r3, #1
 80046e2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d902      	bls.n	80046f4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	75fb      	strb	r3, [r7, #23]
          break;
 80046f2:	e00c      	b.n	800470e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	015a      	lsls	r2, r3, #5
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004708:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800470c:	d0e7      	beq.n	80046de <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800470e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004710:	4618      	mov	r0, r3
 8004712:	371c      	adds	r7, #28
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800471c:	b480      	push	{r7}
 800471e:	b089      	sub	sp, #36	@ 0x24
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	4611      	mov	r1, r2
 8004728:	461a      	mov	r2, r3
 800472a:	460b      	mov	r3, r1
 800472c:	71fb      	strb	r3, [r7, #7]
 800472e:	4613      	mov	r3, r2
 8004730:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800473a:	88bb      	ldrh	r3, [r7, #4]
 800473c:	3303      	adds	r3, #3
 800473e:	089b      	lsrs	r3, r3, #2
 8004740:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8004742:	2300      	movs	r3, #0
 8004744:	61bb      	str	r3, [r7, #24]
 8004746:	e018      	b.n	800477a <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004748:	79fb      	ldrb	r3, [r7, #7]
 800474a:	031a      	lsls	r2, r3, #12
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	4413      	add	r3, r2
 8004750:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004754:	461a      	mov	r2, r3
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	6013      	str	r3, [r2, #0]
    pSrc++;
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	3301      	adds	r3, #1
 8004760:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	3301      	adds	r3, #1
 8004766:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	3301      	adds	r3, #1
 800476c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	3301      	adds	r3, #1
 8004772:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	3301      	adds	r3, #1
 8004778:	61bb      	str	r3, [r7, #24]
 800477a:	69ba      	ldr	r2, [r7, #24]
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	429a      	cmp	r2, r3
 8004780:	d3e2      	bcc.n	8004748 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3724      	adds	r7, #36	@ 0x24
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004790:	b480      	push	{r7}
 8004792:	b08b      	sub	sp, #44	@ 0x2c
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	4613      	mov	r3, r2
 800479c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80047a6:	88fb      	ldrh	r3, [r7, #6]
 80047a8:	089b      	lsrs	r3, r3, #2
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80047ae:	88fb      	ldrh	r3, [r7, #6]
 80047b0:	f003 0303 	and.w	r3, r3, #3
 80047b4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80047b6:	2300      	movs	r3, #0
 80047b8:	623b      	str	r3, [r7, #32]
 80047ba:	e014      	b.n	80047e6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c6:	601a      	str	r2, [r3, #0]
    pDest++;
 80047c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ca:	3301      	adds	r3, #1
 80047cc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80047ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d0:	3301      	adds	r3, #1
 80047d2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80047d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d6:	3301      	adds	r3, #1
 80047d8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80047da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047dc:	3301      	adds	r3, #1
 80047de:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80047e0:	6a3b      	ldr	r3, [r7, #32]
 80047e2:	3301      	adds	r3, #1
 80047e4:	623b      	str	r3, [r7, #32]
 80047e6:	6a3a      	ldr	r2, [r7, #32]
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d3e6      	bcc.n	80047bc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80047ee:	8bfb      	ldrh	r3, [r7, #30]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d01e      	beq.n	8004832 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80047f4:	2300      	movs	r3, #0
 80047f6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047fe:	461a      	mov	r2, r3
 8004800:	f107 0310 	add.w	r3, r7, #16
 8004804:	6812      	ldr	r2, [r2, #0]
 8004806:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	6a3b      	ldr	r3, [r7, #32]
 800480c:	b2db      	uxtb	r3, r3
 800480e:	00db      	lsls	r3, r3, #3
 8004810:	fa22 f303 	lsr.w	r3, r2, r3
 8004814:	b2da      	uxtb	r2, r3
 8004816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004818:	701a      	strb	r2, [r3, #0]
      i++;
 800481a:	6a3b      	ldr	r3, [r7, #32]
 800481c:	3301      	adds	r3, #1
 800481e:	623b      	str	r3, [r7, #32]
      pDest++;
 8004820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004822:	3301      	adds	r3, #1
 8004824:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004826:	8bfb      	ldrh	r3, [r7, #30]
 8004828:	3b01      	subs	r3, #1
 800482a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800482c:	8bfb      	ldrh	r3, [r7, #30]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1ea      	bne.n	8004808 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004834:	4618      	mov	r0, r3
 8004836:	372c      	adds	r7, #44	@ 0x2c
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	785b      	ldrb	r3, [r3, #1]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d12c      	bne.n	80048b6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	015a      	lsls	r2, r3, #5
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4413      	add	r3, r2
 8004864:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2b00      	cmp	r3, #0
 800486c:	db12      	blt.n	8004894 <USB_EPSetStall+0x54>
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d00f      	beq.n	8004894 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	015a      	lsls	r2, r3, #5
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	4413      	add	r3, r2
 800487c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	0151      	lsls	r1, r2, #5
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	440a      	add	r2, r1
 800488a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800488e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004892:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	015a      	lsls	r2, r3, #5
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	4413      	add	r3, r2
 800489c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	0151      	lsls	r1, r2, #5
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	440a      	add	r2, r1
 80048aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048ae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80048b2:	6013      	str	r3, [r2, #0]
 80048b4:	e02b      	b.n	800490e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	015a      	lsls	r2, r3, #5
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	4413      	add	r3, r2
 80048be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	db12      	blt.n	80048ee <USB_EPSetStall+0xae>
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00f      	beq.n	80048ee <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	015a      	lsls	r2, r3, #5
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	4413      	add	r3, r2
 80048d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68ba      	ldr	r2, [r7, #8]
 80048de:	0151      	lsls	r1, r2, #5
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	440a      	add	r2, r1
 80048e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80048ec:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	015a      	lsls	r2, r3, #5
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	4413      	add	r3, r2
 80048f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	0151      	lsls	r1, r2, #5
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	440a      	add	r2, r1
 8004904:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004908:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800490c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3714      	adds	r7, #20
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	785b      	ldrb	r3, [r3, #1]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d128      	bne.n	800498a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	015a      	lsls	r2, r3, #5
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	4413      	add	r3, r2
 8004940:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68ba      	ldr	r2, [r7, #8]
 8004948:	0151      	lsls	r1, r2, #5
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	440a      	add	r2, r1
 800494e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004952:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004956:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	791b      	ldrb	r3, [r3, #4]
 800495c:	2b03      	cmp	r3, #3
 800495e:	d003      	beq.n	8004968 <USB_EPClearStall+0x4c>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	791b      	ldrb	r3, [r3, #4]
 8004964:	2b02      	cmp	r3, #2
 8004966:	d138      	bne.n	80049da <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	015a      	lsls	r2, r3, #5
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	4413      	add	r3, r2
 8004970:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	0151      	lsls	r1, r2, #5
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	440a      	add	r2, r1
 800497e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004982:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004986:	6013      	str	r3, [r2, #0]
 8004988:	e027      	b.n	80049da <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	015a      	lsls	r2, r3, #5
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	4413      	add	r3, r2
 8004992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	0151      	lsls	r1, r2, #5
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	440a      	add	r2, r1
 80049a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049a8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	791b      	ldrb	r3, [r3, #4]
 80049ae:	2b03      	cmp	r3, #3
 80049b0:	d003      	beq.n	80049ba <USB_EPClearStall+0x9e>
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	791b      	ldrb	r3, [r3, #4]
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d10f      	bne.n	80049da <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	015a      	lsls	r2, r3, #5
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	4413      	add	r3, r2
 80049c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	0151      	lsls	r1, r2, #5
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	440a      	add	r2, r1
 80049d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80049d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049d8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	460b      	mov	r3, r1
 80049f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a06:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004a0a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	78fb      	ldrb	r3, [r7, #3]
 8004a16:	011b      	lsls	r3, r3, #4
 8004a18:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8004a1c:	68f9      	ldr	r1, [r7, #12]
 8004a1e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a22:	4313      	orrs	r3, r2
 8004a24:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004a26:	2300      	movs	r3, #0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3714      	adds	r7, #20
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68fa      	ldr	r2, [r7, #12]
 8004a4a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004a4e:	f023 0303 	bic.w	r3, r3, #3
 8004a52:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a62:	f023 0302 	bic.w	r3, r3, #2
 8004a66:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3714      	adds	r7, #20
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr

08004a76 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b085      	sub	sp, #20
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004a90:	f023 0303 	bic.w	r3, r3, #3
 8004a94:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004aa4:	f043 0302 	orr.w	r3, r3, #2
 8004aa8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3714      	adds	r7, #20
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	4013      	ands	r3, r2
 8004ace:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3714      	adds	r7, #20
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr

08004ade <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b085      	sub	sp, #20
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004afa:	69db      	ldr	r3, [r3, #28]
 8004afc:	68ba      	ldr	r2, [r7, #8]
 8004afe:	4013      	ands	r3, r2
 8004b00:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	0c1b      	lsrs	r3, r3, #16
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3714      	adds	r7, #20
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr

08004b12 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004b12:	b480      	push	{r7}
 8004b14:	b085      	sub	sp, #20
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b2e:	69db      	ldr	r3, [r3, #28]
 8004b30:	68ba      	ldr	r2, [r7, #8]
 8004b32:	4013      	ands	r3, r2
 8004b34:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	b29b      	uxth	r3, r3
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3714      	adds	r7, #20
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004b46:	b480      	push	{r7}
 8004b48:	b085      	sub	sp, #20
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
 8004b4e:	460b      	mov	r3, r1
 8004b50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	015a      	lsls	r2, r3, #5
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	4013      	ands	r3, r2
 8004b72:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004b74:	68bb      	ldr	r3, [r7, #8]
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr

08004b82 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004b82:	b480      	push	{r7}
 8004b84:	b087      	sub	sp, #28
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ba4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004ba6:	78fb      	ldrb	r3, [r7, #3]
 8004ba8:	f003 030f 	and.w	r3, r3, #15
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	fa22 f303 	lsr.w	r3, r2, r3
 8004bb2:	01db      	lsls	r3, r3, #7
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004bbc:	78fb      	ldrb	r3, [r7, #3]
 8004bbe:	015a      	lsls	r2, r3, #5
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004bd0:	68bb      	ldr	r3, [r7, #8]
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	371c      	adds	r7, #28
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004bde:	b480      	push	{r7}
 8004be0:	b083      	sub	sp, #12
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	f003 0301 	and.w	r3, r3, #1
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b085      	sub	sp, #20
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c14:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004c18:	f023 0307 	bic.w	r3, r3, #7
 8004c1c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3714      	adds	r7, #20
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	333c      	adds	r3, #60	@ 0x3c
 8004c52:	3304      	adds	r3, #4
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8004ccc <USB_EP0_OutStart+0x8c>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d90a      	bls.n	8004c76 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c70:	d101      	bne.n	8004c76 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8004c72:	2300      	movs	r3, #0
 8004c74:	e024      	b.n	8004cc0 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	2300      	movs	r3, #0
 8004c80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c90:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ca4:	f043 0318 	orr.w	r3, r3, #24
 8004ca8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004cb8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8004cbc:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3714      	adds	r7, #20
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	4f54300a 	.word	0x4f54300a

08004cd0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	3301      	adds	r3, #1
 8004ce0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ce8:	d901      	bls.n	8004cee <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e01b      	b.n	8004d26 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	daf2      	bge.n	8004cdc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	f043 0201 	orr.w	r2, r3, #1
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	3301      	adds	r3, #1
 8004d0a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004d12:	d901      	bls.n	8004d18 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e006      	b.n	8004d26 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d0f0      	beq.n	8004d06 <USB_CoreReset+0x36>

  return HAL_OK;
 8004d24:	2300      	movs	r3, #0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3714      	adds	r7, #20
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
	...

08004d34 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004d40:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8004d44:	f002 fe60 	bl	8007a08 <USBD_static_malloc>
 8004d48:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d109      	bne.n	8004d64 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	32b0      	adds	r2, #176	@ 0xb0
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8004d60:	2302      	movs	r3, #2
 8004d62:	e0d4      	b.n	8004f0e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8004d64:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8004d68:	2100      	movs	r1, #0
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f002 ff4a 	bl	8007c04 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	32b0      	adds	r2, #176	@ 0xb0
 8004d7a:	68f9      	ldr	r1, [r7, #12]
 8004d7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	32b0      	adds	r2, #176	@ 0xb0
 8004d8a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	7c1b      	ldrb	r3, [r3, #16]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d138      	bne.n	8004e0e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004d9c:	4b5e      	ldr	r3, [pc, #376]	@ (8004f18 <USBD_CDC_Init+0x1e4>)
 8004d9e:	7819      	ldrb	r1, [r3, #0]
 8004da0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004da4:	2202      	movs	r2, #2
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f002 fc1a 	bl	80075e0 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004dac:	4b5a      	ldr	r3, [pc, #360]	@ (8004f18 <USBD_CDC_Init+0x1e4>)
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	f003 020f 	and.w	r2, r3, #15
 8004db4:	6879      	ldr	r1, [r7, #4]
 8004db6:	4613      	mov	r3, r2
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	4413      	add	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	440b      	add	r3, r1
 8004dc0:	3324      	adds	r3, #36	@ 0x24
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004dc6:	4b55      	ldr	r3, [pc, #340]	@ (8004f1c <USBD_CDC_Init+0x1e8>)
 8004dc8:	7819      	ldrb	r1, [r3, #0]
 8004dca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004dce:	2202      	movs	r2, #2
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f002 fc05 	bl	80075e0 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8004dd6:	4b51      	ldr	r3, [pc, #324]	@ (8004f1c <USBD_CDC_Init+0x1e8>)
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	f003 020f 	and.w	r2, r3, #15
 8004dde:	6879      	ldr	r1, [r7, #4]
 8004de0:	4613      	mov	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	4413      	add	r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	440b      	add	r3, r1
 8004dea:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004dee:	2201      	movs	r2, #1
 8004df0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8004df2:	4b4b      	ldr	r3, [pc, #300]	@ (8004f20 <USBD_CDC_Init+0x1ec>)
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	f003 020f 	and.w	r2, r3, #15
 8004dfa:	6879      	ldr	r1, [r7, #4]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	4413      	add	r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	440b      	add	r3, r1
 8004e06:	3326      	adds	r3, #38	@ 0x26
 8004e08:	2210      	movs	r2, #16
 8004e0a:	801a      	strh	r2, [r3, #0]
 8004e0c:	e035      	b.n	8004e7a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004e0e:	4b42      	ldr	r3, [pc, #264]	@ (8004f18 <USBD_CDC_Init+0x1e4>)
 8004e10:	7819      	ldrb	r1, [r3, #0]
 8004e12:	2340      	movs	r3, #64	@ 0x40
 8004e14:	2202      	movs	r2, #2
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f002 fbe2 	bl	80075e0 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004e1c:	4b3e      	ldr	r3, [pc, #248]	@ (8004f18 <USBD_CDC_Init+0x1e4>)
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	f003 020f 	and.w	r2, r3, #15
 8004e24:	6879      	ldr	r1, [r7, #4]
 8004e26:	4613      	mov	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	4413      	add	r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	440b      	add	r3, r1
 8004e30:	3324      	adds	r3, #36	@ 0x24
 8004e32:	2201      	movs	r2, #1
 8004e34:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004e36:	4b39      	ldr	r3, [pc, #228]	@ (8004f1c <USBD_CDC_Init+0x1e8>)
 8004e38:	7819      	ldrb	r1, [r3, #0]
 8004e3a:	2340      	movs	r3, #64	@ 0x40
 8004e3c:	2202      	movs	r2, #2
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f002 fbce 	bl	80075e0 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8004e44:	4b35      	ldr	r3, [pc, #212]	@ (8004f1c <USBD_CDC_Init+0x1e8>)
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	f003 020f 	and.w	r2, r3, #15
 8004e4c:	6879      	ldr	r1, [r7, #4]
 8004e4e:	4613      	mov	r3, r2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	4413      	add	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	440b      	add	r3, r1
 8004e58:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8004e60:	4b2f      	ldr	r3, [pc, #188]	@ (8004f20 <USBD_CDC_Init+0x1ec>)
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	f003 020f 	and.w	r2, r3, #15
 8004e68:	6879      	ldr	r1, [r7, #4]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	009b      	lsls	r3, r3, #2
 8004e6e:	4413      	add	r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	440b      	add	r3, r1
 8004e74:	3326      	adds	r3, #38	@ 0x26
 8004e76:	2210      	movs	r2, #16
 8004e78:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004e7a:	4b29      	ldr	r3, [pc, #164]	@ (8004f20 <USBD_CDC_Init+0x1ec>)
 8004e7c:	7819      	ldrb	r1, [r3, #0]
 8004e7e:	2308      	movs	r3, #8
 8004e80:	2203      	movs	r2, #3
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f002 fbac 	bl	80075e0 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8004e88:	4b25      	ldr	r3, [pc, #148]	@ (8004f20 <USBD_CDC_Init+0x1ec>)
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	f003 020f 	and.w	r2, r3, #15
 8004e90:	6879      	ldr	r1, [r7, #4]
 8004e92:	4613      	mov	r3, r2
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	4413      	add	r3, r2
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	440b      	add	r3, r1
 8004e9c:	3324      	adds	r3, #36	@ 0x24
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	33b0      	adds	r3, #176	@ 0xb0
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	4413      	add	r3, r2
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8004ed8:	2302      	movs	r3, #2
 8004eda:	e018      	b.n	8004f0e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	7c1b      	ldrb	r3, [r3, #16]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10a      	bne.n	8004efa <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8004f1c <USBD_CDC_Init+0x1e8>)
 8004ee6:	7819      	ldrb	r1, [r3, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004eee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f002 fcee 	bl	80078d4 <USBD_LL_PrepareReceive>
 8004ef8:	e008      	b.n	8004f0c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8004efa:	4b08      	ldr	r3, [pc, #32]	@ (8004f1c <USBD_CDC_Init+0x1e8>)
 8004efc:	7819      	ldrb	r1, [r3, #0]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004f04:	2340      	movs	r3, #64	@ 0x40
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f002 fce4 	bl	80078d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8004f0c:	2300      	movs	r3, #0
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3710      	adds	r7, #16
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	20000283 	.word	0x20000283
 8004f1c:	20000284 	.word	0x20000284
 8004f20:	20000285 	.word	0x20000285

08004f24 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8004f30:	4b3a      	ldr	r3, [pc, #232]	@ (800501c <USBD_CDC_DeInit+0xf8>)
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	4619      	mov	r1, r3
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f002 fb90 	bl	800765c <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8004f3c:	4b37      	ldr	r3, [pc, #220]	@ (800501c <USBD_CDC_DeInit+0xf8>)
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	f003 020f 	and.w	r2, r3, #15
 8004f44:	6879      	ldr	r1, [r7, #4]
 8004f46:	4613      	mov	r3, r2
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	4413      	add	r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	440b      	add	r3, r1
 8004f50:	3324      	adds	r3, #36	@ 0x24
 8004f52:	2200      	movs	r2, #0
 8004f54:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8004f56:	4b32      	ldr	r3, [pc, #200]	@ (8005020 <USBD_CDC_DeInit+0xfc>)
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f002 fb7d 	bl	800765c <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8004f62:	4b2f      	ldr	r3, [pc, #188]	@ (8005020 <USBD_CDC_DeInit+0xfc>)
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	f003 020f 	and.w	r2, r3, #15
 8004f6a:	6879      	ldr	r1, [r7, #4]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	4413      	add	r3, r2
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	440b      	add	r3, r1
 8004f76:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8004f7e:	4b29      	ldr	r3, [pc, #164]	@ (8005024 <USBD_CDC_DeInit+0x100>)
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	4619      	mov	r1, r3
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f002 fb69 	bl	800765c <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8004f8a:	4b26      	ldr	r3, [pc, #152]	@ (8005024 <USBD_CDC_DeInit+0x100>)
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	f003 020f 	and.w	r2, r3, #15
 8004f92:	6879      	ldr	r1, [r7, #4]
 8004f94:	4613      	mov	r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	4413      	add	r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	440b      	add	r3, r1
 8004f9e:	3324      	adds	r3, #36	@ 0x24
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8004fa4:	4b1f      	ldr	r3, [pc, #124]	@ (8005024 <USBD_CDC_DeInit+0x100>)
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	f003 020f 	and.w	r2, r3, #15
 8004fac:	6879      	ldr	r1, [r7, #4]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	4413      	add	r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	440b      	add	r3, r1
 8004fb8:	3326      	adds	r3, #38	@ 0x26
 8004fba:	2200      	movs	r2, #0
 8004fbc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	32b0      	adds	r2, #176	@ 0xb0
 8004fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d01f      	beq.n	8005010 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	33b0      	adds	r3, #176	@ 0xb0
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	4413      	add	r3, r2
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	32b0      	adds	r2, #176	@ 0xb0
 8004fee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f002 fd16 	bl	8007a24 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	32b0      	adds	r2, #176	@ 0xb0
 8005002:	2100      	movs	r1, #0
 8005004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3708      	adds	r7, #8
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	20000283 	.word	0x20000283
 8005020:	20000284 	.word	0x20000284
 8005024:	20000285 	.word	0x20000285

08005028 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b086      	sub	sp, #24
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
 8005030:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	32b0      	adds	r2, #176	@ 0xb0
 800503c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005040:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005042:	2300      	movs	r3, #0
 8005044:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005046:	2300      	movs	r3, #0
 8005048:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800504a:	2300      	movs	r3, #0
 800504c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d101      	bne.n	8005058 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005054:	2303      	movs	r3, #3
 8005056:	e0bf      	b.n	80051d8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005060:	2b00      	cmp	r3, #0
 8005062:	d050      	beq.n	8005106 <USBD_CDC_Setup+0xde>
 8005064:	2b20      	cmp	r3, #32
 8005066:	f040 80af 	bne.w	80051c8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	88db      	ldrh	r3, [r3, #6]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d03a      	beq.n	80050e8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	781b      	ldrb	r3, [r3, #0]
 8005076:	b25b      	sxtb	r3, r3
 8005078:	2b00      	cmp	r3, #0
 800507a:	da1b      	bge.n	80050b4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	33b0      	adds	r3, #176	@ 0xb0
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4413      	add	r3, r2
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005092:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005094:	683a      	ldr	r2, [r7, #0]
 8005096:	88d2      	ldrh	r2, [r2, #6]
 8005098:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	88db      	ldrh	r3, [r3, #6]
 800509e:	2b07      	cmp	r3, #7
 80050a0:	bf28      	it	cs
 80050a2:	2307      	movcs	r3, #7
 80050a4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	89fa      	ldrh	r2, [r7, #14]
 80050aa:	4619      	mov	r1, r3
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f001 fdbd 	bl	8006c2c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80050b2:	e090      	b.n	80051d6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	785a      	ldrb	r2, [r3, #1]
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	88db      	ldrh	r3, [r3, #6]
 80050c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80050c4:	d803      	bhi.n	80050ce <USBD_CDC_Setup+0xa6>
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	88db      	ldrh	r3, [r3, #6]
 80050ca:	b2da      	uxtb	r2, r3
 80050cc:	e000      	b.n	80050d0 <USBD_CDC_Setup+0xa8>
 80050ce:	2240      	movs	r2, #64	@ 0x40
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80050d6:	6939      	ldr	r1, [r7, #16]
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80050de:	461a      	mov	r2, r3
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f001 fdcf 	bl	8006c84 <USBD_CtlPrepareRx>
      break;
 80050e6:	e076      	b.n	80051d6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	33b0      	adds	r3, #176	@ 0xb0
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4413      	add	r3, r2
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	683a      	ldr	r2, [r7, #0]
 80050fc:	7850      	ldrb	r0, [r2, #1]
 80050fe:	2200      	movs	r2, #0
 8005100:	6839      	ldr	r1, [r7, #0]
 8005102:	4798      	blx	r3
      break;
 8005104:	e067      	b.n	80051d6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	785b      	ldrb	r3, [r3, #1]
 800510a:	2b0b      	cmp	r3, #11
 800510c:	d851      	bhi.n	80051b2 <USBD_CDC_Setup+0x18a>
 800510e:	a201      	add	r2, pc, #4	@ (adr r2, 8005114 <USBD_CDC_Setup+0xec>)
 8005110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005114:	08005145 	.word	0x08005145
 8005118:	080051c1 	.word	0x080051c1
 800511c:	080051b3 	.word	0x080051b3
 8005120:	080051b3 	.word	0x080051b3
 8005124:	080051b3 	.word	0x080051b3
 8005128:	080051b3 	.word	0x080051b3
 800512c:	080051b3 	.word	0x080051b3
 8005130:	080051b3 	.word	0x080051b3
 8005134:	080051b3 	.word	0x080051b3
 8005138:	080051b3 	.word	0x080051b3
 800513c:	0800516f 	.word	0x0800516f
 8005140:	08005199 	.word	0x08005199
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b03      	cmp	r3, #3
 800514e:	d107      	bne.n	8005160 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005150:	f107 030a 	add.w	r3, r7, #10
 8005154:	2202      	movs	r2, #2
 8005156:	4619      	mov	r1, r3
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f001 fd67 	bl	8006c2c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800515e:	e032      	b.n	80051c6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005160:	6839      	ldr	r1, [r7, #0]
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f001 fce5 	bl	8006b32 <USBD_CtlError>
            ret = USBD_FAIL;
 8005168:	2303      	movs	r3, #3
 800516a:	75fb      	strb	r3, [r7, #23]
          break;
 800516c:	e02b      	b.n	80051c6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005174:	b2db      	uxtb	r3, r3
 8005176:	2b03      	cmp	r3, #3
 8005178:	d107      	bne.n	800518a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800517a:	f107 030d 	add.w	r3, r7, #13
 800517e:	2201      	movs	r2, #1
 8005180:	4619      	mov	r1, r3
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f001 fd52 	bl	8006c2c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005188:	e01d      	b.n	80051c6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800518a:	6839      	ldr	r1, [r7, #0]
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f001 fcd0 	bl	8006b32 <USBD_CtlError>
            ret = USBD_FAIL;
 8005192:	2303      	movs	r3, #3
 8005194:	75fb      	strb	r3, [r7, #23]
          break;
 8005196:	e016      	b.n	80051c6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b03      	cmp	r3, #3
 80051a2:	d00f      	beq.n	80051c4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80051a4:	6839      	ldr	r1, [r7, #0]
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f001 fcc3 	bl	8006b32 <USBD_CtlError>
            ret = USBD_FAIL;
 80051ac:	2303      	movs	r3, #3
 80051ae:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80051b0:	e008      	b.n	80051c4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80051b2:	6839      	ldr	r1, [r7, #0]
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f001 fcbc 	bl	8006b32 <USBD_CtlError>
          ret = USBD_FAIL;
 80051ba:	2303      	movs	r3, #3
 80051bc:	75fb      	strb	r3, [r7, #23]
          break;
 80051be:	e002      	b.n	80051c6 <USBD_CDC_Setup+0x19e>
          break;
 80051c0:	bf00      	nop
 80051c2:	e008      	b.n	80051d6 <USBD_CDC_Setup+0x1ae>
          break;
 80051c4:	bf00      	nop
      }
      break;
 80051c6:	e006      	b.n	80051d6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80051c8:	6839      	ldr	r1, [r7, #0]
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f001 fcb1 	bl	8006b32 <USBD_CtlError>
      ret = USBD_FAIL;
 80051d0:	2303      	movs	r3, #3
 80051d2:	75fb      	strb	r3, [r7, #23]
      break;
 80051d4:	bf00      	nop
  }

  return (uint8_t)ret;
 80051d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3718      	adds	r7, #24
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	460b      	mov	r3, r1
 80051ea:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80051f2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	32b0      	adds	r2, #176	@ 0xb0
 80051fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d101      	bne.n	800520a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005206:	2303      	movs	r3, #3
 8005208:	e065      	b.n	80052d6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	32b0      	adds	r2, #176	@ 0xb0
 8005214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005218:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800521a:	78fb      	ldrb	r3, [r7, #3]
 800521c:	f003 020f 	and.w	r2, r3, #15
 8005220:	6879      	ldr	r1, [r7, #4]
 8005222:	4613      	mov	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4413      	add	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	440b      	add	r3, r1
 800522c:	3318      	adds	r3, #24
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d02f      	beq.n	8005294 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005234:	78fb      	ldrb	r3, [r7, #3]
 8005236:	f003 020f 	and.w	r2, r3, #15
 800523a:	6879      	ldr	r1, [r7, #4]
 800523c:	4613      	mov	r3, r2
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	4413      	add	r3, r2
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	440b      	add	r3, r1
 8005246:	3318      	adds	r3, #24
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	78fb      	ldrb	r3, [r7, #3]
 800524c:	f003 010f 	and.w	r1, r3, #15
 8005250:	68f8      	ldr	r0, [r7, #12]
 8005252:	460b      	mov	r3, r1
 8005254:	00db      	lsls	r3, r3, #3
 8005256:	440b      	add	r3, r1
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	4403      	add	r3, r0
 800525c:	331c      	adds	r3, #28
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	fbb2 f1f3 	udiv	r1, r2, r3
 8005264:	fb01 f303 	mul.w	r3, r1, r3
 8005268:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800526a:	2b00      	cmp	r3, #0
 800526c:	d112      	bne.n	8005294 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800526e:	78fb      	ldrb	r3, [r7, #3]
 8005270:	f003 020f 	and.w	r2, r3, #15
 8005274:	6879      	ldr	r1, [r7, #4]
 8005276:	4613      	mov	r3, r2
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	4413      	add	r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	440b      	add	r3, r1
 8005280:	3318      	adds	r3, #24
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005286:	78f9      	ldrb	r1, [r7, #3]
 8005288:	2300      	movs	r3, #0
 800528a:	2200      	movs	r2, #0
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f002 fae9 	bl	8007864 <USBD_LL_Transmit>
 8005292:	e01f      	b.n	80052d4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	2200      	movs	r2, #0
 8005298:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	33b0      	adds	r3, #176	@ 0xb0
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d010      	beq.n	80052d4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	33b0      	adds	r3, #176	@ 0xb0
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	4413      	add	r3, r2
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80052ca:	68ba      	ldr	r2, [r7, #8]
 80052cc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80052d0:	78fa      	ldrb	r2, [r7, #3]
 80052d2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3710      	adds	r7, #16
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80052de:	b580      	push	{r7, lr}
 80052e0:	b084      	sub	sp, #16
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	460b      	mov	r3, r1
 80052e8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	32b0      	adds	r2, #176	@ 0xb0
 80052f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052f8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	32b0      	adds	r2, #176	@ 0xb0
 8005304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d101      	bne.n	8005310 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800530c:	2303      	movs	r3, #3
 800530e:	e01a      	b.n	8005346 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005310:	78fb      	ldrb	r3, [r7, #3]
 8005312:	4619      	mov	r1, r3
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f002 fb15 	bl	8007944 <USBD_LL_GetRxDataSize>
 800531a:	4602      	mov	r2, r0
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	33b0      	adds	r3, #176	@ 0xb0
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	4413      	add	r3, r2
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005340:	4611      	mov	r1, r2
 8005342:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3710      	adds	r7, #16
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}

0800534e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800534e:	b580      	push	{r7, lr}
 8005350:	b084      	sub	sp, #16
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	32b0      	adds	r2, #176	@ 0xb0
 8005360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005364:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d101      	bne.n	8005370 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800536c:	2303      	movs	r3, #3
 800536e:	e024      	b.n	80053ba <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	33b0      	adds	r3, #176	@ 0xb0
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d019      	beq.n	80053b8 <USBD_CDC_EP0_RxReady+0x6a>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800538a:	2bff      	cmp	r3, #255	@ 0xff
 800538c:	d014      	beq.n	80053b8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	33b0      	adds	r3, #176	@ 0xb0
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	4413      	add	r3, r2
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80053a6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80053ae:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	22ff      	movs	r2, #255	@ 0xff
 80053b4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3710      	adds	r7, #16
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
	...

080053c4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b086      	sub	sp, #24
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80053cc:	2182      	movs	r1, #130	@ 0x82
 80053ce:	4818      	ldr	r0, [pc, #96]	@ (8005430 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80053d0:	f000 fd4f 	bl	8005e72 <USBD_GetEpDesc>
 80053d4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80053d6:	2101      	movs	r1, #1
 80053d8:	4815      	ldr	r0, [pc, #84]	@ (8005430 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80053da:	f000 fd4a 	bl	8005e72 <USBD_GetEpDesc>
 80053de:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80053e0:	2181      	movs	r1, #129	@ 0x81
 80053e2:	4813      	ldr	r0, [pc, #76]	@ (8005430 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80053e4:	f000 fd45 	bl	8005e72 <USBD_GetEpDesc>
 80053e8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	2210      	movs	r2, #16
 80053f4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d006      	beq.n	800540a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	2200      	movs	r2, #0
 8005400:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005404:	711a      	strb	r2, [r3, #4]
 8005406:	2200      	movs	r2, #0
 8005408:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d006      	beq.n	800541e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2200      	movs	r2, #0
 8005414:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005418:	711a      	strb	r2, [r3, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2243      	movs	r2, #67	@ 0x43
 8005422:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005424:	4b02      	ldr	r3, [pc, #8]	@ (8005430 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005426:	4618      	mov	r0, r3
 8005428:	3718      	adds	r7, #24
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	20000240 	.word	0x20000240

08005434 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800543c:	2182      	movs	r1, #130	@ 0x82
 800543e:	4818      	ldr	r0, [pc, #96]	@ (80054a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005440:	f000 fd17 	bl	8005e72 <USBD_GetEpDesc>
 8005444:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005446:	2101      	movs	r1, #1
 8005448:	4815      	ldr	r0, [pc, #84]	@ (80054a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800544a:	f000 fd12 	bl	8005e72 <USBD_GetEpDesc>
 800544e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005450:	2181      	movs	r1, #129	@ 0x81
 8005452:	4813      	ldr	r0, [pc, #76]	@ (80054a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005454:	f000 fd0d 	bl	8005e72 <USBD_GetEpDesc>
 8005458:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d002      	beq.n	8005466 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	2210      	movs	r2, #16
 8005464:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d006      	beq.n	800547a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	2200      	movs	r2, #0
 8005470:	711a      	strb	r2, [r3, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	f042 0202 	orr.w	r2, r2, #2
 8005478:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d006      	beq.n	800548e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	711a      	strb	r2, [r3, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f042 0202 	orr.w	r2, r2, #2
 800548c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2243      	movs	r2, #67	@ 0x43
 8005492:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005494:	4b02      	ldr	r3, [pc, #8]	@ (80054a0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005496:	4618      	mov	r0, r3
 8005498:	3718      	adds	r7, #24
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	20000240 	.word	0x20000240

080054a4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b086      	sub	sp, #24
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80054ac:	2182      	movs	r1, #130	@ 0x82
 80054ae:	4818      	ldr	r0, [pc, #96]	@ (8005510 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80054b0:	f000 fcdf 	bl	8005e72 <USBD_GetEpDesc>
 80054b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80054b6:	2101      	movs	r1, #1
 80054b8:	4815      	ldr	r0, [pc, #84]	@ (8005510 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80054ba:	f000 fcda 	bl	8005e72 <USBD_GetEpDesc>
 80054be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80054c0:	2181      	movs	r1, #129	@ 0x81
 80054c2:	4813      	ldr	r0, [pc, #76]	@ (8005510 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80054c4:	f000 fcd5 	bl	8005e72 <USBD_GetEpDesc>
 80054c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d002      	beq.n	80054d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	2210      	movs	r2, #16
 80054d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d006      	beq.n	80054ea <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	2200      	movs	r2, #0
 80054e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054e4:	711a      	strb	r2, [r3, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d006      	beq.n	80054fe <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054f8:	711a      	strb	r2, [r3, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2243      	movs	r2, #67	@ 0x43
 8005502:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005504:	4b02      	ldr	r3, [pc, #8]	@ (8005510 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005506:	4618      	mov	r0, r3
 8005508:	3718      	adds	r7, #24
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	20000240 	.word	0x20000240

08005514 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005514:	b480      	push	{r7}
 8005516:	b083      	sub	sp, #12
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	220a      	movs	r2, #10
 8005520:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005522:	4b03      	ldr	r3, [pc, #12]	@ (8005530 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005524:	4618      	mov	r0, r3
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr
 8005530:	200001fc 	.word	0x200001fc

08005534 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005544:	2303      	movs	r3, #3
 8005546:	e009      	b.n	800555c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	33b0      	adds	r3, #176	@ 0xb0
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	4413      	add	r3, r2
 8005556:	683a      	ldr	r2, [r7, #0]
 8005558:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005568:	b480      	push	{r7}
 800556a:	b087      	sub	sp, #28
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	32b0      	adds	r2, #176	@ 0xb0
 800557e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005582:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800558a:	2303      	movs	r3, #3
 800558c:	e008      	b.n	80055a0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	68ba      	ldr	r2, [r7, #8]
 8005592:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	371c      	adds	r7, #28
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	32b0      	adds	r2, #176	@ 0xb0
 80055c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055c4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e004      	b.n	80055da <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3714      	adds	r7, #20
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
	...

080055e8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	32b0      	adds	r2, #176	@ 0xb0
 80055fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055fe:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8005600:	2301      	movs	r3, #1
 8005602:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800560a:	2303      	movs	r3, #3
 800560c:	e025      	b.n	800565a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005614:	2b00      	cmp	r3, #0
 8005616:	d11f      	bne.n	8005658 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	2201      	movs	r2, #1
 800561c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8005620:	4b10      	ldr	r3, [pc, #64]	@ (8005664 <USBD_CDC_TransmitPacket+0x7c>)
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	f003 020f 	and.w	r2, r3, #15
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	4613      	mov	r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4413      	add	r3, r2
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	4403      	add	r3, r0
 800563a:	3318      	adds	r3, #24
 800563c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800563e:	4b09      	ldr	r3, [pc, #36]	@ (8005664 <USBD_CDC_TransmitPacket+0x7c>)
 8005640:	7819      	ldrb	r1, [r3, #0]
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f002 f908 	bl	8007864 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005654:	2300      	movs	r3, #0
 8005656:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005658:	7bfb      	ldrb	r3, [r7, #15]
}
 800565a:	4618      	mov	r0, r3
 800565c:	3710      	adds	r7, #16
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	20000283 	.word	0x20000283

08005668 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b084      	sub	sp, #16
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	32b0      	adds	r2, #176	@ 0xb0
 800567a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800567e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	32b0      	adds	r2, #176	@ 0xb0
 800568a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8005692:	2303      	movs	r3, #3
 8005694:	e018      	b.n	80056c8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	7c1b      	ldrb	r3, [r3, #16]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d10a      	bne.n	80056b4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800569e:	4b0c      	ldr	r3, [pc, #48]	@ (80056d0 <USBD_CDC_ReceivePacket+0x68>)
 80056a0:	7819      	ldrb	r1, [r3, #0]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80056a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f002 f911 	bl	80078d4 <USBD_LL_PrepareReceive>
 80056b2:	e008      	b.n	80056c6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80056b4:	4b06      	ldr	r3, [pc, #24]	@ (80056d0 <USBD_CDC_ReceivePacket+0x68>)
 80056b6:	7819      	ldrb	r1, [r3, #0]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80056be:	2340      	movs	r3, #64	@ 0x40
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f002 f907 	bl	80078d4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	20000284 	.word	0x20000284

080056d4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b086      	sub	sp, #24
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	4613      	mov	r3, r2
 80056e0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d101      	bne.n	80056ec <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80056e8:	2303      	movs	r3, #3
 80056ea:	e01f      	b.n	800572c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	79fa      	ldrb	r2, [r7, #7]
 800571e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f001 fedf 	bl	80074e4 <USBD_LL_Init>
 8005726:	4603      	mov	r3, r0
 8005728:	75fb      	strb	r3, [r7, #23]

  return ret;
 800572a:	7dfb      	ldrb	r3, [r7, #23]
}
 800572c:	4618      	mov	r0, r3
 800572e:	3718      	adds	r7, #24
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800573e:	2300      	movs	r3, #0
 8005740:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005748:	2303      	movs	r3, #3
 800574a:	e025      	b.n	8005798 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	683a      	ldr	r2, [r7, #0]
 8005750:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	32ae      	adds	r2, #174	@ 0xae
 800575e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00f      	beq.n	8005788 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	32ae      	adds	r2, #174	@ 0xae
 8005772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005778:	f107 020e 	add.w	r2, r7, #14
 800577c:	4610      	mov	r0, r2
 800577e:	4798      	blx	r3
 8005780:	4602      	mov	r2, r0
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800578e:	1c5a      	adds	r2, r3, #1
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3710      	adds	r7, #16
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f001 fee7 	bl	800757c <USBD_LL_Start>
 80057ae:	4603      	mov	r3, r0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3708      	adds	r7, #8
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80057c0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	370c      	adds	r7, #12
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr

080057ce <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b084      	sub	sp, #16
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
 80057d6:	460b      	mov	r3, r1
 80057d8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80057da:	2300      	movs	r3, #0
 80057dc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d009      	beq.n	80057fc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	78fa      	ldrb	r2, [r7, #3]
 80057f2:	4611      	mov	r1, r2
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	4798      	blx	r3
 80057f8:	4603      	mov	r3, r0
 80057fa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80057fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3710      	adds	r7, #16
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}

08005806 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005806:	b580      	push	{r7, lr}
 8005808:	b084      	sub	sp, #16
 800580a:	af00      	add	r7, sp, #0
 800580c:	6078      	str	r0, [r7, #4]
 800580e:	460b      	mov	r3, r1
 8005810:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005812:	2300      	movs	r3, #0
 8005814:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	78fa      	ldrb	r2, [r7, #3]
 8005820:	4611      	mov	r1, r2
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	4798      	blx	r3
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d001      	beq.n	8005830 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800582c:	2303      	movs	r3, #3
 800582e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005830:	7bfb      	ldrb	r3, [r7, #15]
}
 8005832:	4618      	mov	r0, r3
 8005834:	3710      	adds	r7, #16
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}

0800583a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800583a:	b580      	push	{r7, lr}
 800583c:	b084      	sub	sp, #16
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
 8005842:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800584a:	6839      	ldr	r1, [r7, #0]
 800584c:	4618      	mov	r0, r3
 800584e:	f001 f936 	bl	8006abe <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8005860:	461a      	mov	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800586e:	f003 031f 	and.w	r3, r3, #31
 8005872:	2b02      	cmp	r3, #2
 8005874:	d01a      	beq.n	80058ac <USBD_LL_SetupStage+0x72>
 8005876:	2b02      	cmp	r3, #2
 8005878:	d822      	bhi.n	80058c0 <USBD_LL_SetupStage+0x86>
 800587a:	2b00      	cmp	r3, #0
 800587c:	d002      	beq.n	8005884 <USBD_LL_SetupStage+0x4a>
 800587e:	2b01      	cmp	r3, #1
 8005880:	d00a      	beq.n	8005898 <USBD_LL_SetupStage+0x5e>
 8005882:	e01d      	b.n	80058c0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800588a:	4619      	mov	r1, r3
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 fb63 	bl	8005f58 <USBD_StdDevReq>
 8005892:	4603      	mov	r3, r0
 8005894:	73fb      	strb	r3, [r7, #15]
      break;
 8005896:	e020      	b.n	80058da <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800589e:	4619      	mov	r1, r3
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 fbcb 	bl	800603c <USBD_StdItfReq>
 80058a6:	4603      	mov	r3, r0
 80058a8:	73fb      	strb	r3, [r7, #15]
      break;
 80058aa:	e016      	b.n	80058da <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80058b2:	4619      	mov	r1, r3
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f000 fc2d 	bl	8006114 <USBD_StdEPReq>
 80058ba:	4603      	mov	r3, r0
 80058bc:	73fb      	strb	r3, [r7, #15]
      break;
 80058be:	e00c      	b.n	80058da <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80058c6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	4619      	mov	r1, r3
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f001 fefa 	bl	80076c8 <USBD_LL_StallEP>
 80058d4:	4603      	mov	r3, r0
 80058d6:	73fb      	strb	r3, [r7, #15]
      break;
 80058d8:	bf00      	nop
  }

  return ret;
 80058da:	7bfb      	ldrb	r3, [r7, #15]
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3710      	adds	r7, #16
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b086      	sub	sp, #24
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	460b      	mov	r3, r1
 80058ee:	607a      	str	r2, [r7, #4]
 80058f0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80058f2:	2300      	movs	r3, #0
 80058f4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80058f6:	7afb      	ldrb	r3, [r7, #11]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d16e      	bne.n	80059da <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8005902:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800590a:	2b03      	cmp	r3, #3
 800590c:	f040 8098 	bne.w	8005a40 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	689a      	ldr	r2, [r3, #8]
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	429a      	cmp	r2, r3
 800591a:	d913      	bls.n	8005944 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	689a      	ldr	r2, [r3, #8]
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	1ad2      	subs	r2, r2, r3
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	68da      	ldr	r2, [r3, #12]
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	4293      	cmp	r3, r2
 8005934:	bf28      	it	cs
 8005936:	4613      	movcs	r3, r2
 8005938:	461a      	mov	r2, r3
 800593a:	6879      	ldr	r1, [r7, #4]
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f001 f9be 	bl	8006cbe <USBD_CtlContinueRx>
 8005942:	e07d      	b.n	8005a40 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800594a:	f003 031f 	and.w	r3, r3, #31
 800594e:	2b02      	cmp	r3, #2
 8005950:	d014      	beq.n	800597c <USBD_LL_DataOutStage+0x98>
 8005952:	2b02      	cmp	r3, #2
 8005954:	d81d      	bhi.n	8005992 <USBD_LL_DataOutStage+0xae>
 8005956:	2b00      	cmp	r3, #0
 8005958:	d002      	beq.n	8005960 <USBD_LL_DataOutStage+0x7c>
 800595a:	2b01      	cmp	r3, #1
 800595c:	d003      	beq.n	8005966 <USBD_LL_DataOutStage+0x82>
 800595e:	e018      	b.n	8005992 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8005960:	2300      	movs	r3, #0
 8005962:	75bb      	strb	r3, [r7, #22]
            break;
 8005964:	e018      	b.n	8005998 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800596c:	b2db      	uxtb	r3, r3
 800596e:	4619      	mov	r1, r3
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	f000 fa64 	bl	8005e3e <USBD_CoreFindIF>
 8005976:	4603      	mov	r3, r0
 8005978:	75bb      	strb	r3, [r7, #22]
            break;
 800597a:	e00d      	b.n	8005998 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8005982:	b2db      	uxtb	r3, r3
 8005984:	4619      	mov	r1, r3
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	f000 fa66 	bl	8005e58 <USBD_CoreFindEP>
 800598c:	4603      	mov	r3, r0
 800598e:	75bb      	strb	r3, [r7, #22]
            break;
 8005990:	e002      	b.n	8005998 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8005992:	2300      	movs	r3, #0
 8005994:	75bb      	strb	r3, [r7, #22]
            break;
 8005996:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005998:	7dbb      	ldrb	r3, [r7, #22]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d119      	bne.n	80059d2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b03      	cmp	r3, #3
 80059a8:	d113      	bne.n	80059d2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80059aa:	7dba      	ldrb	r2, [r7, #22]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	32ae      	adds	r2, #174	@ 0xae
 80059b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00b      	beq.n	80059d2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80059ba:	7dba      	ldrb	r2, [r7, #22]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80059c2:	7dba      	ldrb	r2, [r7, #22]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	32ae      	adds	r2, #174	@ 0xae
 80059c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80059d2:	68f8      	ldr	r0, [r7, #12]
 80059d4:	f001 f984 	bl	8006ce0 <USBD_CtlSendStatus>
 80059d8:	e032      	b.n	8005a40 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80059da:	7afb      	ldrb	r3, [r7, #11]
 80059dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	4619      	mov	r1, r3
 80059e4:	68f8      	ldr	r0, [r7, #12]
 80059e6:	f000 fa37 	bl	8005e58 <USBD_CoreFindEP>
 80059ea:	4603      	mov	r3, r0
 80059ec:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80059ee:	7dbb      	ldrb	r3, [r7, #22]
 80059f0:	2bff      	cmp	r3, #255	@ 0xff
 80059f2:	d025      	beq.n	8005a40 <USBD_LL_DataOutStage+0x15c>
 80059f4:	7dbb      	ldrb	r3, [r7, #22]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d122      	bne.n	8005a40 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b03      	cmp	r3, #3
 8005a04:	d117      	bne.n	8005a36 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8005a06:	7dba      	ldrb	r2, [r7, #22]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	32ae      	adds	r2, #174	@ 0xae
 8005a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a10:	699b      	ldr	r3, [r3, #24]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00f      	beq.n	8005a36 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8005a16:	7dba      	ldrb	r2, [r7, #22]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8005a1e:	7dba      	ldrb	r2, [r7, #22]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	32ae      	adds	r2, #174	@ 0xae
 8005a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	7afa      	ldrb	r2, [r7, #11]
 8005a2c:	4611      	mov	r1, r2
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	4798      	blx	r3
 8005a32:	4603      	mov	r3, r0
 8005a34:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8005a36:	7dfb      	ldrb	r3, [r7, #23]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d001      	beq.n	8005a40 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8005a3c:	7dfb      	ldrb	r3, [r7, #23]
 8005a3e:	e000      	b.n	8005a42 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8005a40:	2300      	movs	r3, #0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3718      	adds	r7, #24
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005a4a:	b580      	push	{r7, lr}
 8005a4c:	b086      	sub	sp, #24
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	60f8      	str	r0, [r7, #12]
 8005a52:	460b      	mov	r3, r1
 8005a54:	607a      	str	r2, [r7, #4]
 8005a56:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8005a58:	7afb      	ldrb	r3, [r7, #11]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d16f      	bne.n	8005b3e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	3314      	adds	r3, #20
 8005a62:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d15a      	bne.n	8005b24 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	689a      	ldr	r2, [r3, #8]
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d914      	bls.n	8005aa4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	689a      	ldr	r2, [r3, #8]
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	1ad2      	subs	r2, r2, r3
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	6879      	ldr	r1, [r7, #4]
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f001 f8e6 	bl	8006c62 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005a96:	2300      	movs	r3, #0
 8005a98:	2200      	movs	r2, #0
 8005a9a:	2100      	movs	r1, #0
 8005a9c:	68f8      	ldr	r0, [r7, #12]
 8005a9e:	f001 ff19 	bl	80078d4 <USBD_LL_PrepareReceive>
 8005aa2:	e03f      	b.n	8005b24 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	68da      	ldr	r2, [r3, #12]
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d11c      	bne.n	8005aea <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	685a      	ldr	r2, [r3, #4]
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d316      	bcc.n	8005aea <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	685a      	ldr	r2, [r3, #4]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d20f      	bcs.n	8005aea <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005aca:	2200      	movs	r2, #0
 8005acc:	2100      	movs	r1, #0
 8005ace:	68f8      	ldr	r0, [r7, #12]
 8005ad0:	f001 f8c7 	bl	8006c62 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005adc:	2300      	movs	r3, #0
 8005ade:	2200      	movs	r2, #0
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f001 fef6 	bl	80078d4 <USBD_LL_PrepareReceive>
 8005ae8:	e01c      	b.n	8005b24 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b03      	cmp	r3, #3
 8005af4:	d10f      	bne.n	8005b16 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d009      	beq.n	8005b16 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005b16:	2180      	movs	r1, #128	@ 0x80
 8005b18:	68f8      	ldr	r0, [r7, #12]
 8005b1a:	f001 fdd5 	bl	80076c8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f001 f8f1 	bl	8006d06 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d03a      	beq.n	8005ba4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f7ff fe42 	bl	80057b8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8005b3c:	e032      	b.n	8005ba4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8005b3e:	7afb      	ldrb	r3, [r7, #11]
 8005b40:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	4619      	mov	r1, r3
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f000 f985 	bl	8005e58 <USBD_CoreFindEP>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005b52:	7dfb      	ldrb	r3, [r7, #23]
 8005b54:	2bff      	cmp	r3, #255	@ 0xff
 8005b56:	d025      	beq.n	8005ba4 <USBD_LL_DataInStage+0x15a>
 8005b58:	7dfb      	ldrb	r3, [r7, #23]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d122      	bne.n	8005ba4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b03      	cmp	r3, #3
 8005b68:	d11c      	bne.n	8005ba4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8005b6a:	7dfa      	ldrb	r2, [r7, #23]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	32ae      	adds	r2, #174	@ 0xae
 8005b70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b74:	695b      	ldr	r3, [r3, #20]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d014      	beq.n	8005ba4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8005b7a:	7dfa      	ldrb	r2, [r7, #23]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8005b82:	7dfa      	ldrb	r2, [r7, #23]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	32ae      	adds	r2, #174	@ 0xae
 8005b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	7afa      	ldrb	r2, [r7, #11]
 8005b90:	4611      	mov	r1, r2
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	4798      	blx	r3
 8005b96:	4603      	mov	r3, r0
 8005b98:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8005b9a:	7dbb      	ldrb	r3, [r7, #22]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d001      	beq.n	8005ba4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8005ba0:	7dbb      	ldrb	r3, [r7, #22]
 8005ba2:	e000      	b.n	8005ba6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3718      	adds	r7, #24
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b084      	sub	sp, #16
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d014      	beq.n	8005c14 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00e      	beq.n	8005c14 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	6852      	ldr	r2, [r2, #4]
 8005c02:	b2d2      	uxtb	r2, r2
 8005c04:	4611      	mov	r1, r2
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	4798      	blx	r3
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8005c10:	2303      	movs	r3, #3
 8005c12:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005c14:	2340      	movs	r3, #64	@ 0x40
 8005c16:	2200      	movs	r2, #0
 8005c18:	2100      	movs	r1, #0
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f001 fce0 	bl	80075e0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2240      	movs	r2, #64	@ 0x40
 8005c2c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005c30:	2340      	movs	r3, #64	@ 0x40
 8005c32:	2200      	movs	r2, #0
 8005c34:	2180      	movs	r1, #128	@ 0x80
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f001 fcd2 	bl	80075e0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2240      	movs	r2, #64	@ 0x40
 8005c46:	621a      	str	r2, [r3, #32]

  return ret;
 8005c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3710      	adds	r7, #16
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b083      	sub	sp, #12
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	78fa      	ldrb	r2, [r7, #3]
 8005c62:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	370c      	adds	r7, #12
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005c72:	b480      	push	{r7}
 8005c74:	b083      	sub	sp, #12
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	2b04      	cmp	r3, #4
 8005c84:	d006      	beq.n	8005c94 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c8c:	b2da      	uxtb	r2, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2204      	movs	r2, #4
 8005c98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	370c      	adds	r7, #12
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr

08005caa <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b083      	sub	sp, #12
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	2b04      	cmp	r3, #4
 8005cbc:	d106      	bne.n	8005ccc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8005ccc:	2300      	movs	r3, #0
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005cda:	b580      	push	{r7, lr}
 8005cdc:	b082      	sub	sp, #8
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b03      	cmp	r3, #3
 8005cec:	d110      	bne.n	8005d10 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00b      	beq.n	8005d10 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cfe:	69db      	ldr	r3, [r3, #28]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d005      	beq.n	8005d10 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005d0a:	69db      	ldr	r3, [r3, #28]
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8005d10:	2300      	movs	r3, #0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3708      	adds	r7, #8
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}

08005d1a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005d1a:	b580      	push	{r7, lr}
 8005d1c:	b082      	sub	sp, #8
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
 8005d22:	460b      	mov	r3, r1
 8005d24:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	32ae      	adds	r2, #174	@ 0xae
 8005d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e01c      	b.n	8005d76 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2b03      	cmp	r3, #3
 8005d46:	d115      	bne.n	8005d74 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	32ae      	adds	r2, #174	@ 0xae
 8005d52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d56:	6a1b      	ldr	r3, [r3, #32]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d00b      	beq.n	8005d74 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	32ae      	adds	r2, #174	@ 0xae
 8005d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d6a:	6a1b      	ldr	r3, [r3, #32]
 8005d6c:	78fa      	ldrb	r2, [r7, #3]
 8005d6e:	4611      	mov	r1, r2
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3708      	adds	r7, #8
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b082      	sub	sp, #8
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
 8005d86:	460b      	mov	r3, r1
 8005d88:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	32ae      	adds	r2, #174	@ 0xae
 8005d94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d101      	bne.n	8005da0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e01c      	b.n	8005dda <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	2b03      	cmp	r3, #3
 8005daa:	d115      	bne.n	8005dd8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	32ae      	adds	r2, #174	@ 0xae
 8005db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d00b      	beq.n	8005dd8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	32ae      	adds	r2, #174	@ 0xae
 8005dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd0:	78fa      	ldrb	r2, [r7, #3]
 8005dd2:	4611      	mov	r1, r2
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3708      	adds	r7, #8
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8005de2:	b480      	push	{r7}
 8005de4:	b083      	sub	sp, #12
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	370c      	adds	r7, #12
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8005e00:	2300      	movs	r3, #0
 8005e02:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2201      	movs	r2, #1
 8005e08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d00e      	beq.n	8005e34 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	687a      	ldr	r2, [r7, #4]
 8005e20:	6852      	ldr	r2, [r2, #4]
 8005e22:	b2d2      	uxtb	r2, r2
 8005e24:	4611      	mov	r1, r2
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	4798      	blx	r3
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d001      	beq.n	8005e34 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8005e30:	2303      	movs	r3, #3
 8005e32:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005e3e:	b480      	push	{r7}
 8005e40:	b083      	sub	sp, #12
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
 8005e46:	460b      	mov	r3, r1
 8005e48:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005e4a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	460b      	mov	r3, r1
 8005e62:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005e64:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	370c      	adds	r7, #12
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr

08005e72 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b086      	sub	sp, #24
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8005e86:	2300      	movs	r3, #0
 8005e88:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	885b      	ldrh	r3, [r3, #2]
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	68fa      	ldr	r2, [r7, #12]
 8005e92:	7812      	ldrb	r2, [r2, #0]
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d91f      	bls.n	8005ed8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	781b      	ldrb	r3, [r3, #0]
 8005e9c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8005e9e:	e013      	b.n	8005ec8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8005ea0:	f107 030a 	add.w	r3, r7, #10
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	6978      	ldr	r0, [r7, #20]
 8005ea8:	f000 f81b 	bl	8005ee2 <USBD_GetNextDesc>
 8005eac:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	785b      	ldrb	r3, [r3, #1]
 8005eb2:	2b05      	cmp	r3, #5
 8005eb4:	d108      	bne.n	8005ec8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	789b      	ldrb	r3, [r3, #2]
 8005ebe:	78fa      	ldrb	r2, [r7, #3]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d008      	beq.n	8005ed6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	885b      	ldrh	r3, [r3, #2]
 8005ecc:	b29a      	uxth	r2, r3
 8005ece:	897b      	ldrh	r3, [r7, #10]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d8e5      	bhi.n	8005ea0 <USBD_GetEpDesc+0x2e>
 8005ed4:	e000      	b.n	8005ed8 <USBD_GetEpDesc+0x66>
          break;
 8005ed6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8005ed8:	693b      	ldr	r3, [r7, #16]
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3718      	adds	r7, #24
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8005ee2:	b480      	push	{r7}
 8005ee4:	b085      	sub	sp, #20
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	6078      	str	r0, [r7, #4]
 8005eea:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	881b      	ldrh	r3, [r3, #0]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	7812      	ldrb	r2, [r2, #0]
 8005ef8:	4413      	add	r3, r2
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	461a      	mov	r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4413      	add	r3, r2
 8005f0a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3714      	adds	r7, #20
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr

08005f1a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8005f1a:	b480      	push	{r7}
 8005f1c:	b087      	sub	sp, #28
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005f38:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005f3c:	021b      	lsls	r3, r3, #8
 8005f3e:	b21a      	sxth	r2, r3
 8005f40:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	b21b      	sxth	r3, r3
 8005f48:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8005f4a:	89fb      	ldrh	r3, [r7, #14]
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	371c      	adds	r7, #28
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005f62:	2300      	movs	r3, #0
 8005f64:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005f6e:	2b40      	cmp	r3, #64	@ 0x40
 8005f70:	d005      	beq.n	8005f7e <USBD_StdDevReq+0x26>
 8005f72:	2b40      	cmp	r3, #64	@ 0x40
 8005f74:	d857      	bhi.n	8006026 <USBD_StdDevReq+0xce>
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00f      	beq.n	8005f9a <USBD_StdDevReq+0x42>
 8005f7a:	2b20      	cmp	r3, #32
 8005f7c:	d153      	bne.n	8006026 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	32ae      	adds	r2, #174	@ 0xae
 8005f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	6839      	ldr	r1, [r7, #0]
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	4798      	blx	r3
 8005f94:	4603      	mov	r3, r0
 8005f96:	73fb      	strb	r3, [r7, #15]
      break;
 8005f98:	e04a      	b.n	8006030 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	785b      	ldrb	r3, [r3, #1]
 8005f9e:	2b09      	cmp	r3, #9
 8005fa0:	d83b      	bhi.n	800601a <USBD_StdDevReq+0xc2>
 8005fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa8 <USBD_StdDevReq+0x50>)
 8005fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa8:	08005ffd 	.word	0x08005ffd
 8005fac:	08006011 	.word	0x08006011
 8005fb0:	0800601b 	.word	0x0800601b
 8005fb4:	08006007 	.word	0x08006007
 8005fb8:	0800601b 	.word	0x0800601b
 8005fbc:	08005fdb 	.word	0x08005fdb
 8005fc0:	08005fd1 	.word	0x08005fd1
 8005fc4:	0800601b 	.word	0x0800601b
 8005fc8:	08005ff3 	.word	0x08005ff3
 8005fcc:	08005fe5 	.word	0x08005fe5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005fd0:	6839      	ldr	r1, [r7, #0]
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fa3c 	bl	8006450 <USBD_GetDescriptor>
          break;
 8005fd8:	e024      	b.n	8006024 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005fda:	6839      	ldr	r1, [r7, #0]
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 fbcb 	bl	8006778 <USBD_SetAddress>
          break;
 8005fe2:	e01f      	b.n	8006024 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8005fe4:	6839      	ldr	r1, [r7, #0]
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 fc0a 	bl	8006800 <USBD_SetConfig>
 8005fec:	4603      	mov	r3, r0
 8005fee:	73fb      	strb	r3, [r7, #15]
          break;
 8005ff0:	e018      	b.n	8006024 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005ff2:	6839      	ldr	r1, [r7, #0]
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f000 fcad 	bl	8006954 <USBD_GetConfig>
          break;
 8005ffa:	e013      	b.n	8006024 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005ffc:	6839      	ldr	r1, [r7, #0]
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 fcde 	bl	80069c0 <USBD_GetStatus>
          break;
 8006004:	e00e      	b.n	8006024 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006006:	6839      	ldr	r1, [r7, #0]
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 fd0d 	bl	8006a28 <USBD_SetFeature>
          break;
 800600e:	e009      	b.n	8006024 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006010:	6839      	ldr	r1, [r7, #0]
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fd31 	bl	8006a7a <USBD_ClrFeature>
          break;
 8006018:	e004      	b.n	8006024 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800601a:	6839      	ldr	r1, [r7, #0]
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 fd88 	bl	8006b32 <USBD_CtlError>
          break;
 8006022:	bf00      	nop
      }
      break;
 8006024:	e004      	b.n	8006030 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006026:	6839      	ldr	r1, [r7, #0]
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 fd82 	bl	8006b32 <USBD_CtlError>
      break;
 800602e:	bf00      	nop
  }

  return ret;
 8006030:	7bfb      	ldrb	r3, [r7, #15]
}
 8006032:	4618      	mov	r0, r3
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop

0800603c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006046:	2300      	movs	r3, #0
 8006048:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006052:	2b40      	cmp	r3, #64	@ 0x40
 8006054:	d005      	beq.n	8006062 <USBD_StdItfReq+0x26>
 8006056:	2b40      	cmp	r3, #64	@ 0x40
 8006058:	d852      	bhi.n	8006100 <USBD_StdItfReq+0xc4>
 800605a:	2b00      	cmp	r3, #0
 800605c:	d001      	beq.n	8006062 <USBD_StdItfReq+0x26>
 800605e:	2b20      	cmp	r3, #32
 8006060:	d14e      	bne.n	8006100 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006068:	b2db      	uxtb	r3, r3
 800606a:	3b01      	subs	r3, #1
 800606c:	2b02      	cmp	r3, #2
 800606e:	d840      	bhi.n	80060f2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	889b      	ldrh	r3, [r3, #4]
 8006074:	b2db      	uxtb	r3, r3
 8006076:	2b01      	cmp	r3, #1
 8006078:	d836      	bhi.n	80060e8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	889b      	ldrh	r3, [r3, #4]
 800607e:	b2db      	uxtb	r3, r3
 8006080:	4619      	mov	r1, r3
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f7ff fedb 	bl	8005e3e <USBD_CoreFindIF>
 8006088:	4603      	mov	r3, r0
 800608a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800608c:	7bbb      	ldrb	r3, [r7, #14]
 800608e:	2bff      	cmp	r3, #255	@ 0xff
 8006090:	d01d      	beq.n	80060ce <USBD_StdItfReq+0x92>
 8006092:	7bbb      	ldrb	r3, [r7, #14]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d11a      	bne.n	80060ce <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006098:	7bba      	ldrb	r2, [r7, #14]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	32ae      	adds	r2, #174	@ 0xae
 800609e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00f      	beq.n	80060c8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80060a8:	7bba      	ldrb	r2, [r7, #14]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80060b0:	7bba      	ldrb	r2, [r7, #14]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	32ae      	adds	r2, #174	@ 0xae
 80060b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	6839      	ldr	r1, [r7, #0]
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	4798      	blx	r3
 80060c2:	4603      	mov	r3, r0
 80060c4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80060c6:	e004      	b.n	80060d2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80060c8:	2303      	movs	r3, #3
 80060ca:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80060cc:	e001      	b.n	80060d2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80060ce:	2303      	movs	r3, #3
 80060d0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	88db      	ldrh	r3, [r3, #6]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d110      	bne.n	80060fc <USBD_StdItfReq+0xc0>
 80060da:	7bfb      	ldrb	r3, [r7, #15]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d10d      	bne.n	80060fc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 fdfd 	bl	8006ce0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80060e6:	e009      	b.n	80060fc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80060e8:	6839      	ldr	r1, [r7, #0]
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 fd21 	bl	8006b32 <USBD_CtlError>
          break;
 80060f0:	e004      	b.n	80060fc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80060f2:	6839      	ldr	r1, [r7, #0]
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 fd1c 	bl	8006b32 <USBD_CtlError>
          break;
 80060fa:	e000      	b.n	80060fe <USBD_StdItfReq+0xc2>
          break;
 80060fc:	bf00      	nop
      }
      break;
 80060fe:	e004      	b.n	800610a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006100:	6839      	ldr	r1, [r7, #0]
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 fd15 	bl	8006b32 <USBD_CtlError>
      break;
 8006108:	bf00      	nop
  }

  return ret;
 800610a:	7bfb      	ldrb	r3, [r7, #15]
}
 800610c:	4618      	mov	r0, r3
 800610e:	3710      	adds	r7, #16
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}

08006114 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800611e:	2300      	movs	r3, #0
 8006120:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	889b      	ldrh	r3, [r3, #4]
 8006126:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006130:	2b40      	cmp	r3, #64	@ 0x40
 8006132:	d007      	beq.n	8006144 <USBD_StdEPReq+0x30>
 8006134:	2b40      	cmp	r3, #64	@ 0x40
 8006136:	f200 817f 	bhi.w	8006438 <USBD_StdEPReq+0x324>
 800613a:	2b00      	cmp	r3, #0
 800613c:	d02a      	beq.n	8006194 <USBD_StdEPReq+0x80>
 800613e:	2b20      	cmp	r3, #32
 8006140:	f040 817a 	bne.w	8006438 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006144:	7bbb      	ldrb	r3, [r7, #14]
 8006146:	4619      	mov	r1, r3
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f7ff fe85 	bl	8005e58 <USBD_CoreFindEP>
 800614e:	4603      	mov	r3, r0
 8006150:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006152:	7b7b      	ldrb	r3, [r7, #13]
 8006154:	2bff      	cmp	r3, #255	@ 0xff
 8006156:	f000 8174 	beq.w	8006442 <USBD_StdEPReq+0x32e>
 800615a:	7b7b      	ldrb	r3, [r7, #13]
 800615c:	2b00      	cmp	r3, #0
 800615e:	f040 8170 	bne.w	8006442 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006162:	7b7a      	ldrb	r2, [r7, #13]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800616a:	7b7a      	ldrb	r2, [r7, #13]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	32ae      	adds	r2, #174	@ 0xae
 8006170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	2b00      	cmp	r3, #0
 8006178:	f000 8163 	beq.w	8006442 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800617c:	7b7a      	ldrb	r2, [r7, #13]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	32ae      	adds	r2, #174	@ 0xae
 8006182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	6839      	ldr	r1, [r7, #0]
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	4798      	blx	r3
 800618e:	4603      	mov	r3, r0
 8006190:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006192:	e156      	b.n	8006442 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	785b      	ldrb	r3, [r3, #1]
 8006198:	2b03      	cmp	r3, #3
 800619a:	d008      	beq.n	80061ae <USBD_StdEPReq+0x9a>
 800619c:	2b03      	cmp	r3, #3
 800619e:	f300 8145 	bgt.w	800642c <USBD_StdEPReq+0x318>
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	f000 809b 	beq.w	80062de <USBD_StdEPReq+0x1ca>
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d03c      	beq.n	8006226 <USBD_StdEPReq+0x112>
 80061ac:	e13e      	b.n	800642c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d002      	beq.n	80061c0 <USBD_StdEPReq+0xac>
 80061ba:	2b03      	cmp	r3, #3
 80061bc:	d016      	beq.n	80061ec <USBD_StdEPReq+0xd8>
 80061be:	e02c      	b.n	800621a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80061c0:	7bbb      	ldrb	r3, [r7, #14]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00d      	beq.n	80061e2 <USBD_StdEPReq+0xce>
 80061c6:	7bbb      	ldrb	r3, [r7, #14]
 80061c8:	2b80      	cmp	r3, #128	@ 0x80
 80061ca:	d00a      	beq.n	80061e2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80061cc:	7bbb      	ldrb	r3, [r7, #14]
 80061ce:	4619      	mov	r1, r3
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f001 fa79 	bl	80076c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80061d6:	2180      	movs	r1, #128	@ 0x80
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f001 fa75 	bl	80076c8 <USBD_LL_StallEP>
 80061de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80061e0:	e020      	b.n	8006224 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80061e2:	6839      	ldr	r1, [r7, #0]
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 fca4 	bl	8006b32 <USBD_CtlError>
              break;
 80061ea:	e01b      	b.n	8006224 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	885b      	ldrh	r3, [r3, #2]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d10e      	bne.n	8006212 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80061f4:	7bbb      	ldrb	r3, [r7, #14]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00b      	beq.n	8006212 <USBD_StdEPReq+0xfe>
 80061fa:	7bbb      	ldrb	r3, [r7, #14]
 80061fc:	2b80      	cmp	r3, #128	@ 0x80
 80061fe:	d008      	beq.n	8006212 <USBD_StdEPReq+0xfe>
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	88db      	ldrh	r3, [r3, #6]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d104      	bne.n	8006212 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006208:	7bbb      	ldrb	r3, [r7, #14]
 800620a:	4619      	mov	r1, r3
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f001 fa5b 	bl	80076c8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f000 fd64 	bl	8006ce0 <USBD_CtlSendStatus>

              break;
 8006218:	e004      	b.n	8006224 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800621a:	6839      	ldr	r1, [r7, #0]
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 fc88 	bl	8006b32 <USBD_CtlError>
              break;
 8006222:	bf00      	nop
          }
          break;
 8006224:	e107      	b.n	8006436 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800622c:	b2db      	uxtb	r3, r3
 800622e:	2b02      	cmp	r3, #2
 8006230:	d002      	beq.n	8006238 <USBD_StdEPReq+0x124>
 8006232:	2b03      	cmp	r3, #3
 8006234:	d016      	beq.n	8006264 <USBD_StdEPReq+0x150>
 8006236:	e04b      	b.n	80062d0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006238:	7bbb      	ldrb	r3, [r7, #14]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d00d      	beq.n	800625a <USBD_StdEPReq+0x146>
 800623e:	7bbb      	ldrb	r3, [r7, #14]
 8006240:	2b80      	cmp	r3, #128	@ 0x80
 8006242:	d00a      	beq.n	800625a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006244:	7bbb      	ldrb	r3, [r7, #14]
 8006246:	4619      	mov	r1, r3
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f001 fa3d 	bl	80076c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800624e:	2180      	movs	r1, #128	@ 0x80
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f001 fa39 	bl	80076c8 <USBD_LL_StallEP>
 8006256:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006258:	e040      	b.n	80062dc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800625a:	6839      	ldr	r1, [r7, #0]
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f000 fc68 	bl	8006b32 <USBD_CtlError>
              break;
 8006262:	e03b      	b.n	80062dc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	885b      	ldrh	r3, [r3, #2]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d136      	bne.n	80062da <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800626c:	7bbb      	ldrb	r3, [r7, #14]
 800626e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006272:	2b00      	cmp	r3, #0
 8006274:	d004      	beq.n	8006280 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006276:	7bbb      	ldrb	r3, [r7, #14]
 8006278:	4619      	mov	r1, r3
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f001 fa5a 	bl	8007734 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 fd2d 	bl	8006ce0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006286:	7bbb      	ldrb	r3, [r7, #14]
 8006288:	4619      	mov	r1, r3
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f7ff fde4 	bl	8005e58 <USBD_CoreFindEP>
 8006290:	4603      	mov	r3, r0
 8006292:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006294:	7b7b      	ldrb	r3, [r7, #13]
 8006296:	2bff      	cmp	r3, #255	@ 0xff
 8006298:	d01f      	beq.n	80062da <USBD_StdEPReq+0x1c6>
 800629a:	7b7b      	ldrb	r3, [r7, #13]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d11c      	bne.n	80062da <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80062a0:	7b7a      	ldrb	r2, [r7, #13]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80062a8:	7b7a      	ldrb	r2, [r7, #13]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	32ae      	adds	r2, #174	@ 0xae
 80062ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d010      	beq.n	80062da <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80062b8:	7b7a      	ldrb	r2, [r7, #13]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	32ae      	adds	r2, #174	@ 0xae
 80062be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	6839      	ldr	r1, [r7, #0]
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	4798      	blx	r3
 80062ca:	4603      	mov	r3, r0
 80062cc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80062ce:	e004      	b.n	80062da <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80062d0:	6839      	ldr	r1, [r7, #0]
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 fc2d 	bl	8006b32 <USBD_CtlError>
              break;
 80062d8:	e000      	b.n	80062dc <USBD_StdEPReq+0x1c8>
              break;
 80062da:	bf00      	nop
          }
          break;
 80062dc:	e0ab      	b.n	8006436 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d002      	beq.n	80062f0 <USBD_StdEPReq+0x1dc>
 80062ea:	2b03      	cmp	r3, #3
 80062ec:	d032      	beq.n	8006354 <USBD_StdEPReq+0x240>
 80062ee:	e097      	b.n	8006420 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80062f0:	7bbb      	ldrb	r3, [r7, #14]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d007      	beq.n	8006306 <USBD_StdEPReq+0x1f2>
 80062f6:	7bbb      	ldrb	r3, [r7, #14]
 80062f8:	2b80      	cmp	r3, #128	@ 0x80
 80062fa:	d004      	beq.n	8006306 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80062fc:	6839      	ldr	r1, [r7, #0]
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 fc17 	bl	8006b32 <USBD_CtlError>
                break;
 8006304:	e091      	b.n	800642a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006306:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800630a:	2b00      	cmp	r3, #0
 800630c:	da0b      	bge.n	8006326 <USBD_StdEPReq+0x212>
 800630e:	7bbb      	ldrb	r3, [r7, #14]
 8006310:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006314:	4613      	mov	r3, r2
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	4413      	add	r3, r2
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	3310      	adds	r3, #16
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	4413      	add	r3, r2
 8006322:	3304      	adds	r3, #4
 8006324:	e00b      	b.n	800633e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006326:	7bbb      	ldrb	r3, [r7, #14]
 8006328:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800632c:	4613      	mov	r3, r2
 800632e:	009b      	lsls	r3, r3, #2
 8006330:	4413      	add	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	4413      	add	r3, r2
 800633c:	3304      	adds	r3, #4
 800633e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	2200      	movs	r2, #0
 8006344:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	2202      	movs	r2, #2
 800634a:	4619      	mov	r1, r3
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f000 fc6d 	bl	8006c2c <USBD_CtlSendData>
              break;
 8006352:	e06a      	b.n	800642a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006354:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006358:	2b00      	cmp	r3, #0
 800635a:	da11      	bge.n	8006380 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800635c:	7bbb      	ldrb	r3, [r7, #14]
 800635e:	f003 020f 	and.w	r2, r3, #15
 8006362:	6879      	ldr	r1, [r7, #4]
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	440b      	add	r3, r1
 800636e:	3324      	adds	r3, #36	@ 0x24
 8006370:	881b      	ldrh	r3, [r3, #0]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d117      	bne.n	80063a6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006376:	6839      	ldr	r1, [r7, #0]
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 fbda 	bl	8006b32 <USBD_CtlError>
                  break;
 800637e:	e054      	b.n	800642a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006380:	7bbb      	ldrb	r3, [r7, #14]
 8006382:	f003 020f 	and.w	r2, r3, #15
 8006386:	6879      	ldr	r1, [r7, #4]
 8006388:	4613      	mov	r3, r2
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	4413      	add	r3, r2
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	440b      	add	r3, r1
 8006392:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006396:	881b      	ldrh	r3, [r3, #0]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d104      	bne.n	80063a6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800639c:	6839      	ldr	r1, [r7, #0]
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f000 fbc7 	bl	8006b32 <USBD_CtlError>
                  break;
 80063a4:	e041      	b.n	800642a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80063a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	da0b      	bge.n	80063c6 <USBD_StdEPReq+0x2b2>
 80063ae:	7bbb      	ldrb	r3, [r7, #14]
 80063b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80063b4:	4613      	mov	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	3310      	adds	r3, #16
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	4413      	add	r3, r2
 80063c2:	3304      	adds	r3, #4
 80063c4:	e00b      	b.n	80063de <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80063c6:	7bbb      	ldrb	r3, [r7, #14]
 80063c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80063cc:	4613      	mov	r3, r2
 80063ce:	009b      	lsls	r3, r3, #2
 80063d0:	4413      	add	r3, r2
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	4413      	add	r3, r2
 80063dc:	3304      	adds	r3, #4
 80063de:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80063e0:	7bbb      	ldrb	r3, [r7, #14]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d002      	beq.n	80063ec <USBD_StdEPReq+0x2d8>
 80063e6:	7bbb      	ldrb	r3, [r7, #14]
 80063e8:	2b80      	cmp	r3, #128	@ 0x80
 80063ea:	d103      	bne.n	80063f4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	2200      	movs	r2, #0
 80063f0:	601a      	str	r2, [r3, #0]
 80063f2:	e00e      	b.n	8006412 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80063f4:	7bbb      	ldrb	r3, [r7, #14]
 80063f6:	4619      	mov	r1, r3
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f001 f9d1 	bl	80077a0 <USBD_LL_IsStallEP>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d003      	beq.n	800640c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	2201      	movs	r2, #1
 8006408:	601a      	str	r2, [r3, #0]
 800640a:	e002      	b.n	8006412 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	2200      	movs	r2, #0
 8006410:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	2202      	movs	r2, #2
 8006416:	4619      	mov	r1, r3
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 fc07 	bl	8006c2c <USBD_CtlSendData>
              break;
 800641e:	e004      	b.n	800642a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006420:	6839      	ldr	r1, [r7, #0]
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 fb85 	bl	8006b32 <USBD_CtlError>
              break;
 8006428:	bf00      	nop
          }
          break;
 800642a:	e004      	b.n	8006436 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800642c:	6839      	ldr	r1, [r7, #0]
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 fb7f 	bl	8006b32 <USBD_CtlError>
          break;
 8006434:	bf00      	nop
      }
      break;
 8006436:	e005      	b.n	8006444 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006438:	6839      	ldr	r1, [r7, #0]
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 fb79 	bl	8006b32 <USBD_CtlError>
      break;
 8006440:	e000      	b.n	8006444 <USBD_StdEPReq+0x330>
      break;
 8006442:	bf00      	nop
  }

  return ret;
 8006444:	7bfb      	ldrb	r3, [r7, #15]
}
 8006446:	4618      	mov	r0, r3
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
	...

08006450 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800645a:	2300      	movs	r3, #0
 800645c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800645e:	2300      	movs	r3, #0
 8006460:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006462:	2300      	movs	r3, #0
 8006464:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	885b      	ldrh	r3, [r3, #2]
 800646a:	0a1b      	lsrs	r3, r3, #8
 800646c:	b29b      	uxth	r3, r3
 800646e:	3b01      	subs	r3, #1
 8006470:	2b0e      	cmp	r3, #14
 8006472:	f200 8152 	bhi.w	800671a <USBD_GetDescriptor+0x2ca>
 8006476:	a201      	add	r2, pc, #4	@ (adr r2, 800647c <USBD_GetDescriptor+0x2c>)
 8006478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800647c:	080064ed 	.word	0x080064ed
 8006480:	08006505 	.word	0x08006505
 8006484:	08006545 	.word	0x08006545
 8006488:	0800671b 	.word	0x0800671b
 800648c:	0800671b 	.word	0x0800671b
 8006490:	080066bb 	.word	0x080066bb
 8006494:	080066e7 	.word	0x080066e7
 8006498:	0800671b 	.word	0x0800671b
 800649c:	0800671b 	.word	0x0800671b
 80064a0:	0800671b 	.word	0x0800671b
 80064a4:	0800671b 	.word	0x0800671b
 80064a8:	0800671b 	.word	0x0800671b
 80064ac:	0800671b 	.word	0x0800671b
 80064b0:	0800671b 	.word	0x0800671b
 80064b4:	080064b9 	.word	0x080064b9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80064be:	69db      	ldr	r3, [r3, #28]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00b      	beq.n	80064dc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80064ca:	69db      	ldr	r3, [r3, #28]
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	7c12      	ldrb	r2, [r2, #16]
 80064d0:	f107 0108 	add.w	r1, r7, #8
 80064d4:	4610      	mov	r0, r2
 80064d6:	4798      	blx	r3
 80064d8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80064da:	e126      	b.n	800672a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80064dc:	6839      	ldr	r1, [r7, #0]
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 fb27 	bl	8006b32 <USBD_CtlError>
        err++;
 80064e4:	7afb      	ldrb	r3, [r7, #11]
 80064e6:	3301      	adds	r3, #1
 80064e8:	72fb      	strb	r3, [r7, #11]
      break;
 80064ea:	e11e      	b.n	800672a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	687a      	ldr	r2, [r7, #4]
 80064f6:	7c12      	ldrb	r2, [r2, #16]
 80064f8:	f107 0108 	add.w	r1, r7, #8
 80064fc:	4610      	mov	r0, r2
 80064fe:	4798      	blx	r3
 8006500:	60f8      	str	r0, [r7, #12]
      break;
 8006502:	e112      	b.n	800672a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	7c1b      	ldrb	r3, [r3, #16]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10d      	bne.n	8006528 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006514:	f107 0208 	add.w	r2, r7, #8
 8006518:	4610      	mov	r0, r2
 800651a:	4798      	blx	r3
 800651c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	3301      	adds	r3, #1
 8006522:	2202      	movs	r2, #2
 8006524:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006526:	e100      	b.n	800672a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800652e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006530:	f107 0208 	add.w	r2, r7, #8
 8006534:	4610      	mov	r0, r2
 8006536:	4798      	blx	r3
 8006538:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	3301      	adds	r3, #1
 800653e:	2202      	movs	r2, #2
 8006540:	701a      	strb	r2, [r3, #0]
      break;
 8006542:	e0f2      	b.n	800672a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	885b      	ldrh	r3, [r3, #2]
 8006548:	b2db      	uxtb	r3, r3
 800654a:	2b05      	cmp	r3, #5
 800654c:	f200 80ac 	bhi.w	80066a8 <USBD_GetDescriptor+0x258>
 8006550:	a201      	add	r2, pc, #4	@ (adr r2, 8006558 <USBD_GetDescriptor+0x108>)
 8006552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006556:	bf00      	nop
 8006558:	08006571 	.word	0x08006571
 800655c:	080065a5 	.word	0x080065a5
 8006560:	080065d9 	.word	0x080065d9
 8006564:	0800660d 	.word	0x0800660d
 8006568:	08006641 	.word	0x08006641
 800656c:	08006675 	.word	0x08006675
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00b      	beq.n	8006594 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	7c12      	ldrb	r2, [r2, #16]
 8006588:	f107 0108 	add.w	r1, r7, #8
 800658c:	4610      	mov	r0, r2
 800658e:	4798      	blx	r3
 8006590:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006592:	e091      	b.n	80066b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006594:	6839      	ldr	r1, [r7, #0]
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 facb 	bl	8006b32 <USBD_CtlError>
            err++;
 800659c:	7afb      	ldrb	r3, [r7, #11]
 800659e:	3301      	adds	r3, #1
 80065a0:	72fb      	strb	r3, [r7, #11]
          break;
 80065a2:	e089      	b.n	80066b8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00b      	beq.n	80065c8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	7c12      	ldrb	r2, [r2, #16]
 80065bc:	f107 0108 	add.w	r1, r7, #8
 80065c0:	4610      	mov	r0, r2
 80065c2:	4798      	blx	r3
 80065c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065c6:	e077      	b.n	80066b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 fab1 	bl	8006b32 <USBD_CtlError>
            err++;
 80065d0:	7afb      	ldrb	r3, [r7, #11]
 80065d2:	3301      	adds	r3, #1
 80065d4:	72fb      	strb	r3, [r7, #11]
          break;
 80065d6:	e06f      	b.n	80066b8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d00b      	beq.n	80065fc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065ea:	68db      	ldr	r3, [r3, #12]
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	7c12      	ldrb	r2, [r2, #16]
 80065f0:	f107 0108 	add.w	r1, r7, #8
 80065f4:	4610      	mov	r0, r2
 80065f6:	4798      	blx	r3
 80065f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065fa:	e05d      	b.n	80066b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80065fc:	6839      	ldr	r1, [r7, #0]
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 fa97 	bl	8006b32 <USBD_CtlError>
            err++;
 8006604:	7afb      	ldrb	r3, [r7, #11]
 8006606:	3301      	adds	r3, #1
 8006608:	72fb      	strb	r3, [r7, #11]
          break;
 800660a:	e055      	b.n	80066b8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d00b      	beq.n	8006630 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800661e:	691b      	ldr	r3, [r3, #16]
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	7c12      	ldrb	r2, [r2, #16]
 8006624:	f107 0108 	add.w	r1, r7, #8
 8006628:	4610      	mov	r0, r2
 800662a:	4798      	blx	r3
 800662c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800662e:	e043      	b.n	80066b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006630:	6839      	ldr	r1, [r7, #0]
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 fa7d 	bl	8006b32 <USBD_CtlError>
            err++;
 8006638:	7afb      	ldrb	r3, [r7, #11]
 800663a:	3301      	adds	r3, #1
 800663c:	72fb      	strb	r3, [r7, #11]
          break;
 800663e:	e03b      	b.n	80066b8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006646:	695b      	ldr	r3, [r3, #20]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00b      	beq.n	8006664 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006652:	695b      	ldr	r3, [r3, #20]
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	7c12      	ldrb	r2, [r2, #16]
 8006658:	f107 0108 	add.w	r1, r7, #8
 800665c:	4610      	mov	r0, r2
 800665e:	4798      	blx	r3
 8006660:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006662:	e029      	b.n	80066b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006664:	6839      	ldr	r1, [r7, #0]
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 fa63 	bl	8006b32 <USBD_CtlError>
            err++;
 800666c:	7afb      	ldrb	r3, [r7, #11]
 800666e:	3301      	adds	r3, #1
 8006670:	72fb      	strb	r3, [r7, #11]
          break;
 8006672:	e021      	b.n	80066b8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d00b      	beq.n	8006698 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006686:	699b      	ldr	r3, [r3, #24]
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	7c12      	ldrb	r2, [r2, #16]
 800668c:	f107 0108 	add.w	r1, r7, #8
 8006690:	4610      	mov	r0, r2
 8006692:	4798      	blx	r3
 8006694:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006696:	e00f      	b.n	80066b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006698:	6839      	ldr	r1, [r7, #0]
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 fa49 	bl	8006b32 <USBD_CtlError>
            err++;
 80066a0:	7afb      	ldrb	r3, [r7, #11]
 80066a2:	3301      	adds	r3, #1
 80066a4:	72fb      	strb	r3, [r7, #11]
          break;
 80066a6:	e007      	b.n	80066b8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80066a8:	6839      	ldr	r1, [r7, #0]
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 fa41 	bl	8006b32 <USBD_CtlError>
          err++;
 80066b0:	7afb      	ldrb	r3, [r7, #11]
 80066b2:	3301      	adds	r3, #1
 80066b4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80066b6:	bf00      	nop
      }
      break;
 80066b8:	e037      	b.n	800672a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	7c1b      	ldrb	r3, [r3, #16]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d109      	bne.n	80066d6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066ca:	f107 0208 	add.w	r2, r7, #8
 80066ce:	4610      	mov	r0, r2
 80066d0:	4798      	blx	r3
 80066d2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80066d4:	e029      	b.n	800672a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80066d6:	6839      	ldr	r1, [r7, #0]
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f000 fa2a 	bl	8006b32 <USBD_CtlError>
        err++;
 80066de:	7afb      	ldrb	r3, [r7, #11]
 80066e0:	3301      	adds	r3, #1
 80066e2:	72fb      	strb	r3, [r7, #11]
      break;
 80066e4:	e021      	b.n	800672a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	7c1b      	ldrb	r3, [r3, #16]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10d      	bne.n	800670a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066f6:	f107 0208 	add.w	r2, r7, #8
 80066fa:	4610      	mov	r0, r2
 80066fc:	4798      	blx	r3
 80066fe:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	3301      	adds	r3, #1
 8006704:	2207      	movs	r2, #7
 8006706:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006708:	e00f      	b.n	800672a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800670a:	6839      	ldr	r1, [r7, #0]
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 fa10 	bl	8006b32 <USBD_CtlError>
        err++;
 8006712:	7afb      	ldrb	r3, [r7, #11]
 8006714:	3301      	adds	r3, #1
 8006716:	72fb      	strb	r3, [r7, #11]
      break;
 8006718:	e007      	b.n	800672a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800671a:	6839      	ldr	r1, [r7, #0]
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f000 fa08 	bl	8006b32 <USBD_CtlError>
      err++;
 8006722:	7afb      	ldrb	r3, [r7, #11]
 8006724:	3301      	adds	r3, #1
 8006726:	72fb      	strb	r3, [r7, #11]
      break;
 8006728:	bf00      	nop
  }

  if (err != 0U)
 800672a:	7afb      	ldrb	r3, [r7, #11]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d11e      	bne.n	800676e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	88db      	ldrh	r3, [r3, #6]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d016      	beq.n	8006766 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006738:	893b      	ldrh	r3, [r7, #8]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00e      	beq.n	800675c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	88da      	ldrh	r2, [r3, #6]
 8006742:	893b      	ldrh	r3, [r7, #8]
 8006744:	4293      	cmp	r3, r2
 8006746:	bf28      	it	cs
 8006748:	4613      	movcs	r3, r2
 800674a:	b29b      	uxth	r3, r3
 800674c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800674e:	893b      	ldrh	r3, [r7, #8]
 8006750:	461a      	mov	r2, r3
 8006752:	68f9      	ldr	r1, [r7, #12]
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f000 fa69 	bl	8006c2c <USBD_CtlSendData>
 800675a:	e009      	b.n	8006770 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800675c:	6839      	ldr	r1, [r7, #0]
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 f9e7 	bl	8006b32 <USBD_CtlError>
 8006764:	e004      	b.n	8006770 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f000 faba 	bl	8006ce0 <USBD_CtlSendStatus>
 800676c:	e000      	b.n	8006770 <USBD_GetDescriptor+0x320>
    return;
 800676e:	bf00      	nop
  }
}
 8006770:	3710      	adds	r7, #16
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop

08006778 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	889b      	ldrh	r3, [r3, #4]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d131      	bne.n	80067ee <USBD_SetAddress+0x76>
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	88db      	ldrh	r3, [r3, #6]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d12d      	bne.n	80067ee <USBD_SetAddress+0x76>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	885b      	ldrh	r3, [r3, #2]
 8006796:	2b7f      	cmp	r3, #127	@ 0x7f
 8006798:	d829      	bhi.n	80067ee <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	885b      	ldrh	r3, [r3, #2]
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067a4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	2b03      	cmp	r3, #3
 80067b0:	d104      	bne.n	80067bc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80067b2:	6839      	ldr	r1, [r7, #0]
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f000 f9bc 	bl	8006b32 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067ba:	e01d      	b.n	80067f8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	7bfa      	ldrb	r2, [r7, #15]
 80067c0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80067c4:	7bfb      	ldrb	r3, [r7, #15]
 80067c6:	4619      	mov	r1, r3
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f001 f815 	bl	80077f8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 fa86 	bl	8006ce0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80067d4:	7bfb      	ldrb	r3, [r7, #15]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d004      	beq.n	80067e4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2202      	movs	r2, #2
 80067de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067e2:	e009      	b.n	80067f8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067ec:	e004      	b.n	80067f8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80067ee:	6839      	ldr	r1, [r7, #0]
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f000 f99e 	bl	8006b32 <USBD_CtlError>
  }
}
 80067f6:	bf00      	nop
 80067f8:	bf00      	nop
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800680a:	2300      	movs	r3, #0
 800680c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	885b      	ldrh	r3, [r3, #2]
 8006812:	b2da      	uxtb	r2, r3
 8006814:	4b4e      	ldr	r3, [pc, #312]	@ (8006950 <USBD_SetConfig+0x150>)
 8006816:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006818:	4b4d      	ldr	r3, [pc, #308]	@ (8006950 <USBD_SetConfig+0x150>)
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	2b01      	cmp	r3, #1
 800681e:	d905      	bls.n	800682c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006820:	6839      	ldr	r1, [r7, #0]
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f985 	bl	8006b32 <USBD_CtlError>
    return USBD_FAIL;
 8006828:	2303      	movs	r3, #3
 800682a:	e08c      	b.n	8006946 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006832:	b2db      	uxtb	r3, r3
 8006834:	2b02      	cmp	r3, #2
 8006836:	d002      	beq.n	800683e <USBD_SetConfig+0x3e>
 8006838:	2b03      	cmp	r3, #3
 800683a:	d029      	beq.n	8006890 <USBD_SetConfig+0x90>
 800683c:	e075      	b.n	800692a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800683e:	4b44      	ldr	r3, [pc, #272]	@ (8006950 <USBD_SetConfig+0x150>)
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d020      	beq.n	8006888 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006846:	4b42      	ldr	r3, [pc, #264]	@ (8006950 <USBD_SetConfig+0x150>)
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	461a      	mov	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006850:	4b3f      	ldr	r3, [pc, #252]	@ (8006950 <USBD_SetConfig+0x150>)
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	4619      	mov	r1, r3
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f7fe ffb9 	bl	80057ce <USBD_SetClassConfig>
 800685c:	4603      	mov	r3, r0
 800685e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006860:	7bfb      	ldrb	r3, [r7, #15]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d008      	beq.n	8006878 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8006866:	6839      	ldr	r1, [r7, #0]
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 f962 	bl	8006b32 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2202      	movs	r2, #2
 8006872:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006876:	e065      	b.n	8006944 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f000 fa31 	bl	8006ce0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2203      	movs	r2, #3
 8006882:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006886:	e05d      	b.n	8006944 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f000 fa29 	bl	8006ce0 <USBD_CtlSendStatus>
      break;
 800688e:	e059      	b.n	8006944 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006890:	4b2f      	ldr	r3, [pc, #188]	@ (8006950 <USBD_SetConfig+0x150>)
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d112      	bne.n	80068be <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2202      	movs	r2, #2
 800689c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80068a0:	4b2b      	ldr	r3, [pc, #172]	@ (8006950 <USBD_SetConfig+0x150>)
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	461a      	mov	r2, r3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80068aa:	4b29      	ldr	r3, [pc, #164]	@ (8006950 <USBD_SetConfig+0x150>)
 80068ac:	781b      	ldrb	r3, [r3, #0]
 80068ae:	4619      	mov	r1, r3
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f7fe ffa8 	bl	8005806 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 fa12 	bl	8006ce0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80068bc:	e042      	b.n	8006944 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80068be:	4b24      	ldr	r3, [pc, #144]	@ (8006950 <USBD_SetConfig+0x150>)
 80068c0:	781b      	ldrb	r3, [r3, #0]
 80068c2:	461a      	mov	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d02a      	beq.n	8006922 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	4619      	mov	r1, r3
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f7fe ff96 	bl	8005806 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80068da:	4b1d      	ldr	r3, [pc, #116]	@ (8006950 <USBD_SetConfig+0x150>)
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	461a      	mov	r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80068e4:	4b1a      	ldr	r3, [pc, #104]	@ (8006950 <USBD_SetConfig+0x150>)
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	4619      	mov	r1, r3
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7fe ff6f 	bl	80057ce <USBD_SetClassConfig>
 80068f0:	4603      	mov	r3, r0
 80068f2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80068f4:	7bfb      	ldrb	r3, [r7, #15]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00f      	beq.n	800691a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80068fa:	6839      	ldr	r1, [r7, #0]
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 f918 	bl	8006b32 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	b2db      	uxtb	r3, r3
 8006908:	4619      	mov	r1, r3
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f7fe ff7b 	bl	8005806 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2202      	movs	r2, #2
 8006914:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006918:	e014      	b.n	8006944 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 f9e0 	bl	8006ce0 <USBD_CtlSendStatus>
      break;
 8006920:	e010      	b.n	8006944 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 f9dc 	bl	8006ce0 <USBD_CtlSendStatus>
      break;
 8006928:	e00c      	b.n	8006944 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800692a:	6839      	ldr	r1, [r7, #0]
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f900 	bl	8006b32 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006932:	4b07      	ldr	r3, [pc, #28]	@ (8006950 <USBD_SetConfig+0x150>)
 8006934:	781b      	ldrb	r3, [r3, #0]
 8006936:	4619      	mov	r1, r3
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f7fe ff64 	bl	8005806 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800693e:	2303      	movs	r3, #3
 8006940:	73fb      	strb	r3, [r7, #15]
      break;
 8006942:	bf00      	nop
  }

  return ret;
 8006944:	7bfb      	ldrb	r3, [r7, #15]
}
 8006946:	4618      	mov	r0, r3
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop
 8006950:	2000037c 	.word	0x2000037c

08006954 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	88db      	ldrh	r3, [r3, #6]
 8006962:	2b01      	cmp	r3, #1
 8006964:	d004      	beq.n	8006970 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006966:	6839      	ldr	r1, [r7, #0]
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 f8e2 	bl	8006b32 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800696e:	e023      	b.n	80069b8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006976:	b2db      	uxtb	r3, r3
 8006978:	2b02      	cmp	r3, #2
 800697a:	dc02      	bgt.n	8006982 <USBD_GetConfig+0x2e>
 800697c:	2b00      	cmp	r3, #0
 800697e:	dc03      	bgt.n	8006988 <USBD_GetConfig+0x34>
 8006980:	e015      	b.n	80069ae <USBD_GetConfig+0x5a>
 8006982:	2b03      	cmp	r3, #3
 8006984:	d00b      	beq.n	800699e <USBD_GetConfig+0x4a>
 8006986:	e012      	b.n	80069ae <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2200      	movs	r2, #0
 800698c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	3308      	adds	r3, #8
 8006992:	2201      	movs	r2, #1
 8006994:	4619      	mov	r1, r3
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 f948 	bl	8006c2c <USBD_CtlSendData>
        break;
 800699c:	e00c      	b.n	80069b8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	3304      	adds	r3, #4
 80069a2:	2201      	movs	r2, #1
 80069a4:	4619      	mov	r1, r3
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 f940 	bl	8006c2c <USBD_CtlSendData>
        break;
 80069ac:	e004      	b.n	80069b8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80069ae:	6839      	ldr	r1, [r7, #0]
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 f8be 	bl	8006b32 <USBD_CtlError>
        break;
 80069b6:	bf00      	nop
}
 80069b8:	bf00      	nop
 80069ba:	3708      	adds	r7, #8
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b082      	sub	sp, #8
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	3b01      	subs	r3, #1
 80069d4:	2b02      	cmp	r3, #2
 80069d6:	d81e      	bhi.n	8006a16 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	88db      	ldrh	r3, [r3, #6]
 80069dc:	2b02      	cmp	r3, #2
 80069de:	d004      	beq.n	80069ea <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80069e0:	6839      	ldr	r1, [r7, #0]
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 f8a5 	bl	8006b32 <USBD_CtlError>
        break;
 80069e8:	e01a      	b.n	8006a20 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2201      	movs	r2, #1
 80069ee:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d005      	beq.n	8006a06 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	f043 0202 	orr.w	r2, r3, #2
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	330c      	adds	r3, #12
 8006a0a:	2202      	movs	r2, #2
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 f90c 	bl	8006c2c <USBD_CtlSendData>
      break;
 8006a14:	e004      	b.n	8006a20 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006a16:	6839      	ldr	r1, [r7, #0]
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 f88a 	bl	8006b32 <USBD_CtlError>
      break;
 8006a1e:	bf00      	nop
  }
}
 8006a20:	bf00      	nop
 8006a22:	3708      	adds	r7, #8
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	885b      	ldrh	r3, [r3, #2]
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d107      	bne.n	8006a4a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 f94c 	bl	8006ce0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8006a48:	e013      	b.n	8006a72 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	885b      	ldrh	r3, [r3, #2]
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	d10b      	bne.n	8006a6a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	889b      	ldrh	r3, [r3, #4]
 8006a56:	0a1b      	lsrs	r3, r3, #8
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	b2da      	uxtb	r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f93c 	bl	8006ce0 <USBD_CtlSendStatus>
}
 8006a68:	e003      	b.n	8006a72 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8006a6a:	6839      	ldr	r1, [r7, #0]
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 f860 	bl	8006b32 <USBD_CtlError>
}
 8006a72:	bf00      	nop
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a7a:	b580      	push	{r7, lr}
 8006a7c:	b082      	sub	sp, #8
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
 8006a82:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	3b01      	subs	r3, #1
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	d80b      	bhi.n	8006aaa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	885b      	ldrh	r3, [r3, #2]
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d10c      	bne.n	8006ab4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f91c 	bl	8006ce0 <USBD_CtlSendStatus>
      }
      break;
 8006aa8:	e004      	b.n	8006ab4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006aaa:	6839      	ldr	r1, [r7, #0]
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 f840 	bl	8006b32 <USBD_CtlError>
      break;
 8006ab2:	e000      	b.n	8006ab6 <USBD_ClrFeature+0x3c>
      break;
 8006ab4:	bf00      	nop
  }
}
 8006ab6:	bf00      	nop
 8006ab8:	3708      	adds	r7, #8
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}

08006abe <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006abe:	b580      	push	{r7, lr}
 8006ac0:	b084      	sub	sp, #16
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
 8006ac6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	781a      	ldrb	r2, [r3, #0]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	781a      	ldrb	r2, [r3, #0]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006ae8:	68f8      	ldr	r0, [r7, #12]
 8006aea:	f7ff fa16 	bl	8005f1a <SWAPBYTE>
 8006aee:	4603      	mov	r3, r0
 8006af0:	461a      	mov	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	3301      	adds	r3, #1
 8006afa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	3301      	adds	r3, #1
 8006b00:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006b02:	68f8      	ldr	r0, [r7, #12]
 8006b04:	f7ff fa09 	bl	8005f1a <SWAPBYTE>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	3301      	adds	r3, #1
 8006b14:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f7ff f9fc 	bl	8005f1a <SWAPBYTE>
 8006b22:	4603      	mov	r3, r0
 8006b24:	461a      	mov	r2, r3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	80da      	strh	r2, [r3, #6]
}
 8006b2a:	bf00      	nop
 8006b2c:	3710      	adds	r7, #16
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}

08006b32 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b32:	b580      	push	{r7, lr}
 8006b34:	b082      	sub	sp, #8
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
 8006b3a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006b3c:	2180      	movs	r1, #128	@ 0x80
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 fdc2 	bl	80076c8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006b44:	2100      	movs	r1, #0
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 fdbe 	bl	80076c8 <USBD_LL_StallEP>
}
 8006b4c:	bf00      	nop
 8006b4e:	3708      	adds	r7, #8
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bd80      	pop	{r7, pc}

08006b54 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b086      	sub	sp, #24
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006b60:	2300      	movs	r3, #0
 8006b62:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d042      	beq.n	8006bf0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8006b6e:	6938      	ldr	r0, [r7, #16]
 8006b70:	f000 f842 	bl	8006bf8 <USBD_GetLen>
 8006b74:	4603      	mov	r3, r0
 8006b76:	3301      	adds	r3, #1
 8006b78:	005b      	lsls	r3, r3, #1
 8006b7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b7e:	d808      	bhi.n	8006b92 <USBD_GetString+0x3e>
 8006b80:	6938      	ldr	r0, [r7, #16]
 8006b82:	f000 f839 	bl	8006bf8 <USBD_GetLen>
 8006b86:	4603      	mov	r3, r0
 8006b88:	3301      	adds	r3, #1
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	005b      	lsls	r3, r3, #1
 8006b8e:	b29a      	uxth	r2, r3
 8006b90:	e001      	b.n	8006b96 <USBD_GetString+0x42>
 8006b92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006b9a:	7dfb      	ldrb	r3, [r7, #23]
 8006b9c:	68ba      	ldr	r2, [r7, #8]
 8006b9e:	4413      	add	r3, r2
 8006ba0:	687a      	ldr	r2, [r7, #4]
 8006ba2:	7812      	ldrb	r2, [r2, #0]
 8006ba4:	701a      	strb	r2, [r3, #0]
  idx++;
 8006ba6:	7dfb      	ldrb	r3, [r7, #23]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006bac:	7dfb      	ldrb	r3, [r7, #23]
 8006bae:	68ba      	ldr	r2, [r7, #8]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	2203      	movs	r2, #3
 8006bb4:	701a      	strb	r2, [r3, #0]
  idx++;
 8006bb6:	7dfb      	ldrb	r3, [r7, #23]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006bbc:	e013      	b.n	8006be6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8006bbe:	7dfb      	ldrb	r3, [r7, #23]
 8006bc0:	68ba      	ldr	r2, [r7, #8]
 8006bc2:	4413      	add	r3, r2
 8006bc4:	693a      	ldr	r2, [r7, #16]
 8006bc6:	7812      	ldrb	r2, [r2, #0]
 8006bc8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	3301      	adds	r3, #1
 8006bce:	613b      	str	r3, [r7, #16]
    idx++;
 8006bd0:	7dfb      	ldrb	r3, [r7, #23]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006bd6:	7dfb      	ldrb	r3, [r7, #23]
 8006bd8:	68ba      	ldr	r2, [r7, #8]
 8006bda:	4413      	add	r3, r2
 8006bdc:	2200      	movs	r2, #0
 8006bde:	701a      	strb	r2, [r3, #0]
    idx++;
 8006be0:	7dfb      	ldrb	r3, [r7, #23]
 8006be2:	3301      	adds	r3, #1
 8006be4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d1e7      	bne.n	8006bbe <USBD_GetString+0x6a>
 8006bee:	e000      	b.n	8006bf2 <USBD_GetString+0x9e>
    return;
 8006bf0:	bf00      	nop
  }
}
 8006bf2:	3718      	adds	r7, #24
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006c00:	2300      	movs	r3, #0
 8006c02:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006c08:	e005      	b.n	8006c16 <USBD_GetLen+0x1e>
  {
    len++;
 8006c0a:	7bfb      	ldrb	r3, [r7, #15]
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	3301      	adds	r3, #1
 8006c14:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d1f5      	bne.n	8006c0a <USBD_GetLen+0x12>
  }

  return len;
 8006c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3714      	adds	r7, #20
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b084      	sub	sp, #16
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2202      	movs	r2, #2
 8006c3c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	687a      	ldr	r2, [r7, #4]
 8006c44:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	687a      	ldr	r2, [r7, #4]
 8006c4a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	68ba      	ldr	r2, [r7, #8]
 8006c50:	2100      	movs	r1, #0
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f000 fe06 	bl	8007864 <USBD_LL_Transmit>

  return USBD_OK;
 8006c58:	2300      	movs	r3, #0
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3710      	adds	r7, #16
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}

08006c62 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006c62:	b580      	push	{r7, lr}
 8006c64:	b084      	sub	sp, #16
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	60f8      	str	r0, [r7, #12]
 8006c6a:	60b9      	str	r1, [r7, #8]
 8006c6c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	68ba      	ldr	r2, [r7, #8]
 8006c72:	2100      	movs	r1, #0
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f000 fdf5 	bl	8007864 <USBD_LL_Transmit>

  return USBD_OK;
 8006c7a:	2300      	movs	r3, #0
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2203      	movs	r2, #3
 8006c94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	68ba      	ldr	r2, [r7, #8]
 8006cac:	2100      	movs	r1, #0
 8006cae:	68f8      	ldr	r0, [r7, #12]
 8006cb0:	f000 fe10 	bl	80078d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b084      	sub	sp, #16
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	60f8      	str	r0, [r7, #12]
 8006cc6:	60b9      	str	r1, [r7, #8]
 8006cc8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	68ba      	ldr	r2, [r7, #8]
 8006cce:	2100      	movs	r1, #0
 8006cd0:	68f8      	ldr	r0, [r7, #12]
 8006cd2:	f000 fdff 	bl	80078d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006cd6:	2300      	movs	r3, #0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3710      	adds	r7, #16
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b082      	sub	sp, #8
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2204      	movs	r2, #4
 8006cec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	2100      	movs	r1, #0
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 fdb4 	bl	8007864 <USBD_LL_Transmit>

  return USBD_OK;
 8006cfc:	2300      	movs	r3, #0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3708      	adds	r7, #8
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b082      	sub	sp, #8
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2205      	movs	r2, #5
 8006d12:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006d16:	2300      	movs	r3, #0
 8006d18:	2200      	movs	r2, #0
 8006d1a:	2100      	movs	r1, #0
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 fdd9 	bl	80078d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006d22:	2300      	movs	r3, #0
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3708      	adds	r7, #8
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006d30:	2200      	movs	r2, #0
 8006d32:	4912      	ldr	r1, [pc, #72]	@ (8006d7c <MX_USB_DEVICE_Init+0x50>)
 8006d34:	4812      	ldr	r0, [pc, #72]	@ (8006d80 <MX_USB_DEVICE_Init+0x54>)
 8006d36:	f7fe fccd 	bl	80056d4 <USBD_Init>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006d40:	f7f9 fc4e 	bl	80005e0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006d44:	490f      	ldr	r1, [pc, #60]	@ (8006d84 <MX_USB_DEVICE_Init+0x58>)
 8006d46:	480e      	ldr	r0, [pc, #56]	@ (8006d80 <MX_USB_DEVICE_Init+0x54>)
 8006d48:	f7fe fcf4 	bl	8005734 <USBD_RegisterClass>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d001      	beq.n	8006d56 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006d52:	f7f9 fc45 	bl	80005e0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006d56:	490c      	ldr	r1, [pc, #48]	@ (8006d88 <MX_USB_DEVICE_Init+0x5c>)
 8006d58:	4809      	ldr	r0, [pc, #36]	@ (8006d80 <MX_USB_DEVICE_Init+0x54>)
 8006d5a:	f7fe fbeb 	bl	8005534 <USBD_CDC_RegisterInterface>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d001      	beq.n	8006d68 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006d64:	f7f9 fc3c 	bl	80005e0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006d68:	4805      	ldr	r0, [pc, #20]	@ (8006d80 <MX_USB_DEVICE_Init+0x54>)
 8006d6a:	f7fe fd19 	bl	80057a0 <USBD_Start>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d001      	beq.n	8006d78 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006d74:	f7f9 fc34 	bl	80005e0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006d78:	bf00      	nop
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	2000029c 	.word	0x2000029c
 8006d80:	20000380 	.word	0x20000380
 8006d84:	20000208 	.word	0x20000208
 8006d88:	20000288 	.word	0x20000288

08006d8c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006d90:	2200      	movs	r2, #0
 8006d92:	4905      	ldr	r1, [pc, #20]	@ (8006da8 <CDC_Init_FS+0x1c>)
 8006d94:	4805      	ldr	r0, [pc, #20]	@ (8006dac <CDC_Init_FS+0x20>)
 8006d96:	f7fe fbe7 	bl	8005568 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006d9a:	4905      	ldr	r1, [pc, #20]	@ (8006db0 <CDC_Init_FS+0x24>)
 8006d9c:	4803      	ldr	r0, [pc, #12]	@ (8006dac <CDC_Init_FS+0x20>)
 8006d9e:	f7fe fc05 	bl	80055ac <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006da2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	bd80      	pop	{r7, pc}
 8006da8:	200006dc 	.word	0x200006dc
 8006dac:	20000380 	.word	0x20000380
 8006db0:	2000065c 	.word	0x2000065c

08006db4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006db4:	b480      	push	{r7}
 8006db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006db8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	4603      	mov	r3, r0
 8006dcc:	6039      	str	r1, [r7, #0]
 8006dce:	71fb      	strb	r3, [r7, #7]
 8006dd0:	4613      	mov	r3, r2
 8006dd2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006dd4:	79fb      	ldrb	r3, [r7, #7]
 8006dd6:	2b23      	cmp	r3, #35	@ 0x23
 8006dd8:	d84a      	bhi.n	8006e70 <CDC_Control_FS+0xac>
 8006dda:	a201      	add	r2, pc, #4	@ (adr r2, 8006de0 <CDC_Control_FS+0x1c>)
 8006ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de0:	08006e71 	.word	0x08006e71
 8006de4:	08006e71 	.word	0x08006e71
 8006de8:	08006e71 	.word	0x08006e71
 8006dec:	08006e71 	.word	0x08006e71
 8006df0:	08006e71 	.word	0x08006e71
 8006df4:	08006e71 	.word	0x08006e71
 8006df8:	08006e71 	.word	0x08006e71
 8006dfc:	08006e71 	.word	0x08006e71
 8006e00:	08006e71 	.word	0x08006e71
 8006e04:	08006e71 	.word	0x08006e71
 8006e08:	08006e71 	.word	0x08006e71
 8006e0c:	08006e71 	.word	0x08006e71
 8006e10:	08006e71 	.word	0x08006e71
 8006e14:	08006e71 	.word	0x08006e71
 8006e18:	08006e71 	.word	0x08006e71
 8006e1c:	08006e71 	.word	0x08006e71
 8006e20:	08006e71 	.word	0x08006e71
 8006e24:	08006e71 	.word	0x08006e71
 8006e28:	08006e71 	.word	0x08006e71
 8006e2c:	08006e71 	.word	0x08006e71
 8006e30:	08006e71 	.word	0x08006e71
 8006e34:	08006e71 	.word	0x08006e71
 8006e38:	08006e71 	.word	0x08006e71
 8006e3c:	08006e71 	.word	0x08006e71
 8006e40:	08006e71 	.word	0x08006e71
 8006e44:	08006e71 	.word	0x08006e71
 8006e48:	08006e71 	.word	0x08006e71
 8006e4c:	08006e71 	.word	0x08006e71
 8006e50:	08006e71 	.word	0x08006e71
 8006e54:	08006e71 	.word	0x08006e71
 8006e58:	08006e71 	.word	0x08006e71
 8006e5c:	08006e71 	.word	0x08006e71
 8006e60:	08006e71 	.word	0x08006e71
 8006e64:	08006e71 	.word	0x08006e71
 8006e68:	08006e71 	.word	0x08006e71
 8006e6c:	08006e71 	.word	0x08006e71
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006e70:	bf00      	nop
  }

  return (USBD_OK);
 8006e72:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	370c      	adds	r7, #12
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr

08006e80 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006e8a:	6879      	ldr	r1, [r7, #4]
 8006e8c:	481a      	ldr	r0, [pc, #104]	@ (8006ef8 <CDC_Receive_FS+0x78>)
 8006e8e:	f7fe fb8d 	bl	80055ac <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006e92:	4819      	ldr	r0, [pc, #100]	@ (8006ef8 <CDC_Receive_FS+0x78>)
 8006e94:	f7fe fbe8 	bl	8005668 <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	73fb      	strb	r3, [r7, #15]
  free(Buffer);                           //  ()
 8006e9e:	4b17      	ldr	r3, [pc, #92]	@ (8006efc <CDC_Receive_FS+0x7c>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f000 fdd6 	bl	8007a54 <free>
  Buffer = (uint8_t*)malloc(len);         // 
 8006ea8:	7bfb      	ldrb	r3, [r7, #15]
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f000 fdca 	bl	8007a44 <malloc>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	4b11      	ldr	r3, [pc, #68]	@ (8006efc <CDC_Receive_FS+0x7c>)
 8006eb6:	601a      	str	r2, [r3, #0]
  if (Buffer != NULL) {
 8006eb8:	4b10      	ldr	r3, [pc, #64]	@ (8006efc <CDC_Receive_FS+0x7c>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00c      	beq.n	8006eda <CDC_Receive_FS+0x5a>
      memcpy(Buffer, Buf, len);           // copy 
 8006ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8006efc <CDC_Receive_FS+0x7c>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	7bfa      	ldrb	r2, [r7, #15]
 8006ec6:	6879      	ldr	r1, [r7, #4]
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f000 fef1 	bl	8007cb0 <memcpy>
      Buflen = len;
 8006ece:	7bfb      	ldrb	r3, [r7, #15]
 8006ed0:	4a0b      	ldr	r2, [pc, #44]	@ (8006f00 <CDC_Receive_FS+0x80>)
 8006ed2:	6013      	str	r3, [r2, #0]
      Flag = 1;
 8006ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8006f04 <CDC_Receive_FS+0x84>)
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	701a      	strb	r2, [r3, #0]
  }
  memset(Buf, 0, len);                    // clear buffer 
 8006eda:	7bfb      	ldrb	r3, [r7, #15]
 8006edc:	461a      	mov	r2, r3
 8006ede:	2100      	movs	r1, #0
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 fe8f 	bl	8007c04 <memset>
  Flag = 1 ;
 8006ee6:	4b07      	ldr	r3, [pc, #28]	@ (8006f04 <CDC_Receive_FS+0x84>)
 8006ee8:	2201      	movs	r2, #1
 8006eea:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 8006eec:	2300      	movs	r3, #0

  /* USER CODE END 6 */
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3710      	adds	r7, #16
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}
 8006ef6:	bf00      	nop
 8006ef8:	20000380 	.word	0x20000380
 8006efc:	20000368 	.word	0x20000368
 8006f00:	2000036c 	.word	0x2000036c
 8006f04:	20000370 	.word	0x20000370

08006f08 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	460b      	mov	r3, r1
 8006f12:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006f14:	2300      	movs	r3, #0
 8006f16:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006f18:	4b0d      	ldr	r3, [pc, #52]	@ (8006f50 <CDC_Transmit_FS+0x48>)
 8006f1a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006f1e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d001      	beq.n	8006f2e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e00b      	b.n	8006f46 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006f2e:	887b      	ldrh	r3, [r7, #2]
 8006f30:	461a      	mov	r2, r3
 8006f32:	6879      	ldr	r1, [r7, #4]
 8006f34:	4806      	ldr	r0, [pc, #24]	@ (8006f50 <CDC_Transmit_FS+0x48>)
 8006f36:	f7fe fb17 	bl	8005568 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006f3a:	4805      	ldr	r0, [pc, #20]	@ (8006f50 <CDC_Transmit_FS+0x48>)
 8006f3c:	f7fe fb54 	bl	80055e8 <USBD_CDC_TransmitPacket>
 8006f40:	4603      	mov	r3, r0
 8006f42:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8006f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3710      	adds	r7, #16
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop
 8006f50:	20000380 	.word	0x20000380

08006f54 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b087      	sub	sp, #28
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8006f62:	2300      	movs	r3, #0
 8006f64:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8006f66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	371c      	adds	r7, #28
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
	...

08006f78 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b083      	sub	sp, #12
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	4603      	mov	r3, r0
 8006f80:	6039      	str	r1, [r7, #0]
 8006f82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	2212      	movs	r2, #18
 8006f88:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8006f8a:	4b03      	ldr	r3, [pc, #12]	@ (8006f98 <USBD_FS_DeviceDescriptor+0x20>)
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr
 8006f98:	200002bc 	.word	0x200002bc

08006f9c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	6039      	str	r1, [r7, #0]
 8006fa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	2204      	movs	r2, #4
 8006fac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006fae:	4b03      	ldr	r3, [pc, #12]	@ (8006fbc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr
 8006fbc:	200002dc 	.word	0x200002dc

08006fc0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b082      	sub	sp, #8
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	6039      	str	r1, [r7, #0]
 8006fca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006fcc:	79fb      	ldrb	r3, [r7, #7]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d105      	bne.n	8006fde <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006fd2:	683a      	ldr	r2, [r7, #0]
 8006fd4:	4907      	ldr	r1, [pc, #28]	@ (8006ff4 <USBD_FS_ProductStrDescriptor+0x34>)
 8006fd6:	4808      	ldr	r0, [pc, #32]	@ (8006ff8 <USBD_FS_ProductStrDescriptor+0x38>)
 8006fd8:	f7ff fdbc 	bl	8006b54 <USBD_GetString>
 8006fdc:	e004      	b.n	8006fe8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006fde:	683a      	ldr	r2, [r7, #0]
 8006fe0:	4904      	ldr	r1, [pc, #16]	@ (8006ff4 <USBD_FS_ProductStrDescriptor+0x34>)
 8006fe2:	4805      	ldr	r0, [pc, #20]	@ (8006ff8 <USBD_FS_ProductStrDescriptor+0x38>)
 8006fe4:	f7ff fdb6 	bl	8006b54 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006fe8:	4b02      	ldr	r3, [pc, #8]	@ (8006ff4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3708      	adds	r7, #8
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	bf00      	nop
 8006ff4:	2000075c 	.word	0x2000075c
 8006ff8:	080083fc 	.word	0x080083fc

08006ffc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af00      	add	r7, sp, #0
 8007002:	4603      	mov	r3, r0
 8007004:	6039      	str	r1, [r7, #0]
 8007006:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007008:	683a      	ldr	r2, [r7, #0]
 800700a:	4904      	ldr	r1, [pc, #16]	@ (800701c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800700c:	4804      	ldr	r0, [pc, #16]	@ (8007020 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800700e:	f7ff fda1 	bl	8006b54 <USBD_GetString>
  return USBD_StrDesc;
 8007012:	4b02      	ldr	r3, [pc, #8]	@ (800701c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007014:	4618      	mov	r0, r3
 8007016:	3708      	adds	r7, #8
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}
 800701c:	2000075c 	.word	0x2000075c
 8007020:	08008414 	.word	0x08008414

08007024 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
 800702a:	4603      	mov	r3, r0
 800702c:	6039      	str	r1, [r7, #0]
 800702e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	221a      	movs	r2, #26
 8007034:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007036:	f000 f855 	bl	80070e4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800703a:	4b02      	ldr	r3, [pc, #8]	@ (8007044 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800703c:	4618      	mov	r0, r3
 800703e:	3708      	adds	r7, #8
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	200002e0 	.word	0x200002e0

08007048 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
 800704e:	4603      	mov	r3, r0
 8007050:	6039      	str	r1, [r7, #0]
 8007052:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007054:	79fb      	ldrb	r3, [r7, #7]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d105      	bne.n	8007066 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800705a:	683a      	ldr	r2, [r7, #0]
 800705c:	4907      	ldr	r1, [pc, #28]	@ (800707c <USBD_FS_ConfigStrDescriptor+0x34>)
 800705e:	4808      	ldr	r0, [pc, #32]	@ (8007080 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007060:	f7ff fd78 	bl	8006b54 <USBD_GetString>
 8007064:	e004      	b.n	8007070 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007066:	683a      	ldr	r2, [r7, #0]
 8007068:	4904      	ldr	r1, [pc, #16]	@ (800707c <USBD_FS_ConfigStrDescriptor+0x34>)
 800706a:	4805      	ldr	r0, [pc, #20]	@ (8007080 <USBD_FS_ConfigStrDescriptor+0x38>)
 800706c:	f7ff fd72 	bl	8006b54 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007070:	4b02      	ldr	r3, [pc, #8]	@ (800707c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007072:	4618      	mov	r0, r3
 8007074:	3708      	adds	r7, #8
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}
 800707a:	bf00      	nop
 800707c:	2000075c 	.word	0x2000075c
 8007080:	08008428 	.word	0x08008428

08007084 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
 800708a:	4603      	mov	r3, r0
 800708c:	6039      	str	r1, [r7, #0]
 800708e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007090:	79fb      	ldrb	r3, [r7, #7]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d105      	bne.n	80070a2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	4907      	ldr	r1, [pc, #28]	@ (80070b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800709a:	4808      	ldr	r0, [pc, #32]	@ (80070bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800709c:	f7ff fd5a 	bl	8006b54 <USBD_GetString>
 80070a0:	e004      	b.n	80070ac <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	4904      	ldr	r1, [pc, #16]	@ (80070b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80070a6:	4805      	ldr	r0, [pc, #20]	@ (80070bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80070a8:	f7ff fd54 	bl	8006b54 <USBD_GetString>
  }
  return USBD_StrDesc;
 80070ac:	4b02      	ldr	r3, [pc, #8]	@ (80070b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3708      	adds	r7, #8
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	2000075c 	.word	0x2000075c
 80070bc:	08008434 	.word	0x08008434

080070c0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	4603      	mov	r3, r0
 80070c8:	6039      	str	r1, [r7, #0]
 80070ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	220c      	movs	r2, #12
 80070d0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80070d2:	4b03      	ldr	r3, [pc, #12]	@ (80070e0 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	370c      	adds	r7, #12
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr
 80070e0:	200002d0 	.word	0x200002d0

080070e4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80070ea:	4b0f      	ldr	r3, [pc, #60]	@ (8007128 <Get_SerialNum+0x44>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80070f0:	4b0e      	ldr	r3, [pc, #56]	@ (800712c <Get_SerialNum+0x48>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80070f6:	4b0e      	ldr	r3, [pc, #56]	@ (8007130 <Get_SerialNum+0x4c>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80070fc:	68fa      	ldr	r2, [r7, #12]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4413      	add	r3, r2
 8007102:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d009      	beq.n	800711e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800710a:	2208      	movs	r2, #8
 800710c:	4909      	ldr	r1, [pc, #36]	@ (8007134 <Get_SerialNum+0x50>)
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f000 f814 	bl	800713c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007114:	2204      	movs	r2, #4
 8007116:	4908      	ldr	r1, [pc, #32]	@ (8007138 <Get_SerialNum+0x54>)
 8007118:	68b8      	ldr	r0, [r7, #8]
 800711a:	f000 f80f 	bl	800713c <IntToUnicode>
  }
}
 800711e:	bf00      	nop
 8007120:	3710      	adds	r7, #16
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	1fff7590 	.word	0x1fff7590
 800712c:	1fff7594 	.word	0x1fff7594
 8007130:	1fff7598 	.word	0x1fff7598
 8007134:	200002e2 	.word	0x200002e2
 8007138:	200002f2 	.word	0x200002f2

0800713c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800713c:	b480      	push	{r7}
 800713e:	b087      	sub	sp, #28
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	4613      	mov	r3, r2
 8007148:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800714a:	2300      	movs	r3, #0
 800714c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800714e:	2300      	movs	r3, #0
 8007150:	75fb      	strb	r3, [r7, #23]
 8007152:	e027      	b.n	80071a4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	0f1b      	lsrs	r3, r3, #28
 8007158:	2b09      	cmp	r3, #9
 800715a:	d80b      	bhi.n	8007174 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	0f1b      	lsrs	r3, r3, #28
 8007160:	b2da      	uxtb	r2, r3
 8007162:	7dfb      	ldrb	r3, [r7, #23]
 8007164:	005b      	lsls	r3, r3, #1
 8007166:	4619      	mov	r1, r3
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	440b      	add	r3, r1
 800716c:	3230      	adds	r2, #48	@ 0x30
 800716e:	b2d2      	uxtb	r2, r2
 8007170:	701a      	strb	r2, [r3, #0]
 8007172:	e00a      	b.n	800718a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	0f1b      	lsrs	r3, r3, #28
 8007178:	b2da      	uxtb	r2, r3
 800717a:	7dfb      	ldrb	r3, [r7, #23]
 800717c:	005b      	lsls	r3, r3, #1
 800717e:	4619      	mov	r1, r3
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	440b      	add	r3, r1
 8007184:	3237      	adds	r2, #55	@ 0x37
 8007186:	b2d2      	uxtb	r2, r2
 8007188:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	011b      	lsls	r3, r3, #4
 800718e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007190:	7dfb      	ldrb	r3, [r7, #23]
 8007192:	005b      	lsls	r3, r3, #1
 8007194:	3301      	adds	r3, #1
 8007196:	68ba      	ldr	r2, [r7, #8]
 8007198:	4413      	add	r3, r2
 800719a:	2200      	movs	r2, #0
 800719c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800719e:	7dfb      	ldrb	r3, [r7, #23]
 80071a0:	3301      	adds	r3, #1
 80071a2:	75fb      	strb	r3, [r7, #23]
 80071a4:	7dfa      	ldrb	r2, [r7, #23]
 80071a6:	79fb      	ldrb	r3, [r7, #7]
 80071a8:	429a      	cmp	r2, r3
 80071aa:	d3d3      	bcc.n	8007154 <IntToUnicode+0x18>
  }
}
 80071ac:	bf00      	nop
 80071ae:	bf00      	nop
 80071b0:	371c      	adds	r7, #28
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr
	...

080071bc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b0ae      	sub	sp, #184	@ 0xb8
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071c4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80071c8:	2200      	movs	r2, #0
 80071ca:	601a      	str	r2, [r3, #0]
 80071cc:	605a      	str	r2, [r3, #4]
 80071ce:	609a      	str	r2, [r3, #8]
 80071d0:	60da      	str	r2, [r3, #12]
 80071d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80071d4:	f107 0318 	add.w	r3, r7, #24
 80071d8:	228c      	movs	r2, #140	@ 0x8c
 80071da:	2100      	movs	r1, #0
 80071dc:	4618      	mov	r0, r3
 80071de:	f000 fd11 	bl	8007c04 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071ea:	d173      	bne.n	80072d4 <HAL_PCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80071ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80071f0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80071f2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80071f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80071fa:	2301      	movs	r3, #1
 80071fc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80071fe:	2301      	movs	r3, #1
 8007200:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8007202:	2318      	movs	r3, #24
 8007204:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8007206:	2302      	movs	r3, #2
 8007208:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800720a:	2302      	movs	r3, #2
 800720c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800720e:	2302      	movs	r3, #2
 8007210:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8007212:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007216:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007218:	f107 0318 	add.w	r3, r7, #24
 800721c:	4618      	mov	r0, r3
 800721e:	f7fb fe45 	bl	8002eac <HAL_RCCEx_PeriphCLKConfig>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d001      	beq.n	800722c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8007228:	f7f9 f9da 	bl	80005e0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800722c:	4b2b      	ldr	r3, [pc, #172]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 800722e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007230:	4a2a      	ldr	r2, [pc, #168]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 8007232:	f043 0301 	orr.w	r3, r3, #1
 8007236:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007238:	4b28      	ldr	r3, [pc, #160]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 800723a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800723c:	f003 0301 	and.w	r3, r3, #1
 8007240:	617b      	str	r3, [r7, #20]
 8007242:	697b      	ldr	r3, [r7, #20]
    PA8     ------> USB_OTG_FS_SOF
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8007244:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8007248:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800724c:	2302      	movs	r3, #2
 800724e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007252:	2300      	movs	r3, #0
 8007254:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007258:	2303      	movs	r3, #3
 800725a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800725e:	230a      	movs	r3, #10
 8007260:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007264:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8007268:	4619      	mov	r1, r3
 800726a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800726e:	f7f9 fc37 	bl	8000ae0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007272:	4b1a      	ldr	r3, [pc, #104]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 8007274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007276:	4a19      	ldr	r2, [pc, #100]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 8007278:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800727c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800727e:	4b17      	ldr	r3, [pc, #92]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 8007280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007282:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007286:	613b      	str	r3, [r7, #16]
 8007288:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800728a:	4b14      	ldr	r3, [pc, #80]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 800728c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800728e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007292:	2b00      	cmp	r3, #0
 8007294:	d114      	bne.n	80072c0 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007296:	4b11      	ldr	r3, [pc, #68]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 8007298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800729a:	4a10      	ldr	r2, [pc, #64]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 800729c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80072a2:	4b0e      	ldr	r3, [pc, #56]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 80072a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072aa:	60fb      	str	r3, [r7, #12]
 80072ac:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80072ae:	f7fa ffcb 	bl	8002248 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80072b2:	4b0a      	ldr	r3, [pc, #40]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 80072b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072b6:	4a09      	ldr	r2, [pc, #36]	@ (80072dc <HAL_PCD_MspInit+0x120>)
 80072b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80072be:	e001      	b.n	80072c4 <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80072c0:	f7fa ffc2 	bl	8002248 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80072c4:	2200      	movs	r2, #0
 80072c6:	2100      	movs	r1, #0
 80072c8:	2043      	movs	r0, #67	@ 0x43
 80072ca:	f7f9 fbd2 	bl	8000a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80072ce:	2043      	movs	r0, #67	@ 0x43
 80072d0:	f7f9 fbeb 	bl	8000aaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80072d4:	bf00      	nop
 80072d6:	37b8      	adds	r7, #184	@ 0xb8
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}
 80072dc:	40021000 	.word	0x40021000

080072e0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80072f4:	4619      	mov	r1, r3
 80072f6:	4610      	mov	r0, r2
 80072f8:	f7fe fa9f 	bl	800583a <USBD_LL_SetupStage>
}
 80072fc:	bf00      	nop
 80072fe:	3708      	adds	r7, #8
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	460b      	mov	r3, r1
 800730e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007316:	78fa      	ldrb	r2, [r7, #3]
 8007318:	6879      	ldr	r1, [r7, #4]
 800731a:	4613      	mov	r3, r2
 800731c:	00db      	lsls	r3, r3, #3
 800731e:	4413      	add	r3, r2
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	440b      	add	r3, r1
 8007324:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	78fb      	ldrb	r3, [r7, #3]
 800732c:	4619      	mov	r1, r3
 800732e:	f7fe fad9 	bl	80058e4 <USBD_LL_DataOutStage>
}
 8007332:	bf00      	nop
 8007334:	3708      	adds	r7, #8
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b082      	sub	sp, #8
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
 8007342:	460b      	mov	r3, r1
 8007344:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800734c:	78fa      	ldrb	r2, [r7, #3]
 800734e:	6879      	ldr	r1, [r7, #4]
 8007350:	4613      	mov	r3, r2
 8007352:	00db      	lsls	r3, r3, #3
 8007354:	4413      	add	r3, r2
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	440b      	add	r3, r1
 800735a:	3320      	adds	r3, #32
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	78fb      	ldrb	r3, [r7, #3]
 8007360:	4619      	mov	r1, r3
 8007362:	f7fe fb72 	bl	8005a4a <USBD_LL_DataInStage>
}
 8007366:	bf00      	nop
 8007368:	3708      	adds	r7, #8
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}

0800736e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800736e:	b580      	push	{r7, lr}
 8007370:	b082      	sub	sp, #8
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800737c:	4618      	mov	r0, r3
 800737e:	f7fe fcac 	bl	8005cda <USBD_LL_SOF>
}
 8007382:	bf00      	nop
 8007384:	3708      	adds	r7, #8
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}

0800738a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800738a:	b580      	push	{r7, lr}
 800738c:	b084      	sub	sp, #16
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007392:	2301      	movs	r3, #1
 8007394:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	79db      	ldrb	r3, [r3, #7]
 800739a:	2b02      	cmp	r3, #2
 800739c:	d001      	beq.n	80073a2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800739e:	f7f9 f91f 	bl	80005e0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80073a8:	7bfa      	ldrb	r2, [r7, #15]
 80073aa:	4611      	mov	r1, r2
 80073ac:	4618      	mov	r0, r3
 80073ae:	f7fe fc50 	bl	8005c52 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80073b8:	4618      	mov	r0, r3
 80073ba:	f7fe fbf8 	bl	8005bae <USBD_LL_Reset>
}
 80073be:	bf00      	nop
 80073c0:	3710      	adds	r7, #16
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}
	...

080073c8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	6812      	ldr	r2, [r2, #0]
 80073de:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80073e2:	f043 0301 	orr.w	r3, r3, #1
 80073e6:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80073ee:	4618      	mov	r0, r3
 80073f0:	f7fe fc3f 	bl	8005c72 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	7adb      	ldrb	r3, [r3, #11]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d005      	beq.n	8007408 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80073fc:	4b04      	ldr	r3, [pc, #16]	@ (8007410 <HAL_PCD_SuspendCallback+0x48>)
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	4a03      	ldr	r2, [pc, #12]	@ (8007410 <HAL_PCD_SuspendCallback+0x48>)
 8007402:	f043 0306 	orr.w	r3, r3, #6
 8007406:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007408:	bf00      	nop
 800740a:	3708      	adds	r7, #8
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}
 8007410:	e000ed00 	.word	0xe000ed00

08007414 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	6812      	ldr	r2, [r2, #0]
 800742a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800742e:	f023 0301 	bic.w	r3, r3, #1
 8007432:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	7adb      	ldrb	r3, [r3, #11]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d007      	beq.n	800744c <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800743c:	4b08      	ldr	r3, [pc, #32]	@ (8007460 <HAL_PCD_ResumeCallback+0x4c>)
 800743e:	691b      	ldr	r3, [r3, #16]
 8007440:	4a07      	ldr	r2, [pc, #28]	@ (8007460 <HAL_PCD_ResumeCallback+0x4c>)
 8007442:	f023 0306 	bic.w	r3, r3, #6
 8007446:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007448:	f000 faf6 	bl	8007a38 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007452:	4618      	mov	r0, r3
 8007454:	f7fe fc29 	bl	8005caa <USBD_LL_Resume>
}
 8007458:	bf00      	nop
 800745a:	3708      	adds	r7, #8
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}
 8007460:	e000ed00 	.word	0xe000ed00

08007464 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	460b      	mov	r3, r1
 800746e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007476:	78fa      	ldrb	r2, [r7, #3]
 8007478:	4611      	mov	r1, r2
 800747a:	4618      	mov	r0, r3
 800747c:	f7fe fc7f 	bl	8005d7e <USBD_LL_IsoOUTIncomplete>
}
 8007480:	bf00      	nop
 8007482:	3708      	adds	r7, #8
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}

08007488 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b082      	sub	sp, #8
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
 8007490:	460b      	mov	r3, r1
 8007492:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800749a:	78fa      	ldrb	r2, [r7, #3]
 800749c:	4611      	mov	r1, r2
 800749e:	4618      	mov	r0, r3
 80074a0:	f7fe fc3b 	bl	8005d1a <USBD_LL_IsoINIncomplete>
}
 80074a4:	bf00      	nop
 80074a6:	3708      	adds	r7, #8
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bd80      	pop	{r7, pc}

080074ac <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b082      	sub	sp, #8
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80074ba:	4618      	mov	r0, r3
 80074bc:	f7fe fc91 	bl	8005de2 <USBD_LL_DevConnected>
}
 80074c0:	bf00      	nop
 80074c2:	3708      	adds	r7, #8
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b082      	sub	sp, #8
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80074d6:	4618      	mov	r0, r3
 80074d8:	f7fe fc8e 	bl	8005df8 <USBD_LL_DevDisconnected>
}
 80074dc:	bf00      	nop
 80074de:	3708      	adds	r7, #8
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d13c      	bne.n	800756e <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80074f4:	4a20      	ldr	r2, [pc, #128]	@ (8007578 <USBD_LL_Init+0x94>)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a1e      	ldr	r2, [pc, #120]	@ (8007578 <USBD_LL_Init+0x94>)
 8007500:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007504:	4b1c      	ldr	r3, [pc, #112]	@ (8007578 <USBD_LL_Init+0x94>)
 8007506:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800750a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800750c:	4b1a      	ldr	r3, [pc, #104]	@ (8007578 <USBD_LL_Init+0x94>)
 800750e:	2206      	movs	r2, #6
 8007510:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007512:	4b19      	ldr	r3, [pc, #100]	@ (8007578 <USBD_LL_Init+0x94>)
 8007514:	2202      	movs	r2, #2
 8007516:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007518:	4b17      	ldr	r3, [pc, #92]	@ (8007578 <USBD_LL_Init+0x94>)
 800751a:	2202      	movs	r2, #2
 800751c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800751e:	4b16      	ldr	r3, [pc, #88]	@ (8007578 <USBD_LL_Init+0x94>)
 8007520:	2200      	movs	r2, #0
 8007522:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007524:	4b14      	ldr	r3, [pc, #80]	@ (8007578 <USBD_LL_Init+0x94>)
 8007526:	2200      	movs	r2, #0
 8007528:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800752a:	4b13      	ldr	r3, [pc, #76]	@ (8007578 <USBD_LL_Init+0x94>)
 800752c:	2200      	movs	r2, #0
 800752e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8007530:	4b11      	ldr	r3, [pc, #68]	@ (8007578 <USBD_LL_Init+0x94>)
 8007532:	2200      	movs	r2, #0
 8007534:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007536:	4b10      	ldr	r3, [pc, #64]	@ (8007578 <USBD_LL_Init+0x94>)
 8007538:	2200      	movs	r2, #0
 800753a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800753c:	4b0e      	ldr	r3, [pc, #56]	@ (8007578 <USBD_LL_Init+0x94>)
 800753e:	2200      	movs	r2, #0
 8007540:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007542:	480d      	ldr	r0, [pc, #52]	@ (8007578 <USBD_LL_Init+0x94>)
 8007544:	f7f9 fc76 	bl	8000e34 <HAL_PCD_Init>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d001      	beq.n	8007552 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800754e:	f7f9 f847 	bl	80005e0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007552:	2180      	movs	r1, #128	@ 0x80
 8007554:	4808      	ldr	r0, [pc, #32]	@ (8007578 <USBD_LL_Init+0x94>)
 8007556:	f7fa fdce 	bl	80020f6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800755a:	2240      	movs	r2, #64	@ 0x40
 800755c:	2100      	movs	r1, #0
 800755e:	4806      	ldr	r0, [pc, #24]	@ (8007578 <USBD_LL_Init+0x94>)
 8007560:	f7fa fd82 	bl	8002068 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007564:	2280      	movs	r2, #128	@ 0x80
 8007566:	2101      	movs	r1, #1
 8007568:	4803      	ldr	r0, [pc, #12]	@ (8007578 <USBD_LL_Init+0x94>)
 800756a:	f7fa fd7d 	bl	8002068 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3708      	adds	r7, #8
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}
 8007578:	2000095c 	.word	0x2000095c

0800757c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b084      	sub	sp, #16
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007584:	2300      	movs	r3, #0
 8007586:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007588:	2300      	movs	r3, #0
 800758a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007592:	4618      	mov	r0, r3
 8007594:	f7f9 fd5d 	bl	8001052 <HAL_PCD_Start>
 8007598:	4603      	mov	r3, r0
 800759a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800759c:	7bbb      	ldrb	r3, [r7, #14]
 800759e:	2b03      	cmp	r3, #3
 80075a0:	d816      	bhi.n	80075d0 <USBD_LL_Start+0x54>
 80075a2:	a201      	add	r2, pc, #4	@ (adr r2, 80075a8 <USBD_LL_Start+0x2c>)
 80075a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a8:	080075b9 	.word	0x080075b9
 80075ac:	080075bf 	.word	0x080075bf
 80075b0:	080075c5 	.word	0x080075c5
 80075b4:	080075cb 	.word	0x080075cb
    case HAL_OK :
      usb_status = USBD_OK;
 80075b8:	2300      	movs	r3, #0
 80075ba:	73fb      	strb	r3, [r7, #15]
    break;
 80075bc:	e00b      	b.n	80075d6 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80075be:	2303      	movs	r3, #3
 80075c0:	73fb      	strb	r3, [r7, #15]
    break;
 80075c2:	e008      	b.n	80075d6 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80075c4:	2301      	movs	r3, #1
 80075c6:	73fb      	strb	r3, [r7, #15]
    break;
 80075c8:	e005      	b.n	80075d6 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80075ca:	2303      	movs	r3, #3
 80075cc:	73fb      	strb	r3, [r7, #15]
    break;
 80075ce:	e002      	b.n	80075d6 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80075d0:	2303      	movs	r3, #3
 80075d2:	73fb      	strb	r3, [r7, #15]
    break;
 80075d4:	bf00      	nop
  }
  return usb_status;
 80075d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3710      	adds	r7, #16
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b084      	sub	sp, #16
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	4608      	mov	r0, r1
 80075ea:	4611      	mov	r1, r2
 80075ec:	461a      	mov	r2, r3
 80075ee:	4603      	mov	r3, r0
 80075f0:	70fb      	strb	r3, [r7, #3]
 80075f2:	460b      	mov	r3, r1
 80075f4:	70bb      	strb	r3, [r7, #2]
 80075f6:	4613      	mov	r3, r2
 80075f8:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075fa:	2300      	movs	r3, #0
 80075fc:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075fe:	2300      	movs	r3, #0
 8007600:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007608:	78bb      	ldrb	r3, [r7, #2]
 800760a:	883a      	ldrh	r2, [r7, #0]
 800760c:	78f9      	ldrb	r1, [r7, #3]
 800760e:	f7fa fa09 	bl	8001a24 <HAL_PCD_EP_Open>
 8007612:	4603      	mov	r3, r0
 8007614:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007616:	7bbb      	ldrb	r3, [r7, #14]
 8007618:	2b03      	cmp	r3, #3
 800761a:	d817      	bhi.n	800764c <USBD_LL_OpenEP+0x6c>
 800761c:	a201      	add	r2, pc, #4	@ (adr r2, 8007624 <USBD_LL_OpenEP+0x44>)
 800761e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007622:	bf00      	nop
 8007624:	08007635 	.word	0x08007635
 8007628:	0800763b 	.word	0x0800763b
 800762c:	08007641 	.word	0x08007641
 8007630:	08007647 	.word	0x08007647
    case HAL_OK :
      usb_status = USBD_OK;
 8007634:	2300      	movs	r3, #0
 8007636:	73fb      	strb	r3, [r7, #15]
    break;
 8007638:	e00b      	b.n	8007652 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800763a:	2303      	movs	r3, #3
 800763c:	73fb      	strb	r3, [r7, #15]
    break;
 800763e:	e008      	b.n	8007652 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007640:	2301      	movs	r3, #1
 8007642:	73fb      	strb	r3, [r7, #15]
    break;
 8007644:	e005      	b.n	8007652 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007646:	2303      	movs	r3, #3
 8007648:	73fb      	strb	r3, [r7, #15]
    break;
 800764a:	e002      	b.n	8007652 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800764c:	2303      	movs	r3, #3
 800764e:	73fb      	strb	r3, [r7, #15]
    break;
 8007650:	bf00      	nop
  }
  return usb_status;
 8007652:	7bfb      	ldrb	r3, [r7, #15]
}
 8007654:	4618      	mov	r0, r3
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
 8007664:	460b      	mov	r3, r1
 8007666:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007668:	2300      	movs	r3, #0
 800766a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800766c:	2300      	movs	r3, #0
 800766e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007676:	78fa      	ldrb	r2, [r7, #3]
 8007678:	4611      	mov	r1, r2
 800767a:	4618      	mov	r0, r3
 800767c:	f7fa fa3c 	bl	8001af8 <HAL_PCD_EP_Close>
 8007680:	4603      	mov	r3, r0
 8007682:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007684:	7bbb      	ldrb	r3, [r7, #14]
 8007686:	2b03      	cmp	r3, #3
 8007688:	d816      	bhi.n	80076b8 <USBD_LL_CloseEP+0x5c>
 800768a:	a201      	add	r2, pc, #4	@ (adr r2, 8007690 <USBD_LL_CloseEP+0x34>)
 800768c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007690:	080076a1 	.word	0x080076a1
 8007694:	080076a7 	.word	0x080076a7
 8007698:	080076ad 	.word	0x080076ad
 800769c:	080076b3 	.word	0x080076b3
    case HAL_OK :
      usb_status = USBD_OK;
 80076a0:	2300      	movs	r3, #0
 80076a2:	73fb      	strb	r3, [r7, #15]
    break;
 80076a4:	e00b      	b.n	80076be <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80076a6:	2303      	movs	r3, #3
 80076a8:	73fb      	strb	r3, [r7, #15]
    break;
 80076aa:	e008      	b.n	80076be <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80076ac:	2301      	movs	r3, #1
 80076ae:	73fb      	strb	r3, [r7, #15]
    break;
 80076b0:	e005      	b.n	80076be <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80076b2:	2303      	movs	r3, #3
 80076b4:	73fb      	strb	r3, [r7, #15]
    break;
 80076b6:	e002      	b.n	80076be <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80076b8:	2303      	movs	r3, #3
 80076ba:	73fb      	strb	r3, [r7, #15]
    break;
 80076bc:	bf00      	nop
  }
  return usb_status;
 80076be:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3710      	adds	r7, #16
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b084      	sub	sp, #16
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	460b      	mov	r3, r1
 80076d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076d4:	2300      	movs	r3, #0
 80076d6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076d8:	2300      	movs	r3, #0
 80076da:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80076e2:	78fa      	ldrb	r2, [r7, #3]
 80076e4:	4611      	mov	r1, r2
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7fa facb 	bl	8001c82 <HAL_PCD_EP_SetStall>
 80076ec:	4603      	mov	r3, r0
 80076ee:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80076f0:	7bbb      	ldrb	r3, [r7, #14]
 80076f2:	2b03      	cmp	r3, #3
 80076f4:	d816      	bhi.n	8007724 <USBD_LL_StallEP+0x5c>
 80076f6:	a201      	add	r2, pc, #4	@ (adr r2, 80076fc <USBD_LL_StallEP+0x34>)
 80076f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076fc:	0800770d 	.word	0x0800770d
 8007700:	08007713 	.word	0x08007713
 8007704:	08007719 	.word	0x08007719
 8007708:	0800771f 	.word	0x0800771f
    case HAL_OK :
      usb_status = USBD_OK;
 800770c:	2300      	movs	r3, #0
 800770e:	73fb      	strb	r3, [r7, #15]
    break;
 8007710:	e00b      	b.n	800772a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007712:	2303      	movs	r3, #3
 8007714:	73fb      	strb	r3, [r7, #15]
    break;
 8007716:	e008      	b.n	800772a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007718:	2301      	movs	r3, #1
 800771a:	73fb      	strb	r3, [r7, #15]
    break;
 800771c:	e005      	b.n	800772a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800771e:	2303      	movs	r3, #3
 8007720:	73fb      	strb	r3, [r7, #15]
    break;
 8007722:	e002      	b.n	800772a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007724:	2303      	movs	r3, #3
 8007726:	73fb      	strb	r3, [r7, #15]
    break;
 8007728:	bf00      	nop
  }
  return usb_status;
 800772a:	7bfb      	ldrb	r3, [r7, #15]
}
 800772c:	4618      	mov	r0, r3
 800772e:	3710      	adds	r7, #16
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	460b      	mov	r3, r1
 800773e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007740:	2300      	movs	r3, #0
 8007742:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007744:	2300      	movs	r3, #0
 8007746:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800774e:	78fa      	ldrb	r2, [r7, #3]
 8007750:	4611      	mov	r1, r2
 8007752:	4618      	mov	r0, r3
 8007754:	f7fa faf7 	bl	8001d46 <HAL_PCD_EP_ClrStall>
 8007758:	4603      	mov	r3, r0
 800775a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800775c:	7bbb      	ldrb	r3, [r7, #14]
 800775e:	2b03      	cmp	r3, #3
 8007760:	d816      	bhi.n	8007790 <USBD_LL_ClearStallEP+0x5c>
 8007762:	a201      	add	r2, pc, #4	@ (adr r2, 8007768 <USBD_LL_ClearStallEP+0x34>)
 8007764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007768:	08007779 	.word	0x08007779
 800776c:	0800777f 	.word	0x0800777f
 8007770:	08007785 	.word	0x08007785
 8007774:	0800778b 	.word	0x0800778b
    case HAL_OK :
      usb_status = USBD_OK;
 8007778:	2300      	movs	r3, #0
 800777a:	73fb      	strb	r3, [r7, #15]
    break;
 800777c:	e00b      	b.n	8007796 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800777e:	2303      	movs	r3, #3
 8007780:	73fb      	strb	r3, [r7, #15]
    break;
 8007782:	e008      	b.n	8007796 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007784:	2301      	movs	r3, #1
 8007786:	73fb      	strb	r3, [r7, #15]
    break;
 8007788:	e005      	b.n	8007796 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800778a:	2303      	movs	r3, #3
 800778c:	73fb      	strb	r3, [r7, #15]
    break;
 800778e:	e002      	b.n	8007796 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8007790:	2303      	movs	r3, #3
 8007792:	73fb      	strb	r3, [r7, #15]
    break;
 8007794:	bf00      	nop
  }
  return usb_status;
 8007796:	7bfb      	ldrb	r3, [r7, #15]
}
 8007798:	4618      	mov	r0, r3
 800779a:	3710      	adds	r7, #16
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}

080077a0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b085      	sub	sp, #20
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	460b      	mov	r3, r1
 80077aa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80077b2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80077b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	da0b      	bge.n	80077d4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80077bc:	78fb      	ldrb	r3, [r7, #3]
 80077be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077c2:	68f9      	ldr	r1, [r7, #12]
 80077c4:	4613      	mov	r3, r2
 80077c6:	00db      	lsls	r3, r3, #3
 80077c8:	4413      	add	r3, r2
 80077ca:	009b      	lsls	r3, r3, #2
 80077cc:	440b      	add	r3, r1
 80077ce:	3316      	adds	r3, #22
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	e00b      	b.n	80077ec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80077d4:	78fb      	ldrb	r3, [r7, #3]
 80077d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80077da:	68f9      	ldr	r1, [r7, #12]
 80077dc:	4613      	mov	r3, r2
 80077de:	00db      	lsls	r3, r3, #3
 80077e0:	4413      	add	r3, r2
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	440b      	add	r3, r1
 80077e6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80077ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	3714      	adds	r7, #20
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b084      	sub	sp, #16
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	460b      	mov	r3, r1
 8007802:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007804:	2300      	movs	r3, #0
 8007806:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007808:	2300      	movs	r3, #0
 800780a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007812:	78fa      	ldrb	r2, [r7, #3]
 8007814:	4611      	mov	r1, r2
 8007816:	4618      	mov	r0, r3
 8007818:	f7fa f8e0 	bl	80019dc <HAL_PCD_SetAddress>
 800781c:	4603      	mov	r3, r0
 800781e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007820:	7bbb      	ldrb	r3, [r7, #14]
 8007822:	2b03      	cmp	r3, #3
 8007824:	d816      	bhi.n	8007854 <USBD_LL_SetUSBAddress+0x5c>
 8007826:	a201      	add	r2, pc, #4	@ (adr r2, 800782c <USBD_LL_SetUSBAddress+0x34>)
 8007828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782c:	0800783d 	.word	0x0800783d
 8007830:	08007843 	.word	0x08007843
 8007834:	08007849 	.word	0x08007849
 8007838:	0800784f 	.word	0x0800784f
    case HAL_OK :
      usb_status = USBD_OK;
 800783c:	2300      	movs	r3, #0
 800783e:	73fb      	strb	r3, [r7, #15]
    break;
 8007840:	e00b      	b.n	800785a <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007842:	2303      	movs	r3, #3
 8007844:	73fb      	strb	r3, [r7, #15]
    break;
 8007846:	e008      	b.n	800785a <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007848:	2301      	movs	r3, #1
 800784a:	73fb      	strb	r3, [r7, #15]
    break;
 800784c:	e005      	b.n	800785a <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800784e:	2303      	movs	r3, #3
 8007850:	73fb      	strb	r3, [r7, #15]
    break;
 8007852:	e002      	b.n	800785a <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8007854:	2303      	movs	r3, #3
 8007856:	73fb      	strb	r3, [r7, #15]
    break;
 8007858:	bf00      	nop
  }
  return usb_status;
 800785a:	7bfb      	ldrb	r3, [r7, #15]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3710      	adds	r7, #16
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b086      	sub	sp, #24
 8007868:	af00      	add	r7, sp, #0
 800786a:	60f8      	str	r0, [r7, #12]
 800786c:	607a      	str	r2, [r7, #4]
 800786e:	603b      	str	r3, [r7, #0]
 8007870:	460b      	mov	r3, r1
 8007872:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007874:	2300      	movs	r3, #0
 8007876:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007878:	2300      	movs	r3, #0
 800787a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007882:	7af9      	ldrb	r1, [r7, #11]
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	f7fa f9ca 	bl	8001c20 <HAL_PCD_EP_Transmit>
 800788c:	4603      	mov	r3, r0
 800788e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007890:	7dbb      	ldrb	r3, [r7, #22]
 8007892:	2b03      	cmp	r3, #3
 8007894:	d816      	bhi.n	80078c4 <USBD_LL_Transmit+0x60>
 8007896:	a201      	add	r2, pc, #4	@ (adr r2, 800789c <USBD_LL_Transmit+0x38>)
 8007898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789c:	080078ad 	.word	0x080078ad
 80078a0:	080078b3 	.word	0x080078b3
 80078a4:	080078b9 	.word	0x080078b9
 80078a8:	080078bf 	.word	0x080078bf
    case HAL_OK :
      usb_status = USBD_OK;
 80078ac:	2300      	movs	r3, #0
 80078ae:	75fb      	strb	r3, [r7, #23]
    break;
 80078b0:	e00b      	b.n	80078ca <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80078b2:	2303      	movs	r3, #3
 80078b4:	75fb      	strb	r3, [r7, #23]
    break;
 80078b6:	e008      	b.n	80078ca <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80078b8:	2301      	movs	r3, #1
 80078ba:	75fb      	strb	r3, [r7, #23]
    break;
 80078bc:	e005      	b.n	80078ca <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80078be:	2303      	movs	r3, #3
 80078c0:	75fb      	strb	r3, [r7, #23]
    break;
 80078c2:	e002      	b.n	80078ca <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 80078c4:	2303      	movs	r3, #3
 80078c6:	75fb      	strb	r3, [r7, #23]
    break;
 80078c8:	bf00      	nop
  }
  return usb_status;
 80078ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3718      	adds	r7, #24
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}

080078d4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b086      	sub	sp, #24
 80078d8:	af00      	add	r7, sp, #0
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	607a      	str	r2, [r7, #4]
 80078de:	603b      	str	r3, [r7, #0]
 80078e0:	460b      	mov	r3, r1
 80078e2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078e4:	2300      	movs	r3, #0
 80078e6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078e8:	2300      	movs	r3, #0
 80078ea:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80078f2:	7af9      	ldrb	r1, [r7, #11]
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	687a      	ldr	r2, [r7, #4]
 80078f8:	f7fa f948 	bl	8001b8c <HAL_PCD_EP_Receive>
 80078fc:	4603      	mov	r3, r0
 80078fe:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007900:	7dbb      	ldrb	r3, [r7, #22]
 8007902:	2b03      	cmp	r3, #3
 8007904:	d816      	bhi.n	8007934 <USBD_LL_PrepareReceive+0x60>
 8007906:	a201      	add	r2, pc, #4	@ (adr r2, 800790c <USBD_LL_PrepareReceive+0x38>)
 8007908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800790c:	0800791d 	.word	0x0800791d
 8007910:	08007923 	.word	0x08007923
 8007914:	08007929 	.word	0x08007929
 8007918:	0800792f 	.word	0x0800792f
    case HAL_OK :
      usb_status = USBD_OK;
 800791c:	2300      	movs	r3, #0
 800791e:	75fb      	strb	r3, [r7, #23]
    break;
 8007920:	e00b      	b.n	800793a <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007922:	2303      	movs	r3, #3
 8007924:	75fb      	strb	r3, [r7, #23]
    break;
 8007926:	e008      	b.n	800793a <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007928:	2301      	movs	r3, #1
 800792a:	75fb      	strb	r3, [r7, #23]
    break;
 800792c:	e005      	b.n	800793a <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800792e:	2303      	movs	r3, #3
 8007930:	75fb      	strb	r3, [r7, #23]
    break;
 8007932:	e002      	b.n	800793a <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8007934:	2303      	movs	r3, #3
 8007936:	75fb      	strb	r3, [r7, #23]
    break;
 8007938:	bf00      	nop
  }
  return usb_status;
 800793a:	7dfb      	ldrb	r3, [r7, #23]
}
 800793c:	4618      	mov	r0, r3
 800793e:	3718      	adds	r7, #24
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b082      	sub	sp, #8
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	460b      	mov	r3, r1
 800794e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007956:	78fa      	ldrb	r2, [r7, #3]
 8007958:	4611      	mov	r1, r2
 800795a:	4618      	mov	r0, r3
 800795c:	f7fa f948 	bl	8001bf0 <HAL_PCD_EP_GetRxCount>
 8007960:	4603      	mov	r3, r0
}
 8007962:	4618      	mov	r0, r3
 8007964:	3708      	adds	r7, #8
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
	...

0800796c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	460b      	mov	r3, r1
 8007976:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8007978:	78fb      	ldrb	r3, [r7, #3]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d002      	beq.n	8007984 <HAL_PCDEx_LPM_Callback+0x18>
 800797e:	2b01      	cmp	r3, #1
 8007980:	d01f      	beq.n	80079c2 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8007982:	e03b      	b.n	80079fc <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	7adb      	ldrb	r3, [r3, #11]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d007      	beq.n	800799c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800798c:	f000 f854 	bl	8007a38 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007990:	4b1c      	ldr	r3, [pc, #112]	@ (8007a04 <HAL_PCDEx_LPM_Callback+0x98>)
 8007992:	691b      	ldr	r3, [r3, #16]
 8007994:	4a1b      	ldr	r2, [pc, #108]	@ (8007a04 <HAL_PCDEx_LPM_Callback+0x98>)
 8007996:	f023 0306 	bic.w	r3, r3, #6
 800799a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	6812      	ldr	r2, [r2, #0]
 80079aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80079ae:	f023 0301 	bic.w	r3, r3, #1
 80079b2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80079ba:	4618      	mov	r0, r3
 80079bc:	f7fe f975 	bl	8005caa <USBD_LL_Resume>
    break;
 80079c0:	e01c      	b.n	80079fc <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	687a      	ldr	r2, [r7, #4]
 80079ce:	6812      	ldr	r2, [r2, #0]
 80079d0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80079d4:	f043 0301 	orr.w	r3, r3, #1
 80079d8:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80079e0:	4618      	mov	r0, r3
 80079e2:	f7fe f946 	bl	8005c72 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	7adb      	ldrb	r3, [r3, #11]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d005      	beq.n	80079fa <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80079ee:	4b05      	ldr	r3, [pc, #20]	@ (8007a04 <HAL_PCDEx_LPM_Callback+0x98>)
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	4a04      	ldr	r2, [pc, #16]	@ (8007a04 <HAL_PCDEx_LPM_Callback+0x98>)
 80079f4:	f043 0306 	orr.w	r3, r3, #6
 80079f8:	6113      	str	r3, [r2, #16]
    break;
 80079fa:	bf00      	nop
}
 80079fc:	bf00      	nop
 80079fe:	3708      	adds	r7, #8
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bd80      	pop	{r7, pc}
 8007a04:	e000ed00 	.word	0xe000ed00

08007a08 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007a10:	4b03      	ldr	r3, [pc, #12]	@ (8007a20 <USBD_static_malloc+0x18>)
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	370c      	adds	r7, #12
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	20000e40 	.word	0x20000e40

08007a24 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]

}
 8007a2c:	bf00      	nop
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007a3c:	f7f8 fcc4 	bl	80003c8 <SystemClock_Config>
}
 8007a40:	bf00      	nop
 8007a42:	bd80      	pop	{r7, pc}

08007a44 <malloc>:
 8007a44:	4b02      	ldr	r3, [pc, #8]	@ (8007a50 <malloc+0xc>)
 8007a46:	4601      	mov	r1, r0
 8007a48:	6818      	ldr	r0, [r3, #0]
 8007a4a:	f000 b82d 	b.w	8007aa8 <_malloc_r>
 8007a4e:	bf00      	nop
 8007a50:	200002fc 	.word	0x200002fc

08007a54 <free>:
 8007a54:	4b02      	ldr	r3, [pc, #8]	@ (8007a60 <free+0xc>)
 8007a56:	4601      	mov	r1, r0
 8007a58:	6818      	ldr	r0, [r3, #0]
 8007a5a:	f000 b937 	b.w	8007ccc <_free_r>
 8007a5e:	bf00      	nop
 8007a60:	200002fc 	.word	0x200002fc

08007a64 <sbrk_aligned>:
 8007a64:	b570      	push	{r4, r5, r6, lr}
 8007a66:	4e0f      	ldr	r6, [pc, #60]	@ (8007aa4 <sbrk_aligned+0x40>)
 8007a68:	460c      	mov	r4, r1
 8007a6a:	6831      	ldr	r1, [r6, #0]
 8007a6c:	4605      	mov	r5, r0
 8007a6e:	b911      	cbnz	r1, 8007a76 <sbrk_aligned+0x12>
 8007a70:	f000 f8e2 	bl	8007c38 <_sbrk_r>
 8007a74:	6030      	str	r0, [r6, #0]
 8007a76:	4621      	mov	r1, r4
 8007a78:	4628      	mov	r0, r5
 8007a7a:	f000 f8dd 	bl	8007c38 <_sbrk_r>
 8007a7e:	1c43      	adds	r3, r0, #1
 8007a80:	d103      	bne.n	8007a8a <sbrk_aligned+0x26>
 8007a82:	f04f 34ff 	mov.w	r4, #4294967295
 8007a86:	4620      	mov	r0, r4
 8007a88:	bd70      	pop	{r4, r5, r6, pc}
 8007a8a:	1cc4      	adds	r4, r0, #3
 8007a8c:	f024 0403 	bic.w	r4, r4, #3
 8007a90:	42a0      	cmp	r0, r4
 8007a92:	d0f8      	beq.n	8007a86 <sbrk_aligned+0x22>
 8007a94:	1a21      	subs	r1, r4, r0
 8007a96:	4628      	mov	r0, r5
 8007a98:	f000 f8ce 	bl	8007c38 <_sbrk_r>
 8007a9c:	3001      	adds	r0, #1
 8007a9e:	d1f2      	bne.n	8007a86 <sbrk_aligned+0x22>
 8007aa0:	e7ef      	b.n	8007a82 <sbrk_aligned+0x1e>
 8007aa2:	bf00      	nop
 8007aa4:	20001060 	.word	0x20001060

08007aa8 <_malloc_r>:
 8007aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aac:	1ccd      	adds	r5, r1, #3
 8007aae:	f025 0503 	bic.w	r5, r5, #3
 8007ab2:	3508      	adds	r5, #8
 8007ab4:	2d0c      	cmp	r5, #12
 8007ab6:	bf38      	it	cc
 8007ab8:	250c      	movcc	r5, #12
 8007aba:	2d00      	cmp	r5, #0
 8007abc:	4606      	mov	r6, r0
 8007abe:	db01      	blt.n	8007ac4 <_malloc_r+0x1c>
 8007ac0:	42a9      	cmp	r1, r5
 8007ac2:	d904      	bls.n	8007ace <_malloc_r+0x26>
 8007ac4:	230c      	movs	r3, #12
 8007ac6:	6033      	str	r3, [r6, #0]
 8007ac8:	2000      	movs	r0, #0
 8007aca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ace:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ba4 <_malloc_r+0xfc>
 8007ad2:	f000 f869 	bl	8007ba8 <__malloc_lock>
 8007ad6:	f8d8 3000 	ldr.w	r3, [r8]
 8007ada:	461c      	mov	r4, r3
 8007adc:	bb44      	cbnz	r4, 8007b30 <_malloc_r+0x88>
 8007ade:	4629      	mov	r1, r5
 8007ae0:	4630      	mov	r0, r6
 8007ae2:	f7ff ffbf 	bl	8007a64 <sbrk_aligned>
 8007ae6:	1c43      	adds	r3, r0, #1
 8007ae8:	4604      	mov	r4, r0
 8007aea:	d158      	bne.n	8007b9e <_malloc_r+0xf6>
 8007aec:	f8d8 4000 	ldr.w	r4, [r8]
 8007af0:	4627      	mov	r7, r4
 8007af2:	2f00      	cmp	r7, #0
 8007af4:	d143      	bne.n	8007b7e <_malloc_r+0xd6>
 8007af6:	2c00      	cmp	r4, #0
 8007af8:	d04b      	beq.n	8007b92 <_malloc_r+0xea>
 8007afa:	6823      	ldr	r3, [r4, #0]
 8007afc:	4639      	mov	r1, r7
 8007afe:	4630      	mov	r0, r6
 8007b00:	eb04 0903 	add.w	r9, r4, r3
 8007b04:	f000 f898 	bl	8007c38 <_sbrk_r>
 8007b08:	4581      	cmp	r9, r0
 8007b0a:	d142      	bne.n	8007b92 <_malloc_r+0xea>
 8007b0c:	6821      	ldr	r1, [r4, #0]
 8007b0e:	1a6d      	subs	r5, r5, r1
 8007b10:	4629      	mov	r1, r5
 8007b12:	4630      	mov	r0, r6
 8007b14:	f7ff ffa6 	bl	8007a64 <sbrk_aligned>
 8007b18:	3001      	adds	r0, #1
 8007b1a:	d03a      	beq.n	8007b92 <_malloc_r+0xea>
 8007b1c:	6823      	ldr	r3, [r4, #0]
 8007b1e:	442b      	add	r3, r5
 8007b20:	6023      	str	r3, [r4, #0]
 8007b22:	f8d8 3000 	ldr.w	r3, [r8]
 8007b26:	685a      	ldr	r2, [r3, #4]
 8007b28:	bb62      	cbnz	r2, 8007b84 <_malloc_r+0xdc>
 8007b2a:	f8c8 7000 	str.w	r7, [r8]
 8007b2e:	e00f      	b.n	8007b50 <_malloc_r+0xa8>
 8007b30:	6822      	ldr	r2, [r4, #0]
 8007b32:	1b52      	subs	r2, r2, r5
 8007b34:	d420      	bmi.n	8007b78 <_malloc_r+0xd0>
 8007b36:	2a0b      	cmp	r2, #11
 8007b38:	d917      	bls.n	8007b6a <_malloc_r+0xc2>
 8007b3a:	1961      	adds	r1, r4, r5
 8007b3c:	42a3      	cmp	r3, r4
 8007b3e:	6025      	str	r5, [r4, #0]
 8007b40:	bf18      	it	ne
 8007b42:	6059      	strne	r1, [r3, #4]
 8007b44:	6863      	ldr	r3, [r4, #4]
 8007b46:	bf08      	it	eq
 8007b48:	f8c8 1000 	streq.w	r1, [r8]
 8007b4c:	5162      	str	r2, [r4, r5]
 8007b4e:	604b      	str	r3, [r1, #4]
 8007b50:	4630      	mov	r0, r6
 8007b52:	f000 f82f 	bl	8007bb4 <__malloc_unlock>
 8007b56:	f104 000b 	add.w	r0, r4, #11
 8007b5a:	1d23      	adds	r3, r4, #4
 8007b5c:	f020 0007 	bic.w	r0, r0, #7
 8007b60:	1ac2      	subs	r2, r0, r3
 8007b62:	bf1c      	itt	ne
 8007b64:	1a1b      	subne	r3, r3, r0
 8007b66:	50a3      	strne	r3, [r4, r2]
 8007b68:	e7af      	b.n	8007aca <_malloc_r+0x22>
 8007b6a:	6862      	ldr	r2, [r4, #4]
 8007b6c:	42a3      	cmp	r3, r4
 8007b6e:	bf0c      	ite	eq
 8007b70:	f8c8 2000 	streq.w	r2, [r8]
 8007b74:	605a      	strne	r2, [r3, #4]
 8007b76:	e7eb      	b.n	8007b50 <_malloc_r+0xa8>
 8007b78:	4623      	mov	r3, r4
 8007b7a:	6864      	ldr	r4, [r4, #4]
 8007b7c:	e7ae      	b.n	8007adc <_malloc_r+0x34>
 8007b7e:	463c      	mov	r4, r7
 8007b80:	687f      	ldr	r7, [r7, #4]
 8007b82:	e7b6      	b.n	8007af2 <_malloc_r+0x4a>
 8007b84:	461a      	mov	r2, r3
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	42a3      	cmp	r3, r4
 8007b8a:	d1fb      	bne.n	8007b84 <_malloc_r+0xdc>
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	6053      	str	r3, [r2, #4]
 8007b90:	e7de      	b.n	8007b50 <_malloc_r+0xa8>
 8007b92:	230c      	movs	r3, #12
 8007b94:	6033      	str	r3, [r6, #0]
 8007b96:	4630      	mov	r0, r6
 8007b98:	f000 f80c 	bl	8007bb4 <__malloc_unlock>
 8007b9c:	e794      	b.n	8007ac8 <_malloc_r+0x20>
 8007b9e:	6005      	str	r5, [r0, #0]
 8007ba0:	e7d6      	b.n	8007b50 <_malloc_r+0xa8>
 8007ba2:	bf00      	nop
 8007ba4:	20001064 	.word	0x20001064

08007ba8 <__malloc_lock>:
 8007ba8:	4801      	ldr	r0, [pc, #4]	@ (8007bb0 <__malloc_lock+0x8>)
 8007baa:	f000 b87f 	b.w	8007cac <__retarget_lock_acquire_recursive>
 8007bae:	bf00      	nop
 8007bb0:	200011a4 	.word	0x200011a4

08007bb4 <__malloc_unlock>:
 8007bb4:	4801      	ldr	r0, [pc, #4]	@ (8007bbc <__malloc_unlock+0x8>)
 8007bb6:	f000 b87a 	b.w	8007cae <__retarget_lock_release_recursive>
 8007bba:	bf00      	nop
 8007bbc:	200011a4 	.word	0x200011a4

08007bc0 <siprintf>:
 8007bc0:	b40e      	push	{r1, r2, r3}
 8007bc2:	b510      	push	{r4, lr}
 8007bc4:	b09d      	sub	sp, #116	@ 0x74
 8007bc6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007bc8:	9002      	str	r0, [sp, #8]
 8007bca:	9006      	str	r0, [sp, #24]
 8007bcc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007bd0:	480a      	ldr	r0, [pc, #40]	@ (8007bfc <siprintf+0x3c>)
 8007bd2:	9107      	str	r1, [sp, #28]
 8007bd4:	9104      	str	r1, [sp, #16]
 8007bd6:	490a      	ldr	r1, [pc, #40]	@ (8007c00 <siprintf+0x40>)
 8007bd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bdc:	9105      	str	r1, [sp, #20]
 8007bde:	2400      	movs	r4, #0
 8007be0:	a902      	add	r1, sp, #8
 8007be2:	6800      	ldr	r0, [r0, #0]
 8007be4:	9301      	str	r3, [sp, #4]
 8007be6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007be8:	f000 f916 	bl	8007e18 <_svfiprintf_r>
 8007bec:	9b02      	ldr	r3, [sp, #8]
 8007bee:	701c      	strb	r4, [r3, #0]
 8007bf0:	b01d      	add	sp, #116	@ 0x74
 8007bf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bf6:	b003      	add	sp, #12
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	200002fc 	.word	0x200002fc
 8007c00:	ffff0208 	.word	0xffff0208

08007c04 <memset>:
 8007c04:	4402      	add	r2, r0
 8007c06:	4603      	mov	r3, r0
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d100      	bne.n	8007c0e <memset+0xa>
 8007c0c:	4770      	bx	lr
 8007c0e:	f803 1b01 	strb.w	r1, [r3], #1
 8007c12:	e7f9      	b.n	8007c08 <memset+0x4>

08007c14 <strncmp>:
 8007c14:	b510      	push	{r4, lr}
 8007c16:	b16a      	cbz	r2, 8007c34 <strncmp+0x20>
 8007c18:	3901      	subs	r1, #1
 8007c1a:	1884      	adds	r4, r0, r2
 8007c1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c20:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d103      	bne.n	8007c30 <strncmp+0x1c>
 8007c28:	42a0      	cmp	r0, r4
 8007c2a:	d001      	beq.n	8007c30 <strncmp+0x1c>
 8007c2c:	2a00      	cmp	r2, #0
 8007c2e:	d1f5      	bne.n	8007c1c <strncmp+0x8>
 8007c30:	1ad0      	subs	r0, r2, r3
 8007c32:	bd10      	pop	{r4, pc}
 8007c34:	4610      	mov	r0, r2
 8007c36:	e7fc      	b.n	8007c32 <strncmp+0x1e>

08007c38 <_sbrk_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	4d06      	ldr	r5, [pc, #24]	@ (8007c54 <_sbrk_r+0x1c>)
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	4604      	mov	r4, r0
 8007c40:	4608      	mov	r0, r1
 8007c42:	602b      	str	r3, [r5, #0]
 8007c44:	f7f8 fd30 	bl	80006a8 <_sbrk>
 8007c48:	1c43      	adds	r3, r0, #1
 8007c4a:	d102      	bne.n	8007c52 <_sbrk_r+0x1a>
 8007c4c:	682b      	ldr	r3, [r5, #0]
 8007c4e:	b103      	cbz	r3, 8007c52 <_sbrk_r+0x1a>
 8007c50:	6023      	str	r3, [r4, #0]
 8007c52:	bd38      	pop	{r3, r4, r5, pc}
 8007c54:	200011a0 	.word	0x200011a0

08007c58 <__errno>:
 8007c58:	4b01      	ldr	r3, [pc, #4]	@ (8007c60 <__errno+0x8>)
 8007c5a:	6818      	ldr	r0, [r3, #0]
 8007c5c:	4770      	bx	lr
 8007c5e:	bf00      	nop
 8007c60:	200002fc 	.word	0x200002fc

08007c64 <__libc_init_array>:
 8007c64:	b570      	push	{r4, r5, r6, lr}
 8007c66:	4d0d      	ldr	r5, [pc, #52]	@ (8007c9c <__libc_init_array+0x38>)
 8007c68:	4c0d      	ldr	r4, [pc, #52]	@ (8007ca0 <__libc_init_array+0x3c>)
 8007c6a:	1b64      	subs	r4, r4, r5
 8007c6c:	10a4      	asrs	r4, r4, #2
 8007c6e:	2600      	movs	r6, #0
 8007c70:	42a6      	cmp	r6, r4
 8007c72:	d109      	bne.n	8007c88 <__libc_init_array+0x24>
 8007c74:	4d0b      	ldr	r5, [pc, #44]	@ (8007ca4 <__libc_init_array+0x40>)
 8007c76:	4c0c      	ldr	r4, [pc, #48]	@ (8007ca8 <__libc_init_array+0x44>)
 8007c78:	f000 fba6 	bl	80083c8 <_init>
 8007c7c:	1b64      	subs	r4, r4, r5
 8007c7e:	10a4      	asrs	r4, r4, #2
 8007c80:	2600      	movs	r6, #0
 8007c82:	42a6      	cmp	r6, r4
 8007c84:	d105      	bne.n	8007c92 <__libc_init_array+0x2e>
 8007c86:	bd70      	pop	{r4, r5, r6, pc}
 8007c88:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c8c:	4798      	blx	r3
 8007c8e:	3601      	adds	r6, #1
 8007c90:	e7ee      	b.n	8007c70 <__libc_init_array+0xc>
 8007c92:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c96:	4798      	blx	r3
 8007c98:	3601      	adds	r6, #1
 8007c9a:	e7f2      	b.n	8007c82 <__libc_init_array+0x1e>
 8007c9c:	080084c0 	.word	0x080084c0
 8007ca0:	080084c0 	.word	0x080084c0
 8007ca4:	080084c0 	.word	0x080084c0
 8007ca8:	080084c4 	.word	0x080084c4

08007cac <__retarget_lock_acquire_recursive>:
 8007cac:	4770      	bx	lr

08007cae <__retarget_lock_release_recursive>:
 8007cae:	4770      	bx	lr

08007cb0 <memcpy>:
 8007cb0:	440a      	add	r2, r1
 8007cb2:	4291      	cmp	r1, r2
 8007cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007cb8:	d100      	bne.n	8007cbc <memcpy+0xc>
 8007cba:	4770      	bx	lr
 8007cbc:	b510      	push	{r4, lr}
 8007cbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cc6:	4291      	cmp	r1, r2
 8007cc8:	d1f9      	bne.n	8007cbe <memcpy+0xe>
 8007cca:	bd10      	pop	{r4, pc}

08007ccc <_free_r>:
 8007ccc:	b538      	push	{r3, r4, r5, lr}
 8007cce:	4605      	mov	r5, r0
 8007cd0:	2900      	cmp	r1, #0
 8007cd2:	d041      	beq.n	8007d58 <_free_r+0x8c>
 8007cd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cd8:	1f0c      	subs	r4, r1, #4
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	bfb8      	it	lt
 8007cde:	18e4      	addlt	r4, r4, r3
 8007ce0:	f7ff ff62 	bl	8007ba8 <__malloc_lock>
 8007ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8007d5c <_free_r+0x90>)
 8007ce6:	6813      	ldr	r3, [r2, #0]
 8007ce8:	b933      	cbnz	r3, 8007cf8 <_free_r+0x2c>
 8007cea:	6063      	str	r3, [r4, #4]
 8007cec:	6014      	str	r4, [r2, #0]
 8007cee:	4628      	mov	r0, r5
 8007cf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cf4:	f7ff bf5e 	b.w	8007bb4 <__malloc_unlock>
 8007cf8:	42a3      	cmp	r3, r4
 8007cfa:	d908      	bls.n	8007d0e <_free_r+0x42>
 8007cfc:	6820      	ldr	r0, [r4, #0]
 8007cfe:	1821      	adds	r1, r4, r0
 8007d00:	428b      	cmp	r3, r1
 8007d02:	bf01      	itttt	eq
 8007d04:	6819      	ldreq	r1, [r3, #0]
 8007d06:	685b      	ldreq	r3, [r3, #4]
 8007d08:	1809      	addeq	r1, r1, r0
 8007d0a:	6021      	streq	r1, [r4, #0]
 8007d0c:	e7ed      	b.n	8007cea <_free_r+0x1e>
 8007d0e:	461a      	mov	r2, r3
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	b10b      	cbz	r3, 8007d18 <_free_r+0x4c>
 8007d14:	42a3      	cmp	r3, r4
 8007d16:	d9fa      	bls.n	8007d0e <_free_r+0x42>
 8007d18:	6811      	ldr	r1, [r2, #0]
 8007d1a:	1850      	adds	r0, r2, r1
 8007d1c:	42a0      	cmp	r0, r4
 8007d1e:	d10b      	bne.n	8007d38 <_free_r+0x6c>
 8007d20:	6820      	ldr	r0, [r4, #0]
 8007d22:	4401      	add	r1, r0
 8007d24:	1850      	adds	r0, r2, r1
 8007d26:	4283      	cmp	r3, r0
 8007d28:	6011      	str	r1, [r2, #0]
 8007d2a:	d1e0      	bne.n	8007cee <_free_r+0x22>
 8007d2c:	6818      	ldr	r0, [r3, #0]
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	6053      	str	r3, [r2, #4]
 8007d32:	4408      	add	r0, r1
 8007d34:	6010      	str	r0, [r2, #0]
 8007d36:	e7da      	b.n	8007cee <_free_r+0x22>
 8007d38:	d902      	bls.n	8007d40 <_free_r+0x74>
 8007d3a:	230c      	movs	r3, #12
 8007d3c:	602b      	str	r3, [r5, #0]
 8007d3e:	e7d6      	b.n	8007cee <_free_r+0x22>
 8007d40:	6820      	ldr	r0, [r4, #0]
 8007d42:	1821      	adds	r1, r4, r0
 8007d44:	428b      	cmp	r3, r1
 8007d46:	bf04      	itt	eq
 8007d48:	6819      	ldreq	r1, [r3, #0]
 8007d4a:	685b      	ldreq	r3, [r3, #4]
 8007d4c:	6063      	str	r3, [r4, #4]
 8007d4e:	bf04      	itt	eq
 8007d50:	1809      	addeq	r1, r1, r0
 8007d52:	6021      	streq	r1, [r4, #0]
 8007d54:	6054      	str	r4, [r2, #4]
 8007d56:	e7ca      	b.n	8007cee <_free_r+0x22>
 8007d58:	bd38      	pop	{r3, r4, r5, pc}
 8007d5a:	bf00      	nop
 8007d5c:	20001064 	.word	0x20001064

08007d60 <__ssputs_r>:
 8007d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d64:	688e      	ldr	r6, [r1, #8]
 8007d66:	461f      	mov	r7, r3
 8007d68:	42be      	cmp	r6, r7
 8007d6a:	680b      	ldr	r3, [r1, #0]
 8007d6c:	4682      	mov	sl, r0
 8007d6e:	460c      	mov	r4, r1
 8007d70:	4690      	mov	r8, r2
 8007d72:	d82d      	bhi.n	8007dd0 <__ssputs_r+0x70>
 8007d74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d7c:	d026      	beq.n	8007dcc <__ssputs_r+0x6c>
 8007d7e:	6965      	ldr	r5, [r4, #20]
 8007d80:	6909      	ldr	r1, [r1, #16]
 8007d82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d86:	eba3 0901 	sub.w	r9, r3, r1
 8007d8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d8e:	1c7b      	adds	r3, r7, #1
 8007d90:	444b      	add	r3, r9
 8007d92:	106d      	asrs	r5, r5, #1
 8007d94:	429d      	cmp	r5, r3
 8007d96:	bf38      	it	cc
 8007d98:	461d      	movcc	r5, r3
 8007d9a:	0553      	lsls	r3, r2, #21
 8007d9c:	d527      	bpl.n	8007dee <__ssputs_r+0x8e>
 8007d9e:	4629      	mov	r1, r5
 8007da0:	f7ff fe82 	bl	8007aa8 <_malloc_r>
 8007da4:	4606      	mov	r6, r0
 8007da6:	b360      	cbz	r0, 8007e02 <__ssputs_r+0xa2>
 8007da8:	6921      	ldr	r1, [r4, #16]
 8007daa:	464a      	mov	r2, r9
 8007dac:	f7ff ff80 	bl	8007cb0 <memcpy>
 8007db0:	89a3      	ldrh	r3, [r4, #12]
 8007db2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dba:	81a3      	strh	r3, [r4, #12]
 8007dbc:	6126      	str	r6, [r4, #16]
 8007dbe:	6165      	str	r5, [r4, #20]
 8007dc0:	444e      	add	r6, r9
 8007dc2:	eba5 0509 	sub.w	r5, r5, r9
 8007dc6:	6026      	str	r6, [r4, #0]
 8007dc8:	60a5      	str	r5, [r4, #8]
 8007dca:	463e      	mov	r6, r7
 8007dcc:	42be      	cmp	r6, r7
 8007dce:	d900      	bls.n	8007dd2 <__ssputs_r+0x72>
 8007dd0:	463e      	mov	r6, r7
 8007dd2:	6820      	ldr	r0, [r4, #0]
 8007dd4:	4632      	mov	r2, r6
 8007dd6:	4641      	mov	r1, r8
 8007dd8:	f000 faa6 	bl	8008328 <memmove>
 8007ddc:	68a3      	ldr	r3, [r4, #8]
 8007dde:	1b9b      	subs	r3, r3, r6
 8007de0:	60a3      	str	r3, [r4, #8]
 8007de2:	6823      	ldr	r3, [r4, #0]
 8007de4:	4433      	add	r3, r6
 8007de6:	6023      	str	r3, [r4, #0]
 8007de8:	2000      	movs	r0, #0
 8007dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dee:	462a      	mov	r2, r5
 8007df0:	f000 fab4 	bl	800835c <_realloc_r>
 8007df4:	4606      	mov	r6, r0
 8007df6:	2800      	cmp	r0, #0
 8007df8:	d1e0      	bne.n	8007dbc <__ssputs_r+0x5c>
 8007dfa:	6921      	ldr	r1, [r4, #16]
 8007dfc:	4650      	mov	r0, sl
 8007dfe:	f7ff ff65 	bl	8007ccc <_free_r>
 8007e02:	230c      	movs	r3, #12
 8007e04:	f8ca 3000 	str.w	r3, [sl]
 8007e08:	89a3      	ldrh	r3, [r4, #12]
 8007e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e0e:	81a3      	strh	r3, [r4, #12]
 8007e10:	f04f 30ff 	mov.w	r0, #4294967295
 8007e14:	e7e9      	b.n	8007dea <__ssputs_r+0x8a>
	...

08007e18 <_svfiprintf_r>:
 8007e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e1c:	4698      	mov	r8, r3
 8007e1e:	898b      	ldrh	r3, [r1, #12]
 8007e20:	061b      	lsls	r3, r3, #24
 8007e22:	b09d      	sub	sp, #116	@ 0x74
 8007e24:	4607      	mov	r7, r0
 8007e26:	460d      	mov	r5, r1
 8007e28:	4614      	mov	r4, r2
 8007e2a:	d510      	bpl.n	8007e4e <_svfiprintf_r+0x36>
 8007e2c:	690b      	ldr	r3, [r1, #16]
 8007e2e:	b973      	cbnz	r3, 8007e4e <_svfiprintf_r+0x36>
 8007e30:	2140      	movs	r1, #64	@ 0x40
 8007e32:	f7ff fe39 	bl	8007aa8 <_malloc_r>
 8007e36:	6028      	str	r0, [r5, #0]
 8007e38:	6128      	str	r0, [r5, #16]
 8007e3a:	b930      	cbnz	r0, 8007e4a <_svfiprintf_r+0x32>
 8007e3c:	230c      	movs	r3, #12
 8007e3e:	603b      	str	r3, [r7, #0]
 8007e40:	f04f 30ff 	mov.w	r0, #4294967295
 8007e44:	b01d      	add	sp, #116	@ 0x74
 8007e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e4a:	2340      	movs	r3, #64	@ 0x40
 8007e4c:	616b      	str	r3, [r5, #20]
 8007e4e:	2300      	movs	r3, #0
 8007e50:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e52:	2320      	movs	r3, #32
 8007e54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e58:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e5c:	2330      	movs	r3, #48	@ 0x30
 8007e5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007ffc <_svfiprintf_r+0x1e4>
 8007e62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e66:	f04f 0901 	mov.w	r9, #1
 8007e6a:	4623      	mov	r3, r4
 8007e6c:	469a      	mov	sl, r3
 8007e6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e72:	b10a      	cbz	r2, 8007e78 <_svfiprintf_r+0x60>
 8007e74:	2a25      	cmp	r2, #37	@ 0x25
 8007e76:	d1f9      	bne.n	8007e6c <_svfiprintf_r+0x54>
 8007e78:	ebba 0b04 	subs.w	fp, sl, r4
 8007e7c:	d00b      	beq.n	8007e96 <_svfiprintf_r+0x7e>
 8007e7e:	465b      	mov	r3, fp
 8007e80:	4622      	mov	r2, r4
 8007e82:	4629      	mov	r1, r5
 8007e84:	4638      	mov	r0, r7
 8007e86:	f7ff ff6b 	bl	8007d60 <__ssputs_r>
 8007e8a:	3001      	adds	r0, #1
 8007e8c:	f000 80a7 	beq.w	8007fde <_svfiprintf_r+0x1c6>
 8007e90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e92:	445a      	add	r2, fp
 8007e94:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e96:	f89a 3000 	ldrb.w	r3, [sl]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	f000 809f 	beq.w	8007fde <_svfiprintf_r+0x1c6>
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ea6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007eaa:	f10a 0a01 	add.w	sl, sl, #1
 8007eae:	9304      	str	r3, [sp, #16]
 8007eb0:	9307      	str	r3, [sp, #28]
 8007eb2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007eb6:	931a      	str	r3, [sp, #104]	@ 0x68
 8007eb8:	4654      	mov	r4, sl
 8007eba:	2205      	movs	r2, #5
 8007ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ec0:	484e      	ldr	r0, [pc, #312]	@ (8007ffc <_svfiprintf_r+0x1e4>)
 8007ec2:	f7f8 f99d 	bl	8000200 <memchr>
 8007ec6:	9a04      	ldr	r2, [sp, #16]
 8007ec8:	b9d8      	cbnz	r0, 8007f02 <_svfiprintf_r+0xea>
 8007eca:	06d0      	lsls	r0, r2, #27
 8007ecc:	bf44      	itt	mi
 8007ece:	2320      	movmi	r3, #32
 8007ed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ed4:	0711      	lsls	r1, r2, #28
 8007ed6:	bf44      	itt	mi
 8007ed8:	232b      	movmi	r3, #43	@ 0x2b
 8007eda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ede:	f89a 3000 	ldrb.w	r3, [sl]
 8007ee2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ee4:	d015      	beq.n	8007f12 <_svfiprintf_r+0xfa>
 8007ee6:	9a07      	ldr	r2, [sp, #28]
 8007ee8:	4654      	mov	r4, sl
 8007eea:	2000      	movs	r0, #0
 8007eec:	f04f 0c0a 	mov.w	ip, #10
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ef6:	3b30      	subs	r3, #48	@ 0x30
 8007ef8:	2b09      	cmp	r3, #9
 8007efa:	d94b      	bls.n	8007f94 <_svfiprintf_r+0x17c>
 8007efc:	b1b0      	cbz	r0, 8007f2c <_svfiprintf_r+0x114>
 8007efe:	9207      	str	r2, [sp, #28]
 8007f00:	e014      	b.n	8007f2c <_svfiprintf_r+0x114>
 8007f02:	eba0 0308 	sub.w	r3, r0, r8
 8007f06:	fa09 f303 	lsl.w	r3, r9, r3
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	9304      	str	r3, [sp, #16]
 8007f0e:	46a2      	mov	sl, r4
 8007f10:	e7d2      	b.n	8007eb8 <_svfiprintf_r+0xa0>
 8007f12:	9b03      	ldr	r3, [sp, #12]
 8007f14:	1d19      	adds	r1, r3, #4
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	9103      	str	r1, [sp, #12]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	bfbb      	ittet	lt
 8007f1e:	425b      	neglt	r3, r3
 8007f20:	f042 0202 	orrlt.w	r2, r2, #2
 8007f24:	9307      	strge	r3, [sp, #28]
 8007f26:	9307      	strlt	r3, [sp, #28]
 8007f28:	bfb8      	it	lt
 8007f2a:	9204      	strlt	r2, [sp, #16]
 8007f2c:	7823      	ldrb	r3, [r4, #0]
 8007f2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f30:	d10a      	bne.n	8007f48 <_svfiprintf_r+0x130>
 8007f32:	7863      	ldrb	r3, [r4, #1]
 8007f34:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f36:	d132      	bne.n	8007f9e <_svfiprintf_r+0x186>
 8007f38:	9b03      	ldr	r3, [sp, #12]
 8007f3a:	1d1a      	adds	r2, r3, #4
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	9203      	str	r2, [sp, #12]
 8007f40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f44:	3402      	adds	r4, #2
 8007f46:	9305      	str	r3, [sp, #20]
 8007f48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800800c <_svfiprintf_r+0x1f4>
 8007f4c:	7821      	ldrb	r1, [r4, #0]
 8007f4e:	2203      	movs	r2, #3
 8007f50:	4650      	mov	r0, sl
 8007f52:	f7f8 f955 	bl	8000200 <memchr>
 8007f56:	b138      	cbz	r0, 8007f68 <_svfiprintf_r+0x150>
 8007f58:	9b04      	ldr	r3, [sp, #16]
 8007f5a:	eba0 000a 	sub.w	r0, r0, sl
 8007f5e:	2240      	movs	r2, #64	@ 0x40
 8007f60:	4082      	lsls	r2, r0
 8007f62:	4313      	orrs	r3, r2
 8007f64:	3401      	adds	r4, #1
 8007f66:	9304      	str	r3, [sp, #16]
 8007f68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f6c:	4824      	ldr	r0, [pc, #144]	@ (8008000 <_svfiprintf_r+0x1e8>)
 8007f6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f72:	2206      	movs	r2, #6
 8007f74:	f7f8 f944 	bl	8000200 <memchr>
 8007f78:	2800      	cmp	r0, #0
 8007f7a:	d036      	beq.n	8007fea <_svfiprintf_r+0x1d2>
 8007f7c:	4b21      	ldr	r3, [pc, #132]	@ (8008004 <_svfiprintf_r+0x1ec>)
 8007f7e:	bb1b      	cbnz	r3, 8007fc8 <_svfiprintf_r+0x1b0>
 8007f80:	9b03      	ldr	r3, [sp, #12]
 8007f82:	3307      	adds	r3, #7
 8007f84:	f023 0307 	bic.w	r3, r3, #7
 8007f88:	3308      	adds	r3, #8
 8007f8a:	9303      	str	r3, [sp, #12]
 8007f8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f8e:	4433      	add	r3, r6
 8007f90:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f92:	e76a      	b.n	8007e6a <_svfiprintf_r+0x52>
 8007f94:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f98:	460c      	mov	r4, r1
 8007f9a:	2001      	movs	r0, #1
 8007f9c:	e7a8      	b.n	8007ef0 <_svfiprintf_r+0xd8>
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	3401      	adds	r4, #1
 8007fa2:	9305      	str	r3, [sp, #20]
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	f04f 0c0a 	mov.w	ip, #10
 8007faa:	4620      	mov	r0, r4
 8007fac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fb0:	3a30      	subs	r2, #48	@ 0x30
 8007fb2:	2a09      	cmp	r2, #9
 8007fb4:	d903      	bls.n	8007fbe <_svfiprintf_r+0x1a6>
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d0c6      	beq.n	8007f48 <_svfiprintf_r+0x130>
 8007fba:	9105      	str	r1, [sp, #20]
 8007fbc:	e7c4      	b.n	8007f48 <_svfiprintf_r+0x130>
 8007fbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	e7f0      	b.n	8007faa <_svfiprintf_r+0x192>
 8007fc8:	ab03      	add	r3, sp, #12
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	462a      	mov	r2, r5
 8007fce:	4b0e      	ldr	r3, [pc, #56]	@ (8008008 <_svfiprintf_r+0x1f0>)
 8007fd0:	a904      	add	r1, sp, #16
 8007fd2:	4638      	mov	r0, r7
 8007fd4:	f3af 8000 	nop.w
 8007fd8:	1c42      	adds	r2, r0, #1
 8007fda:	4606      	mov	r6, r0
 8007fdc:	d1d6      	bne.n	8007f8c <_svfiprintf_r+0x174>
 8007fde:	89ab      	ldrh	r3, [r5, #12]
 8007fe0:	065b      	lsls	r3, r3, #25
 8007fe2:	f53f af2d 	bmi.w	8007e40 <_svfiprintf_r+0x28>
 8007fe6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007fe8:	e72c      	b.n	8007e44 <_svfiprintf_r+0x2c>
 8007fea:	ab03      	add	r3, sp, #12
 8007fec:	9300      	str	r3, [sp, #0]
 8007fee:	462a      	mov	r2, r5
 8007ff0:	4b05      	ldr	r3, [pc, #20]	@ (8008008 <_svfiprintf_r+0x1f0>)
 8007ff2:	a904      	add	r1, sp, #16
 8007ff4:	4638      	mov	r0, r7
 8007ff6:	f000 f879 	bl	80080ec <_printf_i>
 8007ffa:	e7ed      	b.n	8007fd8 <_svfiprintf_r+0x1c0>
 8007ffc:	08008484 	.word	0x08008484
 8008000:	0800848e 	.word	0x0800848e
 8008004:	00000000 	.word	0x00000000
 8008008:	08007d61 	.word	0x08007d61
 800800c:	0800848a 	.word	0x0800848a

08008010 <_printf_common>:
 8008010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008014:	4616      	mov	r6, r2
 8008016:	4698      	mov	r8, r3
 8008018:	688a      	ldr	r2, [r1, #8]
 800801a:	690b      	ldr	r3, [r1, #16]
 800801c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008020:	4293      	cmp	r3, r2
 8008022:	bfb8      	it	lt
 8008024:	4613      	movlt	r3, r2
 8008026:	6033      	str	r3, [r6, #0]
 8008028:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800802c:	4607      	mov	r7, r0
 800802e:	460c      	mov	r4, r1
 8008030:	b10a      	cbz	r2, 8008036 <_printf_common+0x26>
 8008032:	3301      	adds	r3, #1
 8008034:	6033      	str	r3, [r6, #0]
 8008036:	6823      	ldr	r3, [r4, #0]
 8008038:	0699      	lsls	r1, r3, #26
 800803a:	bf42      	ittt	mi
 800803c:	6833      	ldrmi	r3, [r6, #0]
 800803e:	3302      	addmi	r3, #2
 8008040:	6033      	strmi	r3, [r6, #0]
 8008042:	6825      	ldr	r5, [r4, #0]
 8008044:	f015 0506 	ands.w	r5, r5, #6
 8008048:	d106      	bne.n	8008058 <_printf_common+0x48>
 800804a:	f104 0a19 	add.w	sl, r4, #25
 800804e:	68e3      	ldr	r3, [r4, #12]
 8008050:	6832      	ldr	r2, [r6, #0]
 8008052:	1a9b      	subs	r3, r3, r2
 8008054:	42ab      	cmp	r3, r5
 8008056:	dc26      	bgt.n	80080a6 <_printf_common+0x96>
 8008058:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800805c:	6822      	ldr	r2, [r4, #0]
 800805e:	3b00      	subs	r3, #0
 8008060:	bf18      	it	ne
 8008062:	2301      	movne	r3, #1
 8008064:	0692      	lsls	r2, r2, #26
 8008066:	d42b      	bmi.n	80080c0 <_printf_common+0xb0>
 8008068:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800806c:	4641      	mov	r1, r8
 800806e:	4638      	mov	r0, r7
 8008070:	47c8      	blx	r9
 8008072:	3001      	adds	r0, #1
 8008074:	d01e      	beq.n	80080b4 <_printf_common+0xa4>
 8008076:	6823      	ldr	r3, [r4, #0]
 8008078:	6922      	ldr	r2, [r4, #16]
 800807a:	f003 0306 	and.w	r3, r3, #6
 800807e:	2b04      	cmp	r3, #4
 8008080:	bf02      	ittt	eq
 8008082:	68e5      	ldreq	r5, [r4, #12]
 8008084:	6833      	ldreq	r3, [r6, #0]
 8008086:	1aed      	subeq	r5, r5, r3
 8008088:	68a3      	ldr	r3, [r4, #8]
 800808a:	bf0c      	ite	eq
 800808c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008090:	2500      	movne	r5, #0
 8008092:	4293      	cmp	r3, r2
 8008094:	bfc4      	itt	gt
 8008096:	1a9b      	subgt	r3, r3, r2
 8008098:	18ed      	addgt	r5, r5, r3
 800809a:	2600      	movs	r6, #0
 800809c:	341a      	adds	r4, #26
 800809e:	42b5      	cmp	r5, r6
 80080a0:	d11a      	bne.n	80080d8 <_printf_common+0xc8>
 80080a2:	2000      	movs	r0, #0
 80080a4:	e008      	b.n	80080b8 <_printf_common+0xa8>
 80080a6:	2301      	movs	r3, #1
 80080a8:	4652      	mov	r2, sl
 80080aa:	4641      	mov	r1, r8
 80080ac:	4638      	mov	r0, r7
 80080ae:	47c8      	blx	r9
 80080b0:	3001      	adds	r0, #1
 80080b2:	d103      	bne.n	80080bc <_printf_common+0xac>
 80080b4:	f04f 30ff 	mov.w	r0, #4294967295
 80080b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080bc:	3501      	adds	r5, #1
 80080be:	e7c6      	b.n	800804e <_printf_common+0x3e>
 80080c0:	18e1      	adds	r1, r4, r3
 80080c2:	1c5a      	adds	r2, r3, #1
 80080c4:	2030      	movs	r0, #48	@ 0x30
 80080c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80080ca:	4422      	add	r2, r4
 80080cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80080d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80080d4:	3302      	adds	r3, #2
 80080d6:	e7c7      	b.n	8008068 <_printf_common+0x58>
 80080d8:	2301      	movs	r3, #1
 80080da:	4622      	mov	r2, r4
 80080dc:	4641      	mov	r1, r8
 80080de:	4638      	mov	r0, r7
 80080e0:	47c8      	blx	r9
 80080e2:	3001      	adds	r0, #1
 80080e4:	d0e6      	beq.n	80080b4 <_printf_common+0xa4>
 80080e6:	3601      	adds	r6, #1
 80080e8:	e7d9      	b.n	800809e <_printf_common+0x8e>
	...

080080ec <_printf_i>:
 80080ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080f0:	7e0f      	ldrb	r7, [r1, #24]
 80080f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80080f4:	2f78      	cmp	r7, #120	@ 0x78
 80080f6:	4691      	mov	r9, r2
 80080f8:	4680      	mov	r8, r0
 80080fa:	460c      	mov	r4, r1
 80080fc:	469a      	mov	sl, r3
 80080fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008102:	d807      	bhi.n	8008114 <_printf_i+0x28>
 8008104:	2f62      	cmp	r7, #98	@ 0x62
 8008106:	d80a      	bhi.n	800811e <_printf_i+0x32>
 8008108:	2f00      	cmp	r7, #0
 800810a:	f000 80d1 	beq.w	80082b0 <_printf_i+0x1c4>
 800810e:	2f58      	cmp	r7, #88	@ 0x58
 8008110:	f000 80b8 	beq.w	8008284 <_printf_i+0x198>
 8008114:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008118:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800811c:	e03a      	b.n	8008194 <_printf_i+0xa8>
 800811e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008122:	2b15      	cmp	r3, #21
 8008124:	d8f6      	bhi.n	8008114 <_printf_i+0x28>
 8008126:	a101      	add	r1, pc, #4	@ (adr r1, 800812c <_printf_i+0x40>)
 8008128:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800812c:	08008185 	.word	0x08008185
 8008130:	08008199 	.word	0x08008199
 8008134:	08008115 	.word	0x08008115
 8008138:	08008115 	.word	0x08008115
 800813c:	08008115 	.word	0x08008115
 8008140:	08008115 	.word	0x08008115
 8008144:	08008199 	.word	0x08008199
 8008148:	08008115 	.word	0x08008115
 800814c:	08008115 	.word	0x08008115
 8008150:	08008115 	.word	0x08008115
 8008154:	08008115 	.word	0x08008115
 8008158:	08008297 	.word	0x08008297
 800815c:	080081c3 	.word	0x080081c3
 8008160:	08008251 	.word	0x08008251
 8008164:	08008115 	.word	0x08008115
 8008168:	08008115 	.word	0x08008115
 800816c:	080082b9 	.word	0x080082b9
 8008170:	08008115 	.word	0x08008115
 8008174:	080081c3 	.word	0x080081c3
 8008178:	08008115 	.word	0x08008115
 800817c:	08008115 	.word	0x08008115
 8008180:	08008259 	.word	0x08008259
 8008184:	6833      	ldr	r3, [r6, #0]
 8008186:	1d1a      	adds	r2, r3, #4
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	6032      	str	r2, [r6, #0]
 800818c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008190:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008194:	2301      	movs	r3, #1
 8008196:	e09c      	b.n	80082d2 <_printf_i+0x1e6>
 8008198:	6833      	ldr	r3, [r6, #0]
 800819a:	6820      	ldr	r0, [r4, #0]
 800819c:	1d19      	adds	r1, r3, #4
 800819e:	6031      	str	r1, [r6, #0]
 80081a0:	0606      	lsls	r6, r0, #24
 80081a2:	d501      	bpl.n	80081a8 <_printf_i+0xbc>
 80081a4:	681d      	ldr	r5, [r3, #0]
 80081a6:	e003      	b.n	80081b0 <_printf_i+0xc4>
 80081a8:	0645      	lsls	r5, r0, #25
 80081aa:	d5fb      	bpl.n	80081a4 <_printf_i+0xb8>
 80081ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80081b0:	2d00      	cmp	r5, #0
 80081b2:	da03      	bge.n	80081bc <_printf_i+0xd0>
 80081b4:	232d      	movs	r3, #45	@ 0x2d
 80081b6:	426d      	negs	r5, r5
 80081b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081bc:	4858      	ldr	r0, [pc, #352]	@ (8008320 <_printf_i+0x234>)
 80081be:	230a      	movs	r3, #10
 80081c0:	e011      	b.n	80081e6 <_printf_i+0xfa>
 80081c2:	6821      	ldr	r1, [r4, #0]
 80081c4:	6833      	ldr	r3, [r6, #0]
 80081c6:	0608      	lsls	r0, r1, #24
 80081c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80081cc:	d402      	bmi.n	80081d4 <_printf_i+0xe8>
 80081ce:	0649      	lsls	r1, r1, #25
 80081d0:	bf48      	it	mi
 80081d2:	b2ad      	uxthmi	r5, r5
 80081d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80081d6:	4852      	ldr	r0, [pc, #328]	@ (8008320 <_printf_i+0x234>)
 80081d8:	6033      	str	r3, [r6, #0]
 80081da:	bf14      	ite	ne
 80081dc:	230a      	movne	r3, #10
 80081de:	2308      	moveq	r3, #8
 80081e0:	2100      	movs	r1, #0
 80081e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80081e6:	6866      	ldr	r6, [r4, #4]
 80081e8:	60a6      	str	r6, [r4, #8]
 80081ea:	2e00      	cmp	r6, #0
 80081ec:	db05      	blt.n	80081fa <_printf_i+0x10e>
 80081ee:	6821      	ldr	r1, [r4, #0]
 80081f0:	432e      	orrs	r6, r5
 80081f2:	f021 0104 	bic.w	r1, r1, #4
 80081f6:	6021      	str	r1, [r4, #0]
 80081f8:	d04b      	beq.n	8008292 <_printf_i+0x1a6>
 80081fa:	4616      	mov	r6, r2
 80081fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8008200:	fb03 5711 	mls	r7, r3, r1, r5
 8008204:	5dc7      	ldrb	r7, [r0, r7]
 8008206:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800820a:	462f      	mov	r7, r5
 800820c:	42bb      	cmp	r3, r7
 800820e:	460d      	mov	r5, r1
 8008210:	d9f4      	bls.n	80081fc <_printf_i+0x110>
 8008212:	2b08      	cmp	r3, #8
 8008214:	d10b      	bne.n	800822e <_printf_i+0x142>
 8008216:	6823      	ldr	r3, [r4, #0]
 8008218:	07df      	lsls	r7, r3, #31
 800821a:	d508      	bpl.n	800822e <_printf_i+0x142>
 800821c:	6923      	ldr	r3, [r4, #16]
 800821e:	6861      	ldr	r1, [r4, #4]
 8008220:	4299      	cmp	r1, r3
 8008222:	bfde      	ittt	le
 8008224:	2330      	movle	r3, #48	@ 0x30
 8008226:	f806 3c01 	strble.w	r3, [r6, #-1]
 800822a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800822e:	1b92      	subs	r2, r2, r6
 8008230:	6122      	str	r2, [r4, #16]
 8008232:	f8cd a000 	str.w	sl, [sp]
 8008236:	464b      	mov	r3, r9
 8008238:	aa03      	add	r2, sp, #12
 800823a:	4621      	mov	r1, r4
 800823c:	4640      	mov	r0, r8
 800823e:	f7ff fee7 	bl	8008010 <_printf_common>
 8008242:	3001      	adds	r0, #1
 8008244:	d14a      	bne.n	80082dc <_printf_i+0x1f0>
 8008246:	f04f 30ff 	mov.w	r0, #4294967295
 800824a:	b004      	add	sp, #16
 800824c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008250:	6823      	ldr	r3, [r4, #0]
 8008252:	f043 0320 	orr.w	r3, r3, #32
 8008256:	6023      	str	r3, [r4, #0]
 8008258:	4832      	ldr	r0, [pc, #200]	@ (8008324 <_printf_i+0x238>)
 800825a:	2778      	movs	r7, #120	@ 0x78
 800825c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008260:	6823      	ldr	r3, [r4, #0]
 8008262:	6831      	ldr	r1, [r6, #0]
 8008264:	061f      	lsls	r7, r3, #24
 8008266:	f851 5b04 	ldr.w	r5, [r1], #4
 800826a:	d402      	bmi.n	8008272 <_printf_i+0x186>
 800826c:	065f      	lsls	r7, r3, #25
 800826e:	bf48      	it	mi
 8008270:	b2ad      	uxthmi	r5, r5
 8008272:	6031      	str	r1, [r6, #0]
 8008274:	07d9      	lsls	r1, r3, #31
 8008276:	bf44      	itt	mi
 8008278:	f043 0320 	orrmi.w	r3, r3, #32
 800827c:	6023      	strmi	r3, [r4, #0]
 800827e:	b11d      	cbz	r5, 8008288 <_printf_i+0x19c>
 8008280:	2310      	movs	r3, #16
 8008282:	e7ad      	b.n	80081e0 <_printf_i+0xf4>
 8008284:	4826      	ldr	r0, [pc, #152]	@ (8008320 <_printf_i+0x234>)
 8008286:	e7e9      	b.n	800825c <_printf_i+0x170>
 8008288:	6823      	ldr	r3, [r4, #0]
 800828a:	f023 0320 	bic.w	r3, r3, #32
 800828e:	6023      	str	r3, [r4, #0]
 8008290:	e7f6      	b.n	8008280 <_printf_i+0x194>
 8008292:	4616      	mov	r6, r2
 8008294:	e7bd      	b.n	8008212 <_printf_i+0x126>
 8008296:	6833      	ldr	r3, [r6, #0]
 8008298:	6825      	ldr	r5, [r4, #0]
 800829a:	6961      	ldr	r1, [r4, #20]
 800829c:	1d18      	adds	r0, r3, #4
 800829e:	6030      	str	r0, [r6, #0]
 80082a0:	062e      	lsls	r6, r5, #24
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	d501      	bpl.n	80082aa <_printf_i+0x1be>
 80082a6:	6019      	str	r1, [r3, #0]
 80082a8:	e002      	b.n	80082b0 <_printf_i+0x1c4>
 80082aa:	0668      	lsls	r0, r5, #25
 80082ac:	d5fb      	bpl.n	80082a6 <_printf_i+0x1ba>
 80082ae:	8019      	strh	r1, [r3, #0]
 80082b0:	2300      	movs	r3, #0
 80082b2:	6123      	str	r3, [r4, #16]
 80082b4:	4616      	mov	r6, r2
 80082b6:	e7bc      	b.n	8008232 <_printf_i+0x146>
 80082b8:	6833      	ldr	r3, [r6, #0]
 80082ba:	1d1a      	adds	r2, r3, #4
 80082bc:	6032      	str	r2, [r6, #0]
 80082be:	681e      	ldr	r6, [r3, #0]
 80082c0:	6862      	ldr	r2, [r4, #4]
 80082c2:	2100      	movs	r1, #0
 80082c4:	4630      	mov	r0, r6
 80082c6:	f7f7 ff9b 	bl	8000200 <memchr>
 80082ca:	b108      	cbz	r0, 80082d0 <_printf_i+0x1e4>
 80082cc:	1b80      	subs	r0, r0, r6
 80082ce:	6060      	str	r0, [r4, #4]
 80082d0:	6863      	ldr	r3, [r4, #4]
 80082d2:	6123      	str	r3, [r4, #16]
 80082d4:	2300      	movs	r3, #0
 80082d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082da:	e7aa      	b.n	8008232 <_printf_i+0x146>
 80082dc:	6923      	ldr	r3, [r4, #16]
 80082de:	4632      	mov	r2, r6
 80082e0:	4649      	mov	r1, r9
 80082e2:	4640      	mov	r0, r8
 80082e4:	47d0      	blx	sl
 80082e6:	3001      	adds	r0, #1
 80082e8:	d0ad      	beq.n	8008246 <_printf_i+0x15a>
 80082ea:	6823      	ldr	r3, [r4, #0]
 80082ec:	079b      	lsls	r3, r3, #30
 80082ee:	d413      	bmi.n	8008318 <_printf_i+0x22c>
 80082f0:	68e0      	ldr	r0, [r4, #12]
 80082f2:	9b03      	ldr	r3, [sp, #12]
 80082f4:	4298      	cmp	r0, r3
 80082f6:	bfb8      	it	lt
 80082f8:	4618      	movlt	r0, r3
 80082fa:	e7a6      	b.n	800824a <_printf_i+0x15e>
 80082fc:	2301      	movs	r3, #1
 80082fe:	4632      	mov	r2, r6
 8008300:	4649      	mov	r1, r9
 8008302:	4640      	mov	r0, r8
 8008304:	47d0      	blx	sl
 8008306:	3001      	adds	r0, #1
 8008308:	d09d      	beq.n	8008246 <_printf_i+0x15a>
 800830a:	3501      	adds	r5, #1
 800830c:	68e3      	ldr	r3, [r4, #12]
 800830e:	9903      	ldr	r1, [sp, #12]
 8008310:	1a5b      	subs	r3, r3, r1
 8008312:	42ab      	cmp	r3, r5
 8008314:	dcf2      	bgt.n	80082fc <_printf_i+0x210>
 8008316:	e7eb      	b.n	80082f0 <_printf_i+0x204>
 8008318:	2500      	movs	r5, #0
 800831a:	f104 0619 	add.w	r6, r4, #25
 800831e:	e7f5      	b.n	800830c <_printf_i+0x220>
 8008320:	08008495 	.word	0x08008495
 8008324:	080084a6 	.word	0x080084a6

08008328 <memmove>:
 8008328:	4288      	cmp	r0, r1
 800832a:	b510      	push	{r4, lr}
 800832c:	eb01 0402 	add.w	r4, r1, r2
 8008330:	d902      	bls.n	8008338 <memmove+0x10>
 8008332:	4284      	cmp	r4, r0
 8008334:	4623      	mov	r3, r4
 8008336:	d807      	bhi.n	8008348 <memmove+0x20>
 8008338:	1e43      	subs	r3, r0, #1
 800833a:	42a1      	cmp	r1, r4
 800833c:	d008      	beq.n	8008350 <memmove+0x28>
 800833e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008342:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008346:	e7f8      	b.n	800833a <memmove+0x12>
 8008348:	4402      	add	r2, r0
 800834a:	4601      	mov	r1, r0
 800834c:	428a      	cmp	r2, r1
 800834e:	d100      	bne.n	8008352 <memmove+0x2a>
 8008350:	bd10      	pop	{r4, pc}
 8008352:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008356:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800835a:	e7f7      	b.n	800834c <memmove+0x24>

0800835c <_realloc_r>:
 800835c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008360:	4607      	mov	r7, r0
 8008362:	4614      	mov	r4, r2
 8008364:	460d      	mov	r5, r1
 8008366:	b921      	cbnz	r1, 8008372 <_realloc_r+0x16>
 8008368:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800836c:	4611      	mov	r1, r2
 800836e:	f7ff bb9b 	b.w	8007aa8 <_malloc_r>
 8008372:	b92a      	cbnz	r2, 8008380 <_realloc_r+0x24>
 8008374:	f7ff fcaa 	bl	8007ccc <_free_r>
 8008378:	4625      	mov	r5, r4
 800837a:	4628      	mov	r0, r5
 800837c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008380:	f000 f81a 	bl	80083b8 <_malloc_usable_size_r>
 8008384:	4284      	cmp	r4, r0
 8008386:	4606      	mov	r6, r0
 8008388:	d802      	bhi.n	8008390 <_realloc_r+0x34>
 800838a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800838e:	d8f4      	bhi.n	800837a <_realloc_r+0x1e>
 8008390:	4621      	mov	r1, r4
 8008392:	4638      	mov	r0, r7
 8008394:	f7ff fb88 	bl	8007aa8 <_malloc_r>
 8008398:	4680      	mov	r8, r0
 800839a:	b908      	cbnz	r0, 80083a0 <_realloc_r+0x44>
 800839c:	4645      	mov	r5, r8
 800839e:	e7ec      	b.n	800837a <_realloc_r+0x1e>
 80083a0:	42b4      	cmp	r4, r6
 80083a2:	4622      	mov	r2, r4
 80083a4:	4629      	mov	r1, r5
 80083a6:	bf28      	it	cs
 80083a8:	4632      	movcs	r2, r6
 80083aa:	f7ff fc81 	bl	8007cb0 <memcpy>
 80083ae:	4629      	mov	r1, r5
 80083b0:	4638      	mov	r0, r7
 80083b2:	f7ff fc8b 	bl	8007ccc <_free_r>
 80083b6:	e7f1      	b.n	800839c <_realloc_r+0x40>

080083b8 <_malloc_usable_size_r>:
 80083b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083bc:	1f18      	subs	r0, r3, #4
 80083be:	2b00      	cmp	r3, #0
 80083c0:	bfbc      	itt	lt
 80083c2:	580b      	ldrlt	r3, [r1, r0]
 80083c4:	18c0      	addlt	r0, r0, r3
 80083c6:	4770      	bx	lr

080083c8 <_init>:
 80083c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ca:	bf00      	nop
 80083cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ce:	bc08      	pop	{r3}
 80083d0:	469e      	mov	lr, r3
 80083d2:	4770      	bx	lr

080083d4 <_fini>:
 80083d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083d6:	bf00      	nop
 80083d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083da:	bc08      	pop	{r3}
 80083dc:	469e      	mov	lr, r3
 80083de:	4770      	bx	lr
