INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mohammed/project_1/project_1.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mohammed/project_1/project_1.srcs/sources_1/new/ControlLogic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlLogic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mohammed/project_1/project_1.srcs/sources_1/new/LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mohammed/project_1/project_1.srcs/sources_1/new/ProsseningUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProsseningUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mohammed/project_1/project_1.srcs/sources_1/new/Rotator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mohammed/project_1/project_1.srcs/sources_1/new/S_box.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_box
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mohammed/project_1/project_1.srcs/sim_1/new/TestBenchForTheProcessingUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProsseningUnit_tb
