
;; Function HAL_PWREx_GetVoltageRange (HAL_PWREx_GetVoltageRange, funcdef_no=329, decl_uid=8891, cgraph_uid=333, symbol_order=332)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 4 3 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 116 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 4 3 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 116: (insn_list:REG_DEP_TRUE 7 (nil))

Pass 1 for finding pseudo/allocno costs

    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:99375,99375 VFP_LO_REGS:99375,99375 ALL_REGS:84375,84375 MEM:66250,66250
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:1750,1750 CALLER_SAVE_REGS:1750,1750 EVEN_REG:1750,1750 GENERAL_REGS:1750,1750 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a2(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:43125,43125 VFP_LO_REGS:43125,43125 ALL_REGS:43125,43125 MEM:28750,28750
  a3(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 26(l0): point = 0
   Insn 25(l0): point = 2
   Insn 63(l0): point = 5
   Insn 62(l0): point = 7
   Insn 15(l0): point = 9
   Insn 11(l0): point = 12
   Insn 10(l0): point = 14
   Insn 9(l0): point = 16
   Insn 8(l0): point = 18
   Insn 7(l0): point = 20
 a0(r115): [12..16] [3..7]
 a1(r114): [8..9]
 a2(r116): [10..20]
 a3(r113): [17..18]
Compressing live ranges: from 23 to 8 - 34%
Ranges after the compression:
 a0(r115): [4..5] [0..1]
 a1(r114): [2..3]
 a2(r116): [4..7]
 a3(r113): [6..7]
+++Allocating 32 bytes for conflict table (uncompressed size 32)
;; a0(r115,l0) conflicts: a2(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r116,l0) conflicts: a0(r115,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r113,l0) conflicts: a2(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r115)<->a1(r114)@109:shuffle
  cp1:a0(r115)<->a3(r113)@125:shuffle
  pref0:a0(r115)<-hr0@2000
  regions=1, blocks=5, points=8
    allocnos=4 (big 0), copies=2, conflicts=0, ranges=5

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r115 1r114 2r116 3r113
    modified regnos: 113 114 115 116
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@269000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 1:a0r115-a3r113 (freq=125):
        Result (freq=7625): a0r115(5625) a3r113(2000)
      Forming thread by copy 0:a0r115-a1r114 (freq=109):
        Result (freq=10250): a0r115(5625) a1r114(2625) a3r113(2000)
      Pushing a2(r116,l0)(cost 0)
      Pushing a3(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Pushing a0(r115,l0)(cost 0)
      Popping a0(r115,l0)  -- assign reg 0
      Popping a1(r114,l0)  -- assign reg 0
      Popping a3(r113,l0)  -- assign reg 0
      Popping a2(r116,l0)  -- assign reg 3
Disposition:
    3:r113 l0     0    1:r114 l0     0    0:r115 l0     0    2:r116 l0     3
New iteration of spill/restore move
+++Costs: overall -2000, reg -2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_GetVoltageRange

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,1u} r114={1d,2u} r115={3d,3u} r116={1d,2u} 
;;    total ref usage 61{34d,27u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 116)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 116) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 115 [ <retval> ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1536 [0x600]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 9 11 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ <retval> ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 24)
(note 12 11 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 16 12 13 3 NOTE_INSN_DELETED)
(debug_insn 13 16 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":115:8 -1
     (nil))
(insn 15 13 62 3 (set (reg:SI 114 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":115:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (nil)))
(insn 62 15 63 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 114 [ _3 ])
                        (const_int 256 [0x100]))
                    (const_int 0 [0])))
            (set (reg:SI 115 [ <retval> ])
                (and:SI (reg:SI 114 [ _3 ])
                    (const_int 256 [0x100])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":118:12 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(insn 63 62 24 3 (set (reg:SI 115 [ <retval> ])
        (if_then_else:SI (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (reg:SI 115 [ <retval> ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":118:12 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil)))
(code_label 24 63 27 4 1 (nil) [1 uses])
(note 27 24 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 27 26 4 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":124:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ <retval> ])
        (nil)))
(insn 26 25 67 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":124:1 -1
     (nil))
(note 67 26 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_ControlVoltageScaling (HAL_PWREx_ControlVoltageScaling, funcdef_no=330, decl_uid=8893, cgraph_uid=334, symbol_order=333)

Starting decreasing number of live ranges...
rescanning insn with uid = 15.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 32 count 21 (    1)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
;;
;; Loop 2
;;  header 5, latch 6
;;  depth 1, outer 0
;;  nodes: 5 6
;;
;; Loop 1
;;  header 14, latch 15
;;  depth 1, outer 0
;;  nodes: 14 15
;; 2 succs { 3 11 }
;; 3 succs { 4 10 }
;; 4 succs { 5 7 }
;; 5 succs { 6 7 }
;; 6 succs { 5 7 }
;; 7 succs { 9 8 }
;; 8 succs { 20 }
;; 9 succs { 20 }
;; 10 succs { 20 }
;; 11 succs { 12 19 }
;; 12 succs { 13 18 }
;; 13 succs { 14 16 }
;; 14 succs { 15 16 }
;; 15 succs { 14 16 }
;; 16 succs { 17 8 }
;; 17 succs { 9 }
;; 18 succs { 20 }
;; 19 succs { 20 }
;; 20 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 206 uninteresting
Reg 155 uninteresting
Reg 156 uninteresting (no unique first use)
Reg 113 uninteresting
Reg 157 uninteresting
Reg 115: local to bb 4 def dominates all uses has unique first use
Reg 163: local to bb 4 def dominates all uses has unique first use
Reg 116 uninteresting
Reg 117: local to bb 4 def dominates all uses has unique first use
Reg 169: local to bb 4 def dominates all uses has unique first use
Reg 161 uninteresting
Reg 119 uninteresting
Reg 166 uninteresting
Reg 151: local to bb 4 def dominates all uses has unique first use
Reg 168 uninteresting
Reg 167 uninteresting
Reg 123: local to bb 5 def dominates all uses has unique first use
Reg 174 uninteresting
Reg 125 uninteresting
Reg 127: local to bb 10 def dominates all uses has unique first use
Reg 128 uninteresting
Reg 178 uninteresting (no unique first use)
Reg 129 uninteresting
Reg 179 uninteresting
Reg 131: local to bb 13 def dominates all uses has unique first use
Reg 185: local to bb 13 def dominates all uses has unique first use
Reg 132 uninteresting
Reg 133: local to bb 13 def dominates all uses has unique first use
Reg 191: local to bb 13 def dominates all uses has unique first use
Reg 183 uninteresting
Reg 135 uninteresting
Reg 188 uninteresting
Reg 152: local to bb 13 def dominates all uses has unique first use
Reg 190 uninteresting
Reg 189 uninteresting
Reg 139: local to bb 14 def dominates all uses has unique first use
Reg 196 uninteresting
Reg 141 uninteresting
Reg 143: local to bb 18 def dominates all uses has unique first use
Reg 144 uninteresting
Reg 200: local to bb 19 def dominates all uses has unique first use
Reg 145 uninteresting
Reg 201 uninteresting
Reg 147 uninteresting
Found def insn 26 for 115 to be not moveable
Found def insn 32 for 117 to be not moveable
Found def insn 62 for 123 to be not moveable
Found def insn 90 for 127 to be not moveable
Found def insn 111 for 131 to be not moveable
Found def insn 117 for 133 to be not moveable
Found def insn 147 for 139 to be not moveable
Found def insn 171 for 143 to be not moveable
Found def insn 51 for 151 to be not moveable
Found def insn 136 for 152 to be not moveable
Ignoring reg 163 with equiv init insn
Ignoring reg 169 with equiv init insn
Ignoring reg 185 with equiv init insn
Ignoring reg 191 with equiv init insn
Ignoring reg 200 with equiv init insn
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
;;
;; Loop 2
;;  header 5, latch 6
;;  depth 1, outer 0
;;  nodes: 5 6
;;
;; Loop 1
;;  header 14, latch 15
;;  depth 1, outer 0
;;  nodes: 14 15
;; 2 succs { 3 11 }
;; 3 succs { 4 10 }
;; 4 succs { 5 7 }
;; 5 succs { 6 7 }
;; 6 succs { 5 7 }
;; 7 succs { 9 8 }
;; 8 succs { 20 }
;; 9 succs { 20 }
;; 10 succs { 20 }
;; 11 succs { 12 19 }
;; 12 succs { 13 18 }
;; 13 succs { 14 16 }
;; 14 succs { 15 16 }
;; 15 succs { 14 16 }
;; 16 succs { 17 8 }
;; 17 succs { 9 }
;; 18 succs { 20 }
;; 19 succs { 20 }
;; 20 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 156: (insn_list:REG_DEP_TRUE 18 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 38 (nil))
init_insns for 166: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 169: (insn_list:REG_DEP_TRUE 42 (nil))
init_insns for 174: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 178: (insn_list:REG_DEP_TRUE 103 (nil))
init_insns for 185: (insn_list:REG_DEP_TRUE 123 (nil))
init_insns for 188: (insn_list:REG_DEP_TRUE 125 (nil))
init_insns for 191: (insn_list:REG_DEP_TRUE 127 (nil))
init_insns for 196: (insn_list:REG_DEP_TRUE 158 (nil))
init_insns for 200: (insn_list:REG_DEP_TRUE 180 (nil))

Pass 1 for finding pseudo/allocno costs

    r206: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a48 (r206,l0) best GENERAL_REGS, allocno ALL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a50 (r178,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a53 (r156,l2) best GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r154,l0) costs: GENERAL_REGS:1258,1258 VFP_D0_D7_REGS:28275,28275 VFP_LO_REGS:28275,28275 ALL_REGS:18840,18840 MEM:18850,18850
  a1(r200,l0) costs: LO_REGS:0,0 HI_REGS:414,414 CALLER_SAVE_REGS:414,414 EVEN_REG:414,414 GENERAL_REGS:414,414 VFP_D0_D7_REGS:9315,9315 VFP_LO_REGS:9315,9315 ALL_REGS:9315,9315 MEM:6210,6210
  a2(r147,l0) costs: LO_REGS:0,0 HI_REGS:414,414 CALLER_SAVE_REGS:414,414 EVEN_REG:414,414 GENERAL_REGS:414,414 VFP_D0_D7_REGS:6210,6210 VFP_LO_REGS:6210,6210 ALL_REGS:6210,6210 MEM:4140,4140
  a3(r201,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6210,6210 VFP_LO_REGS:6210,6210 ALL_REGS:6210,6210 MEM:4140,4140
  a4(r145,l0) costs: LO_REGS:0,0 HI_REGS:414,414 CALLER_SAVE_REGS:414,414 EVEN_REG:414,414 GENERAL_REGS:414,414 VFP_D0_D7_REGS:6210,6210 VFP_LO_REGS:6210,6210 ALL_REGS:6210,6210 MEM:4140,4140
  a5(r178,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:8010,12555 VFP_LO_REGS:8010,12555 ALL_REGS:8010,12555 MEM:5340,8370
  a6(r144,l0) costs: LO_REGS:0,0 HI_REGS:140,140 CALLER_SAVE_REGS:140,140 EVEN_REG:140,140 GENERAL_REGS:140,140 VFP_D0_D7_REGS:2100,2100 VFP_LO_REGS:2100,2100 ALL_REGS:2100,2100 MEM:1400,1400
  a7(r143,l0) costs: LO_REGS:0,0 HI_REGS:140,140 CALLER_SAVE_REGS:140,140 EVEN_REG:140,140 GENERAL_REGS:140,140 VFP_D0_D7_REGS:2100,2100 VFP_LO_REGS:2100,2100 ALL_REGS:2100,2100 MEM:1400,1400
  a8(r141,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a9(r196,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a10(r152,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a11(r148,l0) costs: LO_REGS:0,0 HI_REGS:0,572 CALLER_SAVE_REGS:0,572 EVEN_REG:0,572 GENERAL_REGS:0,572 VFP_D0_D7_REGS:540,13920 VFP_LO_REGS:540,13920 ALL_REGS:540,13920 MEM:360,9280
  a12(r189,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a13(r190,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a14(r191,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a15(r186,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a16(r187,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a17(r188,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a18(r185,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a19(r135,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a20(r183,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a21(r133,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a22(r132,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a23(r131,l0) costs: LO_REGS:0,0 HI_REGS:72,72 CALLER_SAVE_REGS:72,72 EVEN_REG:72,72 GENERAL_REGS:72,72 VFP_D0_D7_REGS:1080,1080 VFP_LO_REGS:1080,1080 ALL_REGS:1080,1080 MEM:720,720
  a24(r179,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a25(r129,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a26(r155,l0) costs: GENERAL_REGS:1258,1258 VFP_D0_D7_REGS:26685,26685 VFP_LO_REGS:26685,26685 ALL_REGS:26685,26685 MEM:17790,17790
  a27(r156,l0) costs: LO_REGS:0,0 HI_REGS:628,628 CALLER_SAVE_REGS:628,628 EVEN_REG:628,628 GENERAL_REGS:628,628 VFP_D0_D7_REGS:23655,37050 VFP_LO_REGS:23655,37050 ALL_REGS:23655,37050 MEM:15770,24700
  a28(r128,l0) costs: LO_REGS:0,0 HI_REGS:414,414 CALLER_SAVE_REGS:414,414 EVEN_REG:414,414 GENERAL_REGS:414,414 VFP_D0_D7_REGS:6210,6210 VFP_LO_REGS:6210,6210 ALL_REGS:6210,6210 MEM:4140,4140
  a29(r127,l0) costs: LO_REGS:0,0 HI_REGS:414,414 CALLER_SAVE_REGS:414,414 EVEN_REG:414,414 GENERAL_REGS:414,414 VFP_D0_D7_REGS:6210,6210 VFP_LO_REGS:6210,6210 ALL_REGS:6210,6210 MEM:4140,4140
  a30(r125,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a31(r174,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a32(r151,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a33(r149,l0) costs: LO_REGS:0,0 HI_REGS:0,1686 CALLER_SAVE_REGS:0,1686 EVEN_REG:0,1686 GENERAL_REGS:0,1686 VFP_D0_D7_REGS:1605,41040 VFP_LO_REGS:1605,41040 ALL_REGS:1605,41040 MEM:1070,27360
  a34(r167,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a35(r168,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a36(r169,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a37(r164,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a38(r165,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a39(r166,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a40(r163,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a41(r119,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a42(r161,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a43(r117,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a44(r116,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a45(r115,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a46(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:9420,9420 VFP_LO_REGS:9420,9420 ALL_REGS:9420,9420 MEM:6280,6280
  a47(r113,l0) costs: LO_REGS:0,0 HI_REGS:628,628 CALLER_SAVE_REGS:628,628 EVEN_REG:628,628 GENERAL_REGS:628,628 VFP_D0_D7_REGS:9420,9420 VFP_LO_REGS:9420,9420 ALL_REGS:9420,9420 MEM:6280,6280
  a48(r206,l0) costs: LO_REGS:1258,1258 HI_REGS:2516,2516 CALLER_SAVE_REGS:2516,2516 EVEN_REG:2516,2516 GENERAL_REGS:1258,1258 VFP_D0_D7_REGS:28305,28305 VFP_LO_REGS:28305,28305 ALL_REGS:18870,18870 MEM:18870,18870
  a49(r148,l1) costs: LO_REGS:0,0 HI_REGS:572,572 CALLER_SAVE_REGS:572,572 EVEN_REG:572,572 GENERAL_REGS:572,572 VFP_D0_D7_REGS:13380,13380 VFP_LO_REGS:13380,13380 ALL_REGS:13380,13380 MEM:8920,8920
  a50(r178,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:4545,4545 VFP_LO_REGS:4545,4545 ALL_REGS:4545,4545 MEM:3030,3030
  a51(r139,l1) costs: LO_REGS:0,0 HI_REGS:606,606 CALLER_SAVE_REGS:606,606 EVEN_REG:606,606 GENERAL_REGS:606,606 VFP_D0_D7_REGS:9090,9090 VFP_LO_REGS:9090,9090 ALL_REGS:9090,9090 MEM:6060,6060
  a52(r149,l2) costs: LO_REGS:0,0 HI_REGS:1686,1686 CALLER_SAVE_REGS:1686,1686 EVEN_REG:1686,1686 GENERAL_REGS:1686,1686 VFP_D0_D7_REGS:39435,39435 VFP_LO_REGS:39435,39435 ALL_REGS:39435,39435 MEM:26290,26290
  a53(r156,l2) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:13395,13395 VFP_LO_REGS:13395,13395 ALL_REGS:13395,13395 MEM:8930,8930
  a54(r123,l2) costs: LO_REGS:0,0 HI_REGS:1786,1786 CALLER_SAVE_REGS:1786,1786 EVEN_REG:1786,1786 GENERAL_REGS:1786,1786 VFP_D0_D7_REGS:26790,26790 VFP_LO_REGS:26790,26790 ALL_REGS:26790,26790 MEM:17860,17860

   Insn 193(l0): point = 0
   Insn 192(l0): point = 2
   Insn 185(l0): point = 5
   Insn 183(l0): point = 7
   Insn 182(l0): point = 9
   Insn 181(l0): point = 11
   Insn 5(l0): point = 13
   Insn 180(l0): point = 15
   Insn 247(l0): point = 18
   Insn 174(l0): point = 20
   Insn 172(l0): point = 22
   Insn 6(l0): point = 24
   Insn 171(l0): point = 26
   Insn 242(l0): point = 29
   Insn 93(l0): point = 31
   Insn 91(l0): point = 33
   Insn 7(l0): point = 35
   Insn 90(l0): point = 37
   Insn 240(l0): point = 40
   Insn 4(l0): point = 42
   Insn 245(l0): point = 45
   Insn 238(l0): point = 48
   Insn 8(l0): point = 50
   Insn 162(l0): point = 53
   Insn 161(l0): point = 55
   Insn 159(l0): point = 57
   Insn 158(l0): point = 59
   Insn 139(l0): point = 62
   Insn 138(l0): point = 64
   Insn 130(l0): point = 66
   Insn 129(l0): point = 68
   Insn 128(l0): point = 70
   Insn 136(l0): point = 72
   Insn 126(l0): point = 74
   Insn 125(l0): point = 76
   Insn 124(l0): point = 78
   Insn 121(l0): point = 80
   Insn 119(l0): point = 82
   Insn 118(l0): point = 84
   Insn 127(l0): point = 86
   Insn 117(l0): point = 88
   Insn 114(l0): point = 90
   Insn 112(l0): point = 92
   Insn 123(l0): point = 94
   Insn 111(l0): point = 96
   Insn 107(l0): point = 99
   Insn 106(l0): point = 101
   Insn 105(l0): point = 103
   Insn 104(l0): point = 105
   Insn 103(l0): point = 107
   Insn 100(l0): point = 110
   Insn 99(l0): point = 112
   Insn 77(l0): point = 115
   Insn 76(l0): point = 117
   Insn 74(l0): point = 119
   Insn 73(l0): point = 121
   Insn 54(l0): point = 124
   Insn 53(l0): point = 126
   Insn 45(l0): point = 128
   Insn 44(l0): point = 130
   Insn 43(l0): point = 132
   Insn 51(l0): point = 134
   Insn 41(l0): point = 136
   Insn 40(l0): point = 138
   Insn 39(l0): point = 140
   Insn 36(l0): point = 142
   Insn 34(l0): point = 144
   Insn 33(l0): point = 146
   Insn 42(l0): point = 148
   Insn 32(l0): point = 150
   Insn 29(l0): point = 152
   Insn 27(l0): point = 154
   Insn 38(l0): point = 156
   Insn 26(l0): point = 158
   Insn 22(l0): point = 161
   Insn 21(l0): point = 163
   Insn 20(l0): point = 165
   Insn 19(l0): point = 167
   Insn 18(l0): point = 169
   Insn 15(l0): point = 172
   Insn 14(l0): point = 174
   Insn 237(l0): point = 176
   Insn 150(l1): point = 179
   Insn 149(l1): point = 181
   Insn 143(l1): point = 183
   Insn 147(l1): point = 185
   Insn 154(l1): point = 188
   Insn 65(l2): point = 191
   Insn 64(l2): point = 193
   Insn 58(l2): point = 195
   Insn 62(l2): point = 197
   Insn 69(l2): point = 200
 a0(r154): [48..50] [40..42] [29..35] [18..24] [3..13]
 a1(r200): [6..15]
 a2(r147): [6..7]
 a3(r201): [8..9]
 a4(r145): [10..11]
 a5(r178): [62..107] [21..28]
 a6(r144): [21..22]
 a7(r143): [23..26]
 a8(r141): [56..57]
 a9(r196): [58..59]
 a10(r152): [65..72]
 a11(r148): [62..66]
 a12(r189): [67..68]
 a13(r190): [69..70]
 a14(r191): [71..86]
 a15(r186): [71..74]
 a16(r187): [75..78]
 a17(r188): [75..76]
 a18(r185): [79..94]
 a19(r135): [81..82]
 a20(r183): [83..84]
 a21(r133): [85..88]
 a22(r132): [91..92]
 a23(r131): [93..96]
 a24(r179): [102..103]
 a25(r129): [104..105]
 a26(r155): [161..174] [113..114] [36..39]
 a27(r156): [124..169] [32..39]
 a28(r128): [32..33]
 a29(r127): [34..37]
 a30(r125): [118..119]
 a31(r174): [120..121]
 a32(r151): [127..134]
 a33(r149): [124..128]
 a34(r167): [129..130]
 a35(r168): [131..132]
 a36(r169): [133..148]
 a37(r164): [133..136]
 a38(r165): [137..140]
 a39(r166): [137..138]
 a40(r163): [141..156]
 a41(r119): [143..144]
 a42(r161): [145..146]
 a43(r117): [147..150]
 a44(r116): [153..154]
 a45(r115): [155..158]
 a46(r157): [164..165]
 a47(r113): [166..167]
 a48(r206): [175..176]
 a49(r148): [179..190]
 a50(r178): [179..190]
 a51(r139): [182..185]
 a52(r149): [191..202]
 a53(r156): [191..202]
 a54(r123): [194..197]
      Moving ranges of a50r178 to a5r178:  [179..190]
      Moving ranges of a53r156 to a27r156:  [191..202]
      Moving ranges of a52r149 to a33r149:  [191..202]
      Moving ranges of a49r148 to a11r148:  [179..190]
 Rebuilding regno allocno list for 139
 Rebuilding regno allocno list for 123
Compressing live ranges: from 203 to 84 - 41%
Ranges after the compression:
 a0(r154): [16..19] [0..13]
 a1(r200): [0..5]
 a2(r147): [0..1]
 a3(r201): [2..3]
 a4(r145): [4..5]
 a5(r178): [80..81] [24..47] [6..9]
 a6(r144): [6..7]
 a7(r143): [8..9]
 a8(r141): [20..21]
 a9(r196): [22..23]
 a10(r152): [24..31]
 a11(r148): [80..81] [24..25]
 a12(r189): [26..27]
 a13(r190): [28..29]
 a14(r191): [30..39]
 a15(r186): [30..31]
 a16(r187): [32..33]
 a17(r188): [32..33]
 a18(r185): [34..43]
 a19(r135): [34..35]
 a20(r183): [36..37]
 a21(r133): [38..39]
 a22(r132): [40..41]
 a23(r131): [42..43]
 a24(r179): [44..45]
 a25(r129): [46..47]
 a26(r155): [74..77] [48..49] [14..15]
 a27(r156): [82..83] [54..77] [10..15]
 a28(r128): [10..11]
 a29(r127): [12..15]
 a30(r125): [50..51]
 a31(r174): [52..53]
 a32(r151): [54..61]
 a33(r149): [82..83] [54..55]
 a34(r167): [56..57]
 a35(r168): [58..59]
 a36(r169): [60..69]
 a37(r164): [60..61]
 a38(r165): [62..63]
 a39(r166): [62..63]
 a40(r163): [64..73]
 a41(r119): [64..65]
 a42(r161): [66..67]
 a43(r117): [68..69]
 a44(r116): [70..71]
 a45(r115): [72..73]
 a46(r157): [74..75]
 a47(r113): [76..77]
 a48(r206): [78..79]
 a51(r139): [80..81]
 a54(r123): [82..83]
+++Allocating 408 bytes for conflict table (uncompressed size 440)
;; a0(r154,l0) conflicts: a2(r147,l0) a1(r200,l0) a3(r201,l0) a4(r145,l0) a6(r144,l0) a5(r178,l0) a7(r143,l0) a28(r128,l0) a27(r156,l0) a29(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r200,l0) conflicts: a2(r147,l0) a0(r154,l0) a3(r201,l0) a4(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r147,l0) conflicts: a1(r200,l0) a0(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r201,l0) conflicts: a1(r200,l0) a0(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r145,l0) conflicts: a1(r200,l0) a0(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r178,l0) conflicts: a0(r154,l0) a6(r144,l0) a7(r143,l0) a10(r152,l0) a11(r148,l0) a12(r189,l0) a13(r190,l0) a15(r186,l0) a14(r191,l0) a16(r187,l0) a17(r188,l0) a19(r135,l0) a18(r185,l0) a20(r183,l0) a21(r133,l0) a22(r132,l0) a23(r131,l0) a24(r179,l0) a25(r129,l0) a51(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r144,l0) conflicts: a0(r154,l0) a5(r178,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r143,l0) conflicts: a0(r154,l0) a5(r178,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r141,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r196,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r152,l0) conflicts: a5(r178,l0) a11(r148,l0) a12(r189,l0) a13(r190,l0) a15(r186,l0) a14(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r148,l0) conflicts: a5(r178,l0) a10(r152,l0) a51(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r189,l0) conflicts: a5(r178,l0) a10(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r190,l0) conflicts: a5(r178,l0) a10(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r191,l0) conflicts: a5(r178,l0) a10(r152,l0) a15(r186,l0) a16(r187,l0) a17(r188,l0) a19(r135,l0) a18(r185,l0) a20(r183,l0) a21(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r186,l0) conflicts: a5(r178,l0) a10(r152,l0) a14(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r187,l0) conflicts: a5(r178,l0) a14(r191,l0) a17(r188,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r188,l0) conflicts: a5(r178,l0) a14(r191,l0) a16(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r185,l0) conflicts: a5(r178,l0) a14(r191,l0) a19(r135,l0) a20(r183,l0) a21(r133,l0) a22(r132,l0) a23(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r135,l0) conflicts: a5(r178,l0) a14(r191,l0) a18(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r183,l0) conflicts: a5(r178,l0) a14(r191,l0) a18(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r133,l0) conflicts: a5(r178,l0) a14(r191,l0) a18(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r132,l0) conflicts: a5(r178,l0) a18(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r131,l0) conflicts: a5(r178,l0) a18(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r179,l0) conflicts: a5(r178,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r129,l0) conflicts: a5(r178,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r155,l0) conflicts: a27(r156,l0) a29(r127,l0) a46(r157,l0) a47(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r156,l0) conflicts: a0(r154,l0) a28(r128,l0) a29(r127,l0) a26(r155,l0) a32(r151,l0) a33(r149,l0) a34(r167,l0) a35(r168,l0) a37(r164,l0) a36(r169,l0) a38(r165,l0) a39(r166,l0) a41(r119,l0) a40(r163,l0) a42(r161,l0) a43(r117,l0) a44(r116,l0) a45(r115,l0) a46(r157,l0) a47(r113,l0) a54(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r128,l0) conflicts: a0(r154,l0) a27(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r127,l0) conflicts: a0(r154,l0) a27(r156,l0) a26(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r125,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r174,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r151,l0) conflicts: a27(r156,l0) a33(r149,l0) a34(r167,l0) a35(r168,l0) a37(r164,l0) a36(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r149,l0) conflicts: a27(r156,l0) a32(r151,l0) a54(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r167,l0) conflicts: a27(r156,l0) a32(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r168,l0) conflicts: a27(r156,l0) a32(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r169,l0) conflicts: a27(r156,l0) a32(r151,l0) a37(r164,l0) a38(r165,l0) a39(r166,l0) a41(r119,l0) a40(r163,l0) a42(r161,l0) a43(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r164,l0) conflicts: a27(r156,l0) a32(r151,l0) a36(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r165,l0) conflicts: a27(r156,l0) a36(r169,l0) a39(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r166,l0) conflicts: a27(r156,l0) a36(r169,l0) a38(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r163,l0) conflicts: a27(r156,l0) a36(r169,l0) a41(r119,l0) a42(r161,l0) a43(r117,l0) a44(r116,l0) a45(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r119,l0) conflicts: a27(r156,l0) a36(r169,l0) a40(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r161,l0) conflicts: a27(r156,l0) a36(r169,l0) a40(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r117,l0) conflicts: a27(r156,l0) a36(r169,l0) a40(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r116,l0) conflicts: a27(r156,l0) a40(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r115,l0) conflicts: a27(r156,l0) a40(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r157,l0) conflicts: a27(r156,l0) a26(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r113,l0) conflicts: a27(r156,l0) a26(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r206,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r139,l0) conflicts: a5(r178,l0) a11(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r123,l0) conflicts: a27(r156,l0) a33(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r201)<->a4(r145)@25:shuffle
  cp1:a2(r147)<->a3(r201)@25:shuffle
  cp2:a6(r144)<->a7(r143)@8:shuffle
  cp3:a22(r132)<->a23(r131)@4:shuffle
  cp4:a20(r183)<->a21(r133)@4:shuffle
  cp5:a19(r135)<->a20(r183)@4:shuffle
  cp6:a15(r186)<->a16(r187)@4:shuffle
  cp7:a15(r186)<->a17(r188)@4:shuffle
  cp8:a13(r190)<->a15(r186)@4:shuffle
  cp9:a13(r190)<->a14(r191)@4:shuffle
  cp10:a12(r189)<->a13(r190)@4:shuffle
  cp11:a11(r148)<->a12(r189)@4:shuffle
  cp12:a24(r179)<->a25(r129)@13:shuffle
  cp13:a0(r154)<->a26(r155)@207:move
  cp14:a28(r128)<->a29(r127)@25:shuffle
  cp15:a44(r116)<->a45(r115)@13:shuffle
  cp16:a42(r161)<->a43(r117)@13:shuffle
  cp17:a41(r119)<->a42(r161)@13:shuffle
  cp18:a37(r164)<->a38(r165)@13:shuffle
  cp19:a37(r164)<->a39(r166)@13:shuffle
  cp20:a35(r168)<->a37(r164)@13:shuffle
  cp21:a35(r168)<->a36(r169)@13:shuffle
  cp22:a34(r167)<->a35(r168)@13:shuffle
  cp23:a33(r149)<->a34(r167)@13:shuffle
  cp24:a46(r157)<->a47(r113)@39:shuffle
  cp25:a26(r155)<->a48(r206)@629:move
  pref0:a0(r154)<-hr0@1258
  pref1:a48(r206)<-hr0@1258
  regions=3, blocks=21, points=84
    allocnos=55 (big 0), copies=26, conflicts=0, ranges=60

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r154 1r200 2r147 3r201 4r145 5r178 6r144 7r143 8r141 9r196 10r152 11r148 12r189 13r190 14r191 15r186 16r187 17r188 18r185 19r135 20r183 21r133 22r132 23r131 24r179 25r129 26r155 27r156 28r128 29r127 30r125 31r174 32r151 33r149 34r167 35r168 36r169 37r164 38r165 39r166 40r163 41r119 42r161 43r117 44r116 45r115 46r157 47r113 48r206 51r139 54r123
    modified regnos: 113 115 116 117 119 123 125 127 128 129 131 132 133 135 139 141 143 144 145 147 148 149 151 152 154 155 156 157 161 163 164 165 166 167 168 169 174 178 179 183 185 186 187 188 189 190 191 196 200 201 206
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@545112
      Allocno a0r154 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r200 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r201 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r178 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r196 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r189 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r190 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r186 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r187 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r188 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r185 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r183 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r179 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a41r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a42r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a43r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a44r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a45r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a46r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a47r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a48r206 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a51r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a54r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 25:a26r155-a48r206 (freq=629):
        Result (freq=3037): a26r155(1779) a48r206(1258)
      Forming thread by copy 13:a0r154-a26r155 (freq=207):
        Result (freq=4293): a0r154(1256) a26r155(1779) a48r206(1258)
      Forming thread by copy 24:a46r157-a47r113 (freq=39):
        Result (freq=1256): a46r157(628) a47r113(628)
      Forming thread by copy 0:a3r201-a4r145 (freq=25):
        Result (freq=828): a3r201(414) a4r145(414)
      Forming thread by copy 1:a2r147-a3r201 (freq=25):
        Result (freq=1242): a2r147(414) a3r201(414) a4r145(414)
      Forming thread by copy 14:a28r128-a29r127 (freq=25):
        Result (freq=828): a28r128(414) a29r127(414)
      Forming thread by copy 12:a24r179-a25r129 (freq=13):
        Result (freq=428): a24r179(214) a25r129(214)
      Forming thread by copy 15:a44r116-a45r115 (freq=13):
        Result (freq=428): a44r116(214) a45r115(214)
      Forming thread by copy 16:a42r161-a43r117 (freq=13):
        Result (freq=428): a42r161(214) a43r117(214)
      Forming thread by copy 17:a41r119-a42r161 (freq=13):
        Result (freq=642): a41r119(214) a42r161(214) a43r117(214)
      Forming thread by copy 18:a37r164-a38r165 (freq=13):
        Result (freq=428): a37r164(214) a38r165(214)
      Forming thread by copy 20:a35r168-a37r164 (freq=13):
        Result (freq=642): a35r168(214) a37r164(214) a38r165(214)
      Forming thread by copy 22:a34r167-a35r168 (freq=13):
        Result (freq=856): a34r167(214) a35r168(214) a37r164(214) a38r165(214)
      Forming thread by copy 23:a33r149-a34r167 (freq=13):
        Result (freq=3592): a33r149(2736) a34r167(214) a35r168(214) a37r164(214) a38r165(214)
      Forming thread by copy 2:a6r144-a7r143 (freq=8):
        Result (freq=280): a6r144(140) a7r143(140)
      Forming thread by copy 3:a22r132-a23r131 (freq=4):
        Result (freq=144): a22r132(72) a23r131(72)
      Forming thread by copy 4:a20r183-a21r133 (freq=4):
        Result (freq=144): a20r183(72) a21r133(72)
      Forming thread by copy 5:a19r135-a20r183 (freq=4):
        Result (freq=216): a19r135(72) a20r183(72) a21r133(72)
      Forming thread by copy 6:a15r186-a16r187 (freq=4):
        Result (freq=144): a15r186(72) a16r187(72)
      Forming thread by copy 8:a13r190-a15r186 (freq=4):
        Result (freq=216): a13r190(72) a15r186(72) a16r187(72)
      Forming thread by copy 10:a12r189-a13r190 (freq=4):
        Result (freq=288): a12r189(72) a13r190(72) a15r186(72) a16r187(72)
      Forming thread by copy 11:a11r148-a12r189 (freq=4):
        Result (freq=1216): a11r148(928) a12r189(72) a13r190(72) a15r186(72) a16r187(72)
      Pushing a18(r185,l0)(cost 0)
      Pushing a17(r188,l0)(cost 0)
      Pushing a14(r191,l0)(cost 0)
      Pushing a10(r152,l0)(cost 0)
      Pushing a9(r196,l0)(cost 0)
      Pushing a8(r141,l0)(cost 0)
      Pushing a23(r131,l0)(cost 0)
      Pushing a22(r132,l0)(cost 0)
      Pushing a40(r163,l0)(cost 0)
      Pushing a39(r166,l0)(cost 0)
      Pushing a36(r169,l0)(cost 0)
      Pushing a32(r151,l0)(cost 0)
      Pushing a31(r174,l0)(cost 0)
      Pushing a30(r125,l0)(cost 0)
      Pushing a21(r133,l0)(cost 0)
        Making a5(r178,l0) colorable
      Pushing a20(r183,l0)(cost 0)
      Pushing a19(r135,l0)(cost 0)
      Pushing a7(r143,l0)(cost 0)
      Pushing a6(r144,l0)(cost 0)
      Pushing a45(r115,l0)(cost 0)
      Pushing a44(r116,l0)(cost 0)
      Pushing a25(r129,l0)(cost 0)
      Pushing a24(r179,l0)(cost 0)
      Pushing a51(r139,l0)(cost 0)
      Pushing a1(r200,l0)(cost 0)
      Pushing a43(r117,l0)(cost 0)
      Pushing a42(r161,l0)(cost 0)
        Making a27(r156,l0) colorable
      Pushing a41(r119,l0)(cost 0)
      Pushing a29(r127,l0)(cost 0)
      Pushing a28(r128,l0)(cost 0)
      Pushing a5(r178,l0)(cost 8370)
      Pushing a16(r187,l0)(cost 0)
      Pushing a15(r186,l0)(cost 0)
      Pushing a13(r190,l0)(cost 0)
      Pushing a12(r189,l0)(cost 0)
      Pushing a11(r148,l0)(cost 0)
      Pushing a4(r145,l0)(cost 0)
      Pushing a3(r201,l0)(cost 0)
      Pushing a2(r147,l0)(cost 0)
      Pushing a47(r113,l0)(cost 0)
      Pushing a46(r157,l0)(cost 0)
      Pushing a54(r123,l0)(cost 0)
      Pushing a27(r156,l0)(cost 24700)
      Pushing a38(r165,l0)(cost 0)
      Pushing a37(r164,l0)(cost 0)
      Pushing a35(r168,l0)(cost 0)
      Pushing a34(r167,l0)(cost 0)
      Pushing a33(r149,l0)(cost 0)
      Pushing a0(r154,l0)(cost 0)
      Pushing a48(r206,l0)(cost 0)
      Pushing a26(r155,l0)(cost 0)
      Popping a26(r155,l0)  -- assign reg 0
      Popping a48(r206,l0)  -- assign reg 0
      Popping a0(r154,l0)  -- assign reg 0
      Popping a33(r149,l0)  -- assign reg 3
      Popping a34(r167,l0)  -- assign reg 3
      Popping a35(r168,l0)  -- assign reg 3
      Popping a37(r164,l0)  -- assign reg 3
      Popping a38(r165,l0)  -- assign reg 3
      Popping a27(r156,l0)  -- assign reg 2
      Popping a54(r123,l0)  -- assign reg 1
      Popping a46(r157,l0)  -- assign reg 3
      Popping a47(r113,l0)  -- assign reg 3
      Popping a2(r147,l0)  -- assign reg 3
      Popping a3(r201,l0)  -- assign reg 3
      Popping a4(r145,l0)  -- assign reg 3
      Popping a11(r148,l0)  -- assign reg 3
      Popping a12(r189,l0)  -- assign reg 3
      Popping a13(r190,l0)  -- assign reg 3
      Popping a15(r186,l0)  -- assign reg 3
      Popping a16(r187,l0)  -- assign reg 3
      Popping a5(r178,l0)  -- assign reg 2
      Popping a28(r128,l0)  -- assign reg 3
      Popping a29(r127,l0)  -- assign reg 3
      Popping a41(r119,l0)  -- assign reg 1
      Popping a42(r161,l0)  -- assign reg 1
      Popping a43(r117,l0)  -- assign reg 1
      Popping a1(r200,l0)  -- assign reg 2
      Popping a51(r139,l0)  -- assign reg 1
      Popping a24(r179,l0)  -- assign reg 3
      Popping a25(r129,l0)  -- assign reg 3
      Popping a44(r116,l0)  -- assign reg 3
      Popping a45(r115,l0)  -- assign reg 3
      Popping a6(r144,l0)  -- assign reg 3
      Popping a7(r143,l0)  -- assign reg 3
      Popping a19(r135,l0)  -- assign reg 1
      Popping a20(r183,l0)  -- assign reg 1
      Popping a21(r133,l0)  -- assign reg 1
      Popping a30(r125,l0)  -- assign reg 3
      Popping a31(r174,l0)  -- assign reg 3
      Popping a32(r151,l0)  -- assign reg 1
      Popping a36(r169,l0)  -- assign reg 0
      Popping a39(r166,l0)  -- assign reg 1
      Popping a40(r163,l0)  -- assign reg 4
      Popping a22(r132,l0)  -- assign reg 3
      Popping a23(r131,l0)  -- assign reg 3
      Popping a8(r141,l0)  -- assign reg 3
      Popping a9(r196,l0)  -- assign reg 3
      Popping a10(r152,l0)  -- assign reg 1
      Popping a14(r191,l0)  -- assign reg 0
      Popping a17(r188,l0)  -- assign reg 1
      Popping a18(r185,l0)  -- assign reg 4
Disposition:
   47:r113 l0     3   45:r115 l0     3   44:r116 l0     3   43:r117 l0     1
   41:r119 l0     1   54:r123 l0     1   30:r125 l0     3   29:r127 l0     3
   28:r128 l0     3   25:r129 l0     3   23:r131 l0     3   22:r132 l0     3
   21:r133 l0     1   19:r135 l0     1   51:r139 l0     1    8:r141 l0     3
    7:r143 l0     3    6:r144 l0     3    4:r145 l0     3    2:r147 l0     3
   11:r148 l0     3   33:r149 l0     3   32:r151 l0     1   10:r152 l0     1
    0:r154 l0     0   26:r155 l0     0   27:r156 l0     2   46:r157 l0     3
   42:r161 l0     1   40:r163 l0     4   37:r164 l0     3   38:r165 l0     3
   39:r166 l0     1   34:r167 l0     3   35:r168 l0     3   36:r169 l0     0
   31:r174 l0     3    5:r178 l0     2   24:r179 l0     3   20:r183 l0     1
   18:r185 l0     4   15:r186 l0     3   16:r187 l0     3   17:r188 l0     1
   12:r189 l0     3   13:r190 l0     3   14:r191 l0     0    9:r196 l0     3
    1:r200 l0     2    3:r201 l0     3   48:r206 l0     0
New iteration of spill/restore move
+++Costs: overall -33966, reg -33966, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_ControlVoltageScaling

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,20u} r13={1d,20u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={12d,9u} r102={1d,20u} r103={1d,19u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={2d,6u} r149={2d,6u} r151={1d,1u} r152={1d,1u} r154={5d,1u} r155={1d,3u} r156={1d,9u} r157={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u,1e} r165={1d,1u,1e} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r174={1d,1u} r178={1d,9u} r179={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,1u,1e} r187={1d,1u,1e} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r196={1d,1u} r200={1d,2u} r201={1d,1u} r206={1d,1u} 
;;    total ref usage 270{95d,171u,4e} in 126{126 regular + 0 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 9 3 2 NOTE_INSN_DELETED)
(note 3 2 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 3 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":155:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":157:3 -1
     (nil))
(debug_insn 13 12 237 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":159:3 -1
     (nil))
(insn 237 13 14 2 (set (reg:SI 206)
        (reg:SI 0 r0 [ VoltageScaling ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":154:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ VoltageScaling ])
        (nil)))
(insn 14 237 15 2 (set (reg/v:SI 155 [ VoltageScaling ])
        (reg:SI 206)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":159:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(jump_insn 15 14 16 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 155 [ VoltageScaling ])
                        (const_int 0 [0]))
                    (label_ref 96)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":159:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 96)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:5 -1
     (nil))
(insn 18 17 19 3 (set (reg/f:SI 156)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 19 18 20 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 156) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 3 (set (reg:SI 157)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1536 [0x600]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 21 20 22 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157)
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(jump_insn 22 21 23 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 86)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 86)
(note 23 22 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 52 23 24 4 NOTE_INSN_DELETED)
(debug_insn 24 52 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":165:7 -1
     (nil))
(insn 26 24 38 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":165:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 26 27 4 (set (reg/f:SI 163)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>)
        (nil)))
(insn 27 38 29 4 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":165:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 29 27 30 4 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":165:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 30 29 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":168:7 -1
     (nil))
(insn 32 30 42 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 156) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":168:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 32 33 4 (set (reg:SI 169)
        (const_int 1125899907 [0x431bde83])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:72 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1125899907 [0x431bde83])
        (nil)))
(insn 33 42 34 4 (set (reg:SI 161)
        (and:SI (reg:SI 117 [ _5 ])
            (const_int -1537 [0xfffffffffffff9ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":168:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 34 33 36 4 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 161)
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":168:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 36 34 37 4 (set (mem/v:SI (reg/f:SI 156) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":168:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 37 36 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:7 -1
     (nil))
(insn 39 37 40 4 (set (reg:SI 165 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 163) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 163)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
            (nil))))
(insn 40 39 41 4 (set (reg:SI 166)
        (const_int 50 [0x32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 50 [0x32])
        (nil)))
(insn 41 40 51 4 (set (reg:SI 164)
        (mult:SI (reg:SI 166)
            (reg:SI 165 [ SystemCoreClock ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:53 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 165 [ SystemCoreClock ])
            (expr_list:REG_EQUAL (mult:SI (reg:SI 165 [ SystemCoreClock ])
                    (const_int 50 [0x32]))
                (nil)))))
(insn 51 41 43 4 (set (reg:SI 151 [ _55 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 51 44 4 (parallel [
            (set (reg:SI 168)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 164))
                            (zero_extend:DI (reg:SI 169)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:72 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg:SI 164)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 164))
                            (const_int 1125899907 [0x431bde83]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 44 43 45 4 (set (reg:SI 167)
        (lshiftrt:SI (reg:SI 168)
            (const_int 18 [0x12]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:72 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 45 44 46 4 (set (reg/v:SI 149 [ wait_loop_index ])
        (plus:SI (reg:SI 167)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(debug_insn 46 45 47 4 (var_location:SI wait_loop_index (reg/v:SI 149 [ wait_loop_index ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:23 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:7 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI wait_loop_index (reg/v:SI 149 [ wait_loop_index ])) -1
     (nil))
(debug_insn 49 48 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 -1
     (nil))
(insn 53 49 54 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 151 [ _55 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 151 [ _55 ])
        (nil)))
(jump_insn 54 53 67 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 70)
(code_label 67 54 55 5 14 (nil) [1 uses])
(note 55 67 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 63 55 56 5 NOTE_INSN_DELETED)
(debug_insn 56 63 57 5 (var_location:SI wait_loop_index (reg/v:SI 149 [ wait_loop_index ])) -1
     (nil))
(debug_insn 57 56 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":174:9 -1
     (nil))
(insn 62 57 58 5 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 62 59 5 (set (reg/v:SI 149 [ wait_loop_index ])
        (plus:SI (reg/v:SI 149 [ wait_loop_index ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":174:24 7 {*arm_addsi3}
     (nil))
(debug_insn 59 58 60 5 (var_location:SI wait_loop_index (reg/v:SI 149 [ wait_loop_index ])) -1
     (nil))
(debug_insn 60 59 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 -1
     (nil))
(insn 64 60 65 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 123 [ _11 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 70)
(note 66 65 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 68 66 69 6 NOTE_INSN_DELETED)
(jump_insn 69 68 70 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 149 [ wait_loop_index ])
                        (const_int 0 [0]))
                    (label_ref:SI 67)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:55 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 67)
(code_label 70 69 71 7 13 (nil) [2 uses])
(note 71 70 75 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 75 71 72 7 NOTE_INSN_DELETED)
(debug_insn 72 75 73 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":176:7 -1
     (nil))
(insn 73 72 74 7 (set (reg/f:SI 174)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":176:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 74 73 76 7 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 174)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":176:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 174)
        (nil)))
(insn 76 74 77 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 125 [ _13 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":176:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(jump_insn 77 76 163 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":176:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 81)
(code_label 163 77 78 8 21 (nil) [1 uses])
(note 78 163 8 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 8 78 238 8 (set (reg:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":225:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 238 8 239 8 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 239 238 81)
(code_label 81 239 82 9 15 (nil) [2 uses])
(note 82 81 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 4 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":178:9 -1
     (nil))
(insn 4 83 240 9 (set (reg:SI 154 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":178:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))
(jump_insn 240 4 241 9 (set (pc)
        (label_ref 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":178:16 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 241 240 86)
(code_label 86 241 87 10 12 (nil) [1 uses])
(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 90 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":185:7 -1
     (nil))
(insn 90 88 7 10 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":185:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 90 91 10 (set (reg:SI 154 [ <retval> ])
        (reg/v:SI 155 [ VoltageScaling ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":225:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 155 [ VoltageScaling ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 91 7 93 10 (set (reg:SI 128 [ _16 ])
        (and:SI (reg:SI 127 [ _15 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":185:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 93 91 242 10 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":185:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(jump_insn 242 93 243 10 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 243 242 96)
(code_label 96 243 97 11 11 (nil) [1 uses])
(note 97 96 98 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":188:8 -1
     (nil))
(insn 99 98 100 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ VoltageScaling ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":188:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 155 [ VoltageScaling ])
        (nil)))
(jump_insn 100 99 101 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":188:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 177)
(note 101 100 102 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:5 -1
     (nil))
(insn 103 102 104 12 (set (reg/f:SI 178)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 104 103 105 12 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 178) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 12 (set (reg:SI 179)
        (and:SI (reg:SI 129 [ _17 ])
            (const_int 1536 [0x600]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 106 105 107 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(jump_insn 107 106 108 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 167)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 167)
(note 108 107 137 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 137 108 109 13 NOTE_INSN_DELETED)
(debug_insn 109 137 111 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":194:7 -1
     (nil))
(insn 111 109 123 13 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":194:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 111 112 13 (set (reg/f:SI 185)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>)
        (nil)))
(insn 112 123 114 13 (set (reg:SI 132 [ _20 ])
        (ior:SI (reg:SI 131 [ _19 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":194:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 114 112 115 13 (set (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":194:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 115 114 117 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":197:7 -1
     (nil))
(insn 117 115 127 13 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (reg/f:SI 178) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":197:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 117 118 13 (set (reg:SI 191)
        (const_int 1125899907 [0x431bde83])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:72 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1125899907 [0x431bde83])
        (nil)))
(insn 118 127 119 13 (set (reg:SI 183)
        (and:SI (reg:SI 133 [ _21 ])
            (const_int -1537 [0xfffffffffffff9ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":197:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 119 118 121 13 (set (reg:SI 135 [ _23 ])
        (ior:SI (reg:SI 183)
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":197:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(insn 121 119 122 13 (set (mem/v:SI (reg/f:SI 178) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 135 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":197:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(debug_insn 122 121 124 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:7 -1
     (nil))
(insn 124 122 125 13 (set (reg:SI 187 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 185) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
            (nil))))
(insn 125 124 126 13 (set (reg:SI 188)
        (const_int 50 [0x32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 50 [0x32])
        (nil)))
(insn 126 125 136 13 (set (reg:SI 186)
        (mult:SI (reg:SI 188)
            (reg:SI 187 [ SystemCoreClock ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:53 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 187 [ SystemCoreClock ])
            (expr_list:REG_EQUAL (mult:SI (reg:SI 187 [ SystemCoreClock ])
                    (const_int 50 [0x32]))
                (nil)))))
(insn 136 126 128 13 (set (reg:SI 152 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 136 129 13 (parallel [
            (set (reg:SI 190)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 186))
                            (zero_extend:DI (reg:SI 191)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:72 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg:SI 186)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 186))
                            (const_int 1125899907 [0x431bde83]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 129 128 130 13 (set (reg:SI 189)
        (lshiftrt:SI (reg:SI 190)
            (const_int 18 [0x12]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:72 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(insn 130 129 131 13 (set (reg/v:SI 148 [ wait_loop_index ])
        (plus:SI (reg:SI 189)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(debug_insn 131 130 132 13 (var_location:SI wait_loop_index (reg/v:SI 148 [ wait_loop_index ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:23 -1
     (nil))
(debug_insn 132 131 133 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:7 -1
     (nil))
(debug_insn 133 132 134 13 (var_location:SI wait_loop_index (reg/v:SI 148 [ wait_loop_index ])) -1
     (nil))
(debug_insn 134 133 138 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 -1
     (nil))
(insn 138 134 139 13 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 152 [ _57 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 152 [ _57 ])
        (nil)))
(jump_insn 139 138 152 13 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 155)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 155)
(code_label 152 139 140 14 20 (nil) [1 uses])
(note 140 152 148 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 148 140 141 14 NOTE_INSN_DELETED)
(debug_insn 141 148 142 14 (var_location:SI wait_loop_index (reg/v:SI 148 [ wait_loop_index ])) -1
     (nil))
(debug_insn 142 141 147 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":203:9 -1
     (nil))
(insn 147 142 143 14 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 147 144 14 (set (reg/v:SI 148 [ wait_loop_index ])
        (plus:SI (reg/v:SI 148 [ wait_loop_index ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":203:24 7 {*arm_addsi3}
     (nil))
(debug_insn 144 143 145 14 (var_location:SI wait_loop_index (reg/v:SI 148 [ wait_loop_index ])) -1
     (nil))
(debug_insn 145 144 149 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 -1
     (nil))
(insn 149 145 150 14 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 139 [ _27 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(jump_insn 150 149 151 14 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 155)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 155)
(note 151 150 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 153 151 154 15 NOTE_INSN_DELETED)
(jump_insn 154 153 155 15 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 148 [ wait_loop_index ])
                        (const_int 0 [0]))
                    (label_ref:SI 152)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:55 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 152)
(code_label 155 154 156 16 19 (nil) [2 uses])
(note 156 155 160 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 160 156 157 16 NOTE_INSN_DELETED)
(debug_insn 157 160 158 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":205:7 -1
     (nil))
(insn 158 157 159 16 (set (reg/f:SI 196)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":205:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 159 158 161 16 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 196)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":205:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (nil)))
(insn 161 159 162 16 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 141 [ _29 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":205:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(jump_insn 162 161 244 16 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":205:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 840525100 (nil)))
 -> 163)
(note 244 162 245 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 245 244 246 17 (set (pc)
        (label_ref 81)) 284 {*arm_jump}
     (nil)
 -> 81)
(barrier 246 245 167)
(code_label 167 246 168 18 18 (nil) [1 uses])
(note 168 167 169 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 169 168 171 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":214:7 -1
     (nil))
(insn 171 169 6 18 (set (reg:SI 143 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":214:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 171 172 18 (set (reg:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":225:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 6 174 18 (set (reg:SI 144 [ _32 ])
        (ior:SI (reg:SI 143 [ _31 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":214:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(insn 174 172 247 18 (set (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])
        (reg:SI 144 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":214:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 178)
        (expr_list:REG_DEAD (reg:SI 144 [ _32 ])
            (nil))))
(jump_insn 247 174 248 18 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 248 247 177)
(code_label 177 248 178 19 17 (nil) [1 uses])
(note 178 177 179 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 -1
     (nil))
(insn 180 179 5 19 (set (reg/f:SI 200)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 5 180 181 19 (set (reg:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":225:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 5 182 19 (set (reg:SI 145 [ _33 ])
        (mem/v:SI (reg/f:SI 200) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 181 183 19 (set (reg:SI 201)
        (and:SI (reg:SI 145 [ _33 ])
            (const_int -1537 [0xfffffffffffff9ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _33 ])
        (nil)))
(insn 183 182 185 19 (set (reg:SI 147 [ _35 ])
        (ior:SI (reg:SI 201)
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(insn 185 183 186 19 (set (mem/v:SI (reg/f:SI 200) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 147 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_DEAD (reg:SI 147 [ _35 ])
            (nil))))
(code_label 186 185 187 20 16 (nil) [4 uses])
(note 187 186 192 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 192 187 193 20 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":226:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154 [ <retval> ])
        (nil)))
(insn 193 192 256 20 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":226:1 -1
     (nil))
(note 256 193 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableBatteryCharging (HAL_PWREx_EnableBatteryCharging, funcdef_no=331, decl_uid=8895, cgraph_uid=335, symbol_order=334)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 124: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 120 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Ignoring reg 119 with equiv init insn
Found def insn 22 for 124 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 119: (insn_list:REG_DEP_TRUE 8 (nil))

Pass 1 for finding pseudo/allocno costs

    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r124,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a5(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 19(l0): point = 0
   Insn 17(l0): point = 2
   Insn 16(l0): point = 4
   Insn 13(l0): point = 6
   Insn 11(l0): point = 8
   Insn 10(l0): point = 10
   Insn 9(l0): point = 12
   Insn 22(l0): point = 14
   Insn 8(l0): point = 16
 a0(r119): [1..16]
 a1(r117): [1..2]
 a2(r116): [3..4]
 a3(r115): [7..8]
 a4(r124): [9..14]
 a5(r120): [9..10]
 a6(r113): [11..12]
Compressing live ranges: from 19 to 10 - 52%
Ranges after the compression:
 a0(r119): [0..9]
 a1(r117): [0..1]
 a2(r116): [2..3]
 a3(r115): [4..5]
 a4(r124): [6..9]
 a5(r120): [6..7]
 a6(r113): [8..9]
+++Allocating 56 bytes for conflict table (uncompressed size 56)
;; a0(r119,l0) conflicts: a1(r117,l0) a2(r116,l0) a3(r115,l0) a5(r120,l0) a4(r124,l0) a6(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r117,l0) conflicts: a0(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r116,l0) conflicts: a0(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r115,l0) conflicts: a0(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r124,l0) conflicts: a0(r119,l0) a5(r120,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r120,l0) conflicts: a0(r119,l0) a4(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r113,l0) conflicts: a0(r119,l0) a4(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r120)<->a6(r113)@125:shuffle
  cp1:a3(r115)<->a5(r120)@125:shuffle
  cp2:a3(r115)<->a4(r124)@125:shuffle
  cp3:a1(r117)<->a2(r116)@125:shuffle
  pref0:a4(r124)<-hr0@2000
  regions=1, blocks=3, points=10
    allocnos=7 (big 0), copies=4, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r119 1r117 2r116 3r115 4r124 5r120 6r113
    modified regnos: 113 115 116 117 119 120 124
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@316000
          2:( 1-12 14)@100000
      Allocno a0r119 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r124 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a5r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a5r120-a6r113 (freq=125):
        Result (freq=4000): a5r120(2000) a6r113(2000)
      Forming thread by copy 1:a3r115-a5r120 (freq=125):
        Result (freq=6000): a3r115(2000) a5r120(2000) a6r113(2000)
      Forming thread by copy 3:a1r117-a2r116 (freq=125):
        Result (freq=4000): a1r117(2000) a2r116(2000)
      Pushing a4(r124,l0)(cost 0)
      Pushing a2(r116,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Pushing a0(r119,l0)(cost 0)
      Pushing a3(r115,l0)(cost 0)
      Pushing a6(r113,l0)(cost 0)
      Pushing a5(r120,l0)(cost 0)
      Popping a5(r120,l0)  -- assign reg 3
      Popping a6(r113,l0)  -- assign reg 3
      Popping a3(r115,l0)  -- assign reg 0
      Popping a0(r119,l0)  -- assign reg 2
      Popping a1(r117,l0)  -- assign reg 3
      Popping a2(r116,l0)  -- assign reg 3
      Popping a4(r124,l0)  -- assign reg 0
Disposition:
    6:r113 l0     3    3:r115 l0     0    2:r116 l0     3    1:r117 l0     3
    0:r119 l0     2    5:r120 l0     3    4:r124 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnableBatteryCharging

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,4u} r120={1d,1u} r124={1d,1u} 
;;    total ref usage 50{32d,18u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":240:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 -1
     (nil))
(insn 8 7 22 2 (set (reg/f:SI 119)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 22 8 9 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ ResistorSelection ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":239:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ResistorSelection ])
        (nil)))
(insn 9 22 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 120)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 11 10 13 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 120)
            (reg:SI 124))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg:SI 120)
            (nil))))
(insn 13 11 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":246:3 -1
     (nil))
(insn 16 14 17 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":246:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 2 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":246:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 19 17 24 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":246:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(note 24 19 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableBatteryCharging (HAL_PWREx_DisableBatteryCharging, funcdef_no=332, decl_uid=8897, cgraph_uid=336, symbol_order=335)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisableBatteryCharging

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":256:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":256:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":256:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":256:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":256:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableInternalWakeUpLine (HAL_PWREx_EnableInternalWakeUpLine, funcdef_no=333, decl_uid=8899, cgraph_uid=337, symbol_order=336)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnableInternalWakeUpLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":266:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":266:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableInternalWakeUpLine (HAL_PWREx_DisableInternalWakeUpLine, funcdef_no=334, decl_uid=8901, cgraph_uid=338, symbol_order=337)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisableInternalWakeUpLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":276:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":276:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":276:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":276:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":276:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableGPIOPullUp (HAL_PWREx_EnableGPIOPullUp, funcdef_no=335, decl_uid=8904, cgraph_uid=339, symbol_order=338)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;; 2 succs { 10 3 4 5 6 7 8 9 }
;; 3 succs { 11 }
;; 4 succs { 11 }
;; 5 succs { 11 }
;; 6 succs { 11 }
;; 7 succs { 11 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 202: local to bb 2 def dominates all uses has unique first use
Reg 201: local to bb 2 def dominates all uses has unique first use
Reg 156 uninteresting (no unique first use)
Reg 157: local to bb 3 def dominates all uses has unique first use
Reg 158: local to bb 3 def dominates all uses has unique first use
Reg 113: local to bb 3 def dominates all uses has unique first use
Reg 161: local to bb 3 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 116: local to bb 3 def dominates all uses has unique first use
Reg 119 uninteresting
Reg 164: local to bb 4 def dominates all uses has unique first use
Reg 167: local to bb 4 def dominates all uses has unique first use
Reg 120: local to bb 4 def dominates all uses has unique first use
Reg 121 uninteresting
Reg 122 uninteresting
Reg 125 uninteresting
Reg 170: local to bb 5 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 127 uninteresting
Reg 128 uninteresting
Reg 130 uninteresting
Reg 175: local to bb 6 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 132 uninteresting
Reg 133 uninteresting
Reg 135 uninteresting
Reg 180: local to bb 7 def dominates all uses has unique first use
Reg 136 uninteresting
Reg 137 uninteresting
Reg 138 uninteresting
Reg 140 uninteresting
Reg 185: local to bb 8 def dominates all uses has unique first use
Reg 142: local to bb 8 def dominates all uses has unique first use
Reg 141: local to bb 8 def dominates all uses has unique first use
Reg 143 uninteresting
Reg 144 uninteresting
Reg 146 uninteresting
Reg 191: local to bb 9 def dominates all uses has unique first use
Reg 192: local to bb 9 def dominates all uses has unique first use
Reg 147: local to bb 9 def dominates all uses has unique first use
Reg 196: local to bb 9 def dominates all uses has unique first use
Reg 149 uninteresting
Reg 150: local to bb 9 def dominates all uses has unique first use
Reg 153 uninteresting
Found def insn 28 for 113 to be not moveable
Found def insn 35 for 116 to be not moveable
Found def insn 48 for 120 to be not moveable
Found def insn 121 for 141 to be not moveable
Examining insn 192, def for 142
  all ok
Found def insn 141 for 147 to be not moveable
Found def insn 149 for 150 to be not moveable
Ignoring reg 157 with equiv init insn
Examining insn 29, def for 158
  all ok
Examining insn 36, def for 161
  all ok
Ignoring reg 164 with equiv init insn
Examining insn 55, def for 167
  all ok
Ignoring reg 170 with equiv init insn
Ignoring reg 175 with equiv init insn
Ignoring reg 180 with equiv init insn
Ignoring reg 185 with equiv init insn
Ignoring reg 191 with equiv init insn
Examining insn 189, def for 192
  all ok
Examining insn 190, def for 196
  all ok
Found def insn 172 for 201 to be not moveable
Found def insn 173 for 202 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;; 2 succs { 10 3 4 5 6 7 8 9 }
;; 3 succs { 11 }
;; 4 succs { 11 }
;; 5 succs { 11 }
;; 6 succs { 11 }
;; 7 succs { 11 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 157: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 47 (nil))
init_insns for 170: (insn_list:REG_DEP_TRUE 66 (nil))
init_insns for 175: (insn_list:REG_DEP_TRUE 84 (nil))
init_insns for 180: (insn_list:REG_DEP_TRUE 102 (nil))
init_insns for 185: (insn_list:REG_DEP_TRUE 120 (nil))
init_insns for 191: (insn_list:REG_DEP_TRUE 140 (nil))

Pass 1 for finding pseudo/allocno costs

    r202: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r201: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r154,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:43140,43140 VFP_LO_REGS:43140,43140 ALL_REGS:28140,28140 MEM:28760,28760
  a1(r191,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a2(r153,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a3(r150,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a4(r196,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a5(r149,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a6(r147,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a7(r192,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a8(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:39375,39375 VFP_LO_REGS:39375,39375 ALL_REGS:39375,39375 MEM:26250,26250
  a9(r185,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a10(r146,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a11(r144,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a12(r142,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a13(r143,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a14(r141,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a15(r180,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a16(r140,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a17(r138,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a18(r137,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a19(r136,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a20(r175,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a21(r135,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a22(r133,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a23(r132,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a24(r131,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a25(r170,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a26(r130,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a27(r128,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a28(r127,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a29(r126,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a30(r164,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a31(r125,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a32(r122,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a33(r167,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a34(r121,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a35(r120,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a36(r157,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a37(r119,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a38(r116,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a39(r161,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a40(r115,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a41(r113,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a42(r158,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a43(r201,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a44(r202,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 166(l0): point = 0
   Insn 165(l0): point = 2
   Insn 12(l0): point = 5
   Insn 186(l0): point = 8
   Insn 155(l0): point = 10
   Insn 153(l0): point = 12
   Insn 11(l0): point = 14
   Insn 149(l0): point = 16
   Insn 146(l0): point = 18
   Insn 144(l0): point = 20
   Insn 190(l0): point = 22
   Insn 141(l0): point = 24
   Insn 189(l0): point = 26
   Insn 140(l0): point = 28
   Insn 184(l0): point = 31
   Insn 133(l0): point = 33
   Insn 131(l0): point = 35
   Insn 129(l0): point = 37
   Insn 126(l0): point = 39
   Insn 124(l0): point = 41
   Insn 10(l0): point = 43
   Insn 121(l0): point = 45
   Insn 192(l0): point = 47
   Insn 120(l0): point = 49
   Insn 182(l0): point = 52
   Insn 113(l0): point = 54
   Insn 111(l0): point = 56
   Insn 109(l0): point = 58
   Insn 106(l0): point = 60
   Insn 104(l0): point = 62
   Insn 103(l0): point = 64
   Insn 9(l0): point = 66
   Insn 102(l0): point = 68
   Insn 180(l0): point = 71
   Insn 95(l0): point = 73
   Insn 93(l0): point = 75
   Insn 91(l0): point = 77
   Insn 88(l0): point = 79
   Insn 86(l0): point = 81
   Insn 85(l0): point = 83
   Insn 8(l0): point = 85
   Insn 84(l0): point = 87
   Insn 178(l0): point = 90
   Insn 77(l0): point = 92
   Insn 75(l0): point = 94
   Insn 73(l0): point = 96
   Insn 70(l0): point = 98
   Insn 68(l0): point = 100
   Insn 67(l0): point = 102
   Insn 7(l0): point = 104
   Insn 66(l0): point = 106
   Insn 176(l0): point = 109
   Insn 59(l0): point = 111
   Insn 57(l0): point = 113
   Insn 54(l0): point = 115
   Insn 51(l0): point = 117
   Insn 49(l0): point = 119
   Insn 6(l0): point = 121
   Insn 48(l0): point = 123
   Insn 55(l0): point = 125
   Insn 47(l0): point = 127
   Insn 174(l0): point = 130
   Insn 40(l0): point = 132
   Insn 38(l0): point = 134
   Insn 5(l0): point = 136
   Insn 35(l0): point = 138
   Insn 32(l0): point = 140
   Insn 30(l0): point = 142
   Insn 36(l0): point = 144
   Insn 28(l0): point = 146
   Insn 29(l0): point = 148
   Insn 27(l0): point = 150
   Insn 20(l0): point = 153
   Insn 3(l0): point = 155
   Insn 172(l0): point = 157
   Insn 173(l0): point = 159
 a0(r154): [130..136] [109..121] [90..104] [71..85] [52..66] [31..43] [8..14] [3..5]
 a1(r191): [11..28]
 a2(r153): [11..12]
 a3(r150): [13..16]
 a4(r196): [13..22]
 a5(r149): [19..20]
 a6(r147): [21..24]
 a7(r192): [21..26]
 a8(r156): [145..155] [120..129] [95..108] [76..89] [57..70] [48..51] [23..30]
 a9(r185): [34..49]
 a10(r146): [34..35]
 a11(r144): [36..37]
 a12(r142): [36..47]
 a13(r143): [40..41]
 a14(r141): [42..45]
 a15(r180): [55..68]
 a16(r140): [55..56]
 a17(r138): [57..58]
 a18(r137): [61..62]
 a19(r136): [63..64]
 a20(r175): [74..87]
 a21(r135): [74..75]
 a22(r133): [76..77]
 a23(r132): [80..81]
 a24(r131): [82..83]
 a25(r170): [93..106]
 a26(r130): [93..94]
 a27(r128): [95..96]
 a28(r127): [99..100]
 a29(r126): [101..102]
 a30(r164): [112..127]
 a31(r125): [112..113]
 a32(r122): [114..115]
 a33(r167): [114..125]
 a34(r121): [118..119]
 a35(r120): [120..123]
 a36(r157): [133..150]
 a37(r119): [133..134]
 a38(r116): [135..138]
 a39(r161): [135..144]
 a40(r115): [141..142]
 a41(r113): [143..146]
 a42(r158): [143..148]
 a43(r201): [154..157]
 a44(r202): [156..159]
Compressing live ranges: from 162 to 68 - 41%
Ranges after the compression:
 a0(r154): [22..57] [12..19] [0..5]
 a1(r191): [2..11]
 a2(r153): [2..3]
 a3(r150): [4..5]
 a4(r196): [4..9]
 a5(r149): [6..7]
 a6(r147): [8..11]
 a7(r192): [8..11]
 a8(r156): [62..65] [52..53] [40..45] [32..37] [24..29] [20..21] [10..11]
 a9(r185): [12..21]
 a10(r146): [12..13]
 a11(r144): [14..15]
 a12(r142): [14..19]
 a13(r143): [16..17]
 a14(r141): [18..19]
 a15(r180): [22..29]
 a16(r140): [22..23]
 a17(r138): [24..25]
 a18(r137): [26..27]
 a19(r136): [28..29]
 a20(r175): [30..37]
 a21(r135): [30..31]
 a22(r133): [32..33]
 a23(r132): [34..35]
 a24(r131): [36..37]
 a25(r170): [38..45]
 a26(r130): [38..39]
 a27(r128): [40..41]
 a28(r127): [42..43]
 a29(r126): [44..45]
 a30(r164): [46..53]
 a31(r125): [46..47]
 a32(r122): [48..49]
 a33(r167): [48..53]
 a34(r121): [50..51]
 a35(r120): [52..53]
 a36(r157): [54..63]
 a37(r119): [54..55]
 a38(r116): [56..57]
 a39(r161): [56..61]
 a40(r115): [58..59]
 a41(r113): [60..63]
 a42(r158): [60..63]
 a43(r201): [64..67]
 a44(r202): [66..67]
+++Allocating 360 bytes for conflict table (uncompressed size 360)
;; a0(r154,l0) conflicts: a2(r153,l0) a1(r191,l0) a3(r150,l0) a4(r196,l0) a8(r156,l0) a10(r146,l0) a9(r185,l0) a11(r144,l0) a12(r142,l0) a13(r143,l0) a14(r141,l0) a16(r140,l0) a15(r180,l0) a17(r138,l0) a18(r137,l0) a19(r136,l0) a21(r135,l0) a20(r175,l0) a22(r133,l0) a23(r132,l0) a24(r131,l0) a26(r130,l0) a25(r170,l0) a27(r128,l0) a28(r127,l0) a29(r126,l0) a31(r125,l0) a30(r164,l0) a32(r122,l0) a33(r167,l0) a34(r121,l0) a35(r120,l0) a37(r119,l0) a36(r157,l0) a38(r116,l0) a39(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r191,l0) conflicts: a0(r154,l0) a2(r153,l0) a3(r150,l0) a4(r196,l0) a5(r149,l0) a6(r147,l0) a7(r192,l0) a8(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r153,l0) conflicts: a0(r154,l0) a1(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r150,l0) conflicts: a0(r154,l0) a1(r191,l0) a4(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r196,l0) conflicts: a0(r154,l0) a1(r191,l0) a3(r150,l0) a5(r149,l0) a6(r147,l0) a7(r192,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r149,l0) conflicts: a1(r191,l0) a4(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r147,l0) conflicts: a1(r191,l0) a4(r196,l0) a7(r192,l0) a8(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r192,l0) conflicts: a1(r191,l0) a4(r196,l0) a6(r147,l0) a8(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r156,l0) conflicts: a0(r154,l0) a1(r191,l0) a6(r147,l0) a7(r192,l0) a9(r185,l0) a15(r180,l0) a17(r138,l0) a18(r137,l0) a19(r136,l0) a20(r175,l0) a22(r133,l0) a23(r132,l0) a24(r131,l0) a25(r170,l0) a27(r128,l0) a28(r127,l0) a29(r126,l0) a30(r164,l0) a33(r167,l0) a35(r120,l0) a36(r157,l0) a41(r113,l0) a42(r158,l0) a43(r201,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r185,l0) conflicts: a0(r154,l0) a8(r156,l0) a10(r146,l0) a11(r144,l0) a12(r142,l0) a13(r143,l0) a14(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r146,l0) conflicts: a0(r154,l0) a9(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r144,l0) conflicts: a0(r154,l0) a9(r185,l0) a12(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r142,l0) conflicts: a0(r154,l0) a9(r185,l0) a11(r144,l0) a13(r143,l0) a14(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r143,l0) conflicts: a0(r154,l0) a9(r185,l0) a12(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r141,l0) conflicts: a0(r154,l0) a9(r185,l0) a12(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r180,l0) conflicts: a0(r154,l0) a8(r156,l0) a16(r140,l0) a17(r138,l0) a18(r137,l0) a19(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r140,l0) conflicts: a0(r154,l0) a15(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r138,l0) conflicts: a0(r154,l0) a8(r156,l0) a15(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r137,l0) conflicts: a0(r154,l0) a8(r156,l0) a15(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r136,l0) conflicts: a0(r154,l0) a8(r156,l0) a15(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r175,l0) conflicts: a0(r154,l0) a8(r156,l0) a21(r135,l0) a22(r133,l0) a23(r132,l0) a24(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r135,l0) conflicts: a0(r154,l0) a20(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r133,l0) conflicts: a0(r154,l0) a8(r156,l0) a20(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r132,l0) conflicts: a0(r154,l0) a8(r156,l0) a20(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r131,l0) conflicts: a0(r154,l0) a8(r156,l0) a20(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r170,l0) conflicts: a0(r154,l0) a8(r156,l0) a26(r130,l0) a27(r128,l0) a28(r127,l0) a29(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r130,l0) conflicts: a0(r154,l0) a25(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r128,l0) conflicts: a0(r154,l0) a8(r156,l0) a25(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r127,l0) conflicts: a0(r154,l0) a8(r156,l0) a25(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r126,l0) conflicts: a0(r154,l0) a8(r156,l0) a25(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r164,l0) conflicts: a0(r154,l0) a8(r156,l0) a31(r125,l0) a32(r122,l0) a33(r167,l0) a34(r121,l0) a35(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r125,l0) conflicts: a0(r154,l0) a30(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r122,l0) conflicts: a0(r154,l0) a30(r164,l0) a33(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r167,l0) conflicts: a0(r154,l0) a8(r156,l0) a30(r164,l0) a32(r122,l0) a34(r121,l0) a35(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r121,l0) conflicts: a0(r154,l0) a30(r164,l0) a33(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r120,l0) conflicts: a0(r154,l0) a8(r156,l0) a30(r164,l0) a33(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r157,l0) conflicts: a0(r154,l0) a8(r156,l0) a37(r119,l0) a38(r116,l0) a39(r161,l0) a40(r115,l0) a41(r113,l0) a42(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r119,l0) conflicts: a0(r154,l0) a36(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r116,l0) conflicts: a0(r154,l0) a36(r157,l0) a39(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r161,l0) conflicts: a0(r154,l0) a36(r157,l0) a38(r116,l0) a40(r115,l0) a41(r113,l0) a42(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r115,l0) conflicts: a36(r157,l0) a39(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r113,l0) conflicts: a8(r156,l0) a36(r157,l0) a39(r161,l0) a42(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r158,l0) conflicts: a8(r156,l0) a36(r157,l0) a39(r161,l0) a41(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r201,l0) conflicts: a8(r156,l0) a44(r202,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r202,l0) conflicts: a43(r201,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a4(r196)<->a8(r156)@15:shuffle
  cp1:a5(r149)<->a7(r192)@15:shuffle
  cp2:a5(r149)<->a6(r147)@15:shuffle
  cp3:a2(r153)<->a3(r150)@15:shuffle
  cp4:a2(r153)<->a4(r196)@15:shuffle
  cp5:a8(r156)<->a12(r142)@15:shuffle
  cp6:a13(r143)<->a14(r141)@15:shuffle
  cp7:a10(r146)<->a11(r144)@15:shuffle
  cp8:a10(r146)<->a12(r142)@15:shuffle
  cp9:a18(r137)<->a19(r136)@15:shuffle
  cp10:a16(r140)<->a17(r138)@15:shuffle
  cp11:a8(r156)<->a16(r140)@15:shuffle
  cp12:a23(r132)<->a24(r131)@15:shuffle
  cp13:a21(r135)<->a22(r133)@15:shuffle
  cp14:a8(r156)<->a21(r135)@15:shuffle
  cp15:a28(r127)<->a29(r126)@15:shuffle
  cp16:a26(r130)<->a27(r128)@15:shuffle
  cp17:a8(r156)<->a26(r130)@15:shuffle
  cp18:a34(r121)<->a35(r120)@15:shuffle
  cp19:a8(r156)<->a34(r121)@15:shuffle
  cp20:a31(r125)<->a32(r122)@15:shuffle
  cp21:a31(r125)<->a33(r167)@15:shuffle
  cp22:a8(r156)<->a39(r161)@15:shuffle
  cp23:a40(r115)<->a42(r158)@15:shuffle
  cp24:a40(r115)<->a41(r113)@15:shuffle
  cp25:a37(r119)<->a38(r116)@15:shuffle
  cp26:a37(r119)<->a39(r161)@15:shuffle
  cp27:a8(r156)<->a44(r202)@1000:move
  pref0:a0(r154)<-hr0@2000
  pref1:a44(r202)<-hr1@2000
  pref2:a43(r201)<-hr0@2000
  regions=1, blocks=12, points=68
    allocnos=45 (big 0), copies=28, conflicts=0, ranges=53

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 11 10 9 8 7 6 5 4 3 2
    all: 0r154 1r191 2r153 3r150 4r196 5r149 6r147 7r192 8r156 9r185 10r146 11r144 12r142 13r143 14r141 15r180 16r140 17r138 18r137 19r136 20r175 21r135 22r133 23r132 24r131 25r170 26r130 27r128 28r127 29r126 30r164 31r125 32r122 33r167 34r121 35r120 36r157 37r119 38r116 39r161 40r115 41r113 42r158 43r201 44r202
    modified regnos: 113 115 116 119 120 121 122 125 126 127 128 130 131 132 133 135 136 137 138 140 141 142 143 144 146 147 149 150 153 154 156 157 158 161 164 167 170 175 180 185 191 192 196 201 202
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@542020
          2:( 1-12 14)@116000
      Allocno a0r154 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r196 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r192 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r185 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r180 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a41r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a42r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a43r201 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a44r202 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a4r196-a8r156 (freq=15):
        Result (freq=2875): a4r196(250) a8r156(2625)
      Forming thread by copy 1:a5r149-a7r192 (freq=15):
        Result (freq=500): a5r149(250) a7r192(250)
      Forming thread by copy 3:a2r153-a3r150 (freq=15):
        Result (freq=500): a2r153(250) a3r150(250)
      Forming thread by copy 6:a13r143-a14r141 (freq=15):
        Result (freq=500): a13r143(250) a14r141(250)
      Forming thread by copy 7:a10r146-a11r144 (freq=15):
        Result (freq=500): a10r146(250) a11r144(250)
      Forming thread by copy 9:a18r137-a19r136 (freq=15):
        Result (freq=500): a18r137(250) a19r136(250)
      Forming thread by copy 10:a16r140-a17r138 (freq=15):
        Result (freq=500): a16r140(250) a17r138(250)
      Forming thread by copy 12:a23r132-a24r131 (freq=15):
        Result (freq=500): a23r132(250) a24r131(250)
      Forming thread by copy 13:a21r135-a22r133 (freq=15):
        Result (freq=500): a21r135(250) a22r133(250)
      Forming thread by copy 15:a28r127-a29r126 (freq=15):
        Result (freq=500): a28r127(250) a29r126(250)
      Forming thread by copy 16:a26r130-a27r128 (freq=15):
        Result (freq=500): a26r130(250) a27r128(250)
      Forming thread by copy 18:a34r121-a35r120 (freq=15):
        Result (freq=500): a34r121(250) a35r120(250)
      Forming thread by copy 20:a31r125-a32r122 (freq=15):
        Result (freq=500): a31r125(250) a32r122(250)
      Forming thread by copy 23:a40r115-a42r158 (freq=15):
        Result (freq=500): a40r115(250) a42r158(250)
      Forming thread by copy 25:a37r119-a38r116 (freq=15):
        Result (freq=500): a37r119(250) a38r116(250)
      Pushing a41(r113,l0)(cost 0)
      Pushing a39(r161,l0)(cost 0)
      Pushing a33(r167,l0)(cost 0)
      Pushing a6(r147,l0)(cost 0)
      Pushing a12(r142,l0)(cost 0)
      Pushing a42(r158,l0)(cost 0)
      Pushing a40(r115,l0)(cost 0)
      Pushing a38(r116,l0)(cost 0)
      Pushing a37(r119,l0)(cost 0)
      Pushing a35(r120,l0)(cost 0)
      Pushing a34(r121,l0)(cost 0)
      Pushing a32(r122,l0)(cost 0)
      Pushing a31(r125,l0)(cost 0)
      Pushing a29(r126,l0)(cost 0)
      Pushing a28(r127,l0)(cost 0)
      Pushing a27(r128,l0)(cost 0)
      Pushing a26(r130,l0)(cost 0)
      Pushing a24(r131,l0)(cost 0)
      Pushing a23(r132,l0)(cost 0)
      Pushing a22(r133,l0)(cost 0)
      Forming thread by copy 27:a8r156-a44r202 (freq=1000):
        Result (freq=4875): a4r196(250) a44r202(2000) a8r156(2625)
      Forming thread by copy 5:a8r156-a12r142 (freq=15):
        Result (freq=5250): a4r196(250) a12r142(375) a44r202(2000) a8r156(2625)
      Forming thread by copy 22:a8r156-a39r161 (freq=15):
        Result (freq=5500): a4r196(250) a39r161(250) a12r142(375) a44r202(2000) a8r156(2625)
        Making a8(r156,l0) colorable
      Pushing a21(r135,l0)(cost 0)
      Pushing a19(r136,l0)(cost 0)
      Pushing a18(r137,l0)(cost 0)
      Pushing a17(r138,l0)(cost 0)
      Pushing a16(r140,l0)(cost 0)
      Pushing a14(r141,l0)(cost 0)
      Pushing a13(r143,l0)(cost 0)
        Making a0(r154,l0) colorable
      Pushing a11(r144,l0)(cost 0)
      Pushing a10(r146,l0)(cost 0)
      Pushing a7(r192,l0)(cost 0)
      Pushing a5(r149,l0)(cost 0)
      Pushing a3(r150,l0)(cost 0)
      Pushing a2(r153,l0)(cost 0)
      Pushing a36(r157,l0)(cost 0)
      Pushing a30(r164,l0)(cost 0)
      Pushing a25(r170,l0)(cost 0)
      Pushing a20(r175,l0)(cost 0)
      Pushing a15(r180,l0)(cost 0)
      Pushing a9(r185,l0)(cost 0)
      Pushing a1(r191,l0)(cost 0)
      Pushing a0(r154,l0)(cost 56760)
      Pushing a44(r202,l0)(cost 0)
      Pushing a4(r196,l0)(cost 0)
      Pushing a43(r201,l0)(cost 0)
      Pushing a8(r156,l0)(cost 26250)
      Popping a8(r156,l0)  -- assign reg 1
      Popping a43(r201,l0)  -- assign reg 0
      Popping a4(r196,l0)  -- assign reg 1
      Popping a44(r202,l0)  -- assign reg 1
      Popping a0(r154,l0)  -- assign reg 0
      Popping a1(r191,l0)  -- assign reg 3
      Popping a9(r185,l0)  -- assign reg 3
      Popping a15(r180,l0)  -- assign reg 3
      Popping a20(r175,l0)  -- assign reg 3
      Popping a25(r170,l0)  -- assign reg 3
      Popping a30(r164,l0)  -- assign reg 3
      Popping a36(r157,l0)  -- assign reg 3
      Popping a2(r153,l0)  -- assign reg 1
      Popping a3(r150,l0)  -- assign reg 2
      Popping a5(r149,l0)  -- assign reg 2
      Popping a7(r192,l0)  -- assign reg 2
      Popping a10(r146,l0)  -- assign reg 1
      Popping a11(r144,l0)  -- assign reg 2
      Popping a13(r143,l0)  -- assign reg 2
      Popping a14(r141,l0)  -- assign reg 2
      Popping a16(r140,l0)  -- assign reg 1
      Popping a17(r138,l0)  -- assign reg 2
      Popping a18(r137,l0)  -- assign reg 2
      Popping a19(r136,l0)  -- assign reg 2
      Popping a21(r135,l0)  -- assign reg 1
      Popping a22(r133,l0)  -- assign reg 2
      Popping a23(r132,l0)  -- assign reg 2
      Popping a24(r131,l0)  -- assign reg 2
      Popping a26(r130,l0)  -- assign reg 1
      Popping a27(r128,l0)  -- assign reg 2
      Popping a28(r127,l0)  -- assign reg 2
      Popping a29(r126,l0)  -- assign reg 2
      Popping a31(r125,l0)  -- assign reg 2
      Popping a32(r122,l0)  -- assign reg 2
      Popping a34(r121,l0)  -- assign reg 1
      Popping a35(r120,l0)  -- assign reg 2
      Popping a37(r119,l0)  -- assign reg 1
      Popping a38(r116,l0)  -- assign reg 2
      Popping a40(r115,l0)  -- assign reg 2
      Popping a42(r158,l0)  -- assign reg 2
      Popping a12(r142,l0)  -- assign reg 1
      Popping a6(r147,l0)  -- assign reg 0
      Popping a33(r167,l0)  -- assign reg 12
      Popping a39(r161,l0)  -- assign reg 1
      Popping a41(r113,l0)  -- assign reg 0
Disposition:
   41:r113 l0     0   40:r115 l0     2   38:r116 l0     2   37:r119 l0     1
   35:r120 l0     2   34:r121 l0     1   32:r122 l0     2   31:r125 l0     2
   29:r126 l0     2   28:r127 l0     2   27:r128 l0     2   26:r130 l0     1
   24:r131 l0     2   23:r132 l0     2   22:r133 l0     2   21:r135 l0     1
   19:r136 l0     2   18:r137 l0     2   17:r138 l0     2   16:r140 l0     1
   14:r141 l0     2   12:r142 l0     1   13:r143 l0     2   11:r144 l0     2
   10:r146 l0     1    6:r147 l0     0    5:r149 l0     2    3:r150 l0     2
    2:r153 l0     1    0:r154 l0     0    8:r156 l0     1   36:r157 l0     3
   42:r158 l0     2   39:r161 l0     1   30:r164 l0     3   33:r167 l0    12
   25:r170 l0     3   20:r175 l0     3   15:r180 l0     3    9:r185 l0     3
    1:r191 l0     3    7:r192 l0     2    4:r196 l0     1   43:r201 l0     0
   44:r202 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnableGPIOPullUp

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r153={1d,1u} r154={8d,2u} r156={1d,13u} r157={1d,4u} r158={1d,1u} r161={1d,1u} r164={1d,4u} r167={1d,1u} r170={1d,4u} r175={1d,4u} r180={1d,4u} r185={1d,4u} r191={1d,4u} r192={1d,1u} r196={1d,1u} r201={1d,2u} r202={1d,1u} 
;;    total ref usage 207{79d,128u,0e} in 104{104 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 13 4 2 NOTE_INSN_DELETED)
(note 4 2 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":306:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":307:3 -1
     (nil))
(debug_insn 19 18 173 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":309:3 -1
     (nil))
(insn 173 19 172 2 (set (reg:SI 202)
        (reg:SI 1 r1 [ GPIONumber ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":303:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIONumber ])
        (nil)))
(insn 172 173 3 2 (set (reg:SI 201)
        (reg:SI 0 r0 [ GPIO ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":303:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIO ])
        (nil)))
(insn 3 172 20 2 (set (reg/v:SI 156 [ GPIONumber ])
        (reg:SI 202)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":303:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(jump_insn 20 3 21 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 201)
                        (const_int 6 [0x6]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 201)
                                (const_int 4 [0x4]))
                            (label_ref:SI 21)) [0  S4 A32])
                    (label_ref:SI 171)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 21))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":309:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 171 (nil))))
 -> 21)
(code_label 21 20 22 59 (nil) [2 uses])
(jump_table_data 22 21 23 (addr_diff_vec:SI (label_ref:SI 21)
         [
            (label_ref:SI 24)
            (label_ref:SI 44)
            (label_ref:SI 63)
            (label_ref:SI 81)
            (label_ref:SI 99)
            (label_ref:SI 117)
            (label_ref:SI 137)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 23 22 24)
(code_label 24 23 25 3 65 (nil) [1 uses])
(note 25 24 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 37 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 37 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 -1
     (nil))
(insn 27 26 29 3 (set (reg/f:SI 157)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 29 27 28 3 (set (reg:SI 158)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 90 {*arm_andsi3_insn}
     (nil))
(insn 28 29 36 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 28 30 3 (set (reg:SI 161)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -40961 [0xffffffffffff5fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":313:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 30 36 32 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 158)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 32 30 33 3 (set (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 33 32 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":313:8 -1
     (nil))
(insn 35 33 5 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":313:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 35 38 3 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 38 5 40 3 (set (reg:SI 119 [ _7 ])
        (and:SI (not:SI (reg:SI 161))
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":313:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 40 38 41 3 (set (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":313:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 41 40 174 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":314:8 -1
     (nil))
(jump_insn 174 41 175 3 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":314:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 175 174 44)
(code_label 44 175 45 4 64 (nil) [1 uses])
(note 45 44 56 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 56 45 46 4 NOTE_INSN_DELETED)
(debug_insn 46 56 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":316:8 -1
     (nil))
(insn 47 46 55 4 (set (reg/f:SI 164)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":316:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 55 47 48 4 (set (reg:SI 167)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":317:8 90 {*arm_andsi3_insn}
     (nil))
(insn 48 55 6 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":316:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 48 49 4 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 49 6 51 4 (set (reg:SI 121 [ _9 ])
        (ior:SI (reg:SI 120 [ _8 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":316:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(insn 51 49 52 4 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":316:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 52 51 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":317:8 -1
     (nil))
(insn 54 52 57 4 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":317:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 54 59 4 (set (reg:SI 125 [ _13 ])
        (and:SI (not:SI (reg:SI 167))
            (reg:SI 122 [ _10 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":317:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(insn 59 57 60 4 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":317:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 164)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(debug_insn 60 59 176 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":318:8 -1
     (nil))
(jump_insn 176 60 177 4 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":318:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 177 176 63)
(code_label 63 177 64 5 63 (nil) [1 uses])
(note 64 63 74 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 74 64 65 5 NOTE_INSN_DELETED)
(debug_insn 65 74 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":320:8 -1
     (nil))
(insn 66 65 7 5 (set (reg/f:SI 170)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":320:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 66 67 5 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 67 7 68 5 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":320:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 70 5 (set (reg:SI 127 [ _15 ])
        (ior:SI (reg:SI 126 [ _14 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":320:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 70 68 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":320:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(debug_insn 71 70 73 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":321:8 -1
     (nil))
(insn 73 71 75 5 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":321:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 73 77 5 (set (reg:SI 130 [ _18 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 128 [ _16 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":321:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(insn 77 75 78 5 (set (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":321:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(debug_insn 78 77 178 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":322:8 -1
     (nil))
(jump_insn 178 78 179 5 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":322:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 179 178 81)
(code_label 81 179 82 6 62 (nil) [1 uses])
(note 82 81 92 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 92 82 83 6 NOTE_INSN_DELETED)
(debug_insn 83 92 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":324:8 -1
     (nil))
(insn 84 83 8 6 (set (reg/f:SI 175)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":324:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 8 84 85 6 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 85 8 86 6 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":324:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 88 6 (set (reg:SI 132 [ _20 ])
        (ior:SI (reg:SI 131 [ _19 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":324:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 88 86 89 6 (set (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":324:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 89 88 91 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":325:8 -1
     (nil))
(insn 91 89 93 6 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":325:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 91 95 6 (set (reg:SI 135 [ _23 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 133 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":325:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
            (nil))))
(insn 95 93 96 6 (set (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])
        (reg:SI 135 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":325:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
            (nil))))
(debug_insn 96 95 180 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":326:8 -1
     (nil))
(jump_insn 180 96 181 6 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":326:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 181 180 99)
(code_label 99 181 100 7 61 (nil) [1 uses])
(note 100 99 110 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 110 100 101 7 NOTE_INSN_DELETED)
(debug_insn 101 110 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":328:8 -1
     (nil))
(insn 102 101 9 7 (set (reg/f:SI 180)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":328:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 9 102 103 7 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 103 9 104 7 (set (reg:SI 136 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":328:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 106 7 (set (reg:SI 137 [ _25 ])
        (ior:SI (reg:SI 136 [ _24 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":328:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
        (nil)))
(insn 106 104 107 7 (set (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])
        (reg:SI 137 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":328:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(debug_insn 107 106 109 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":329:8 -1
     (nil))
(insn 109 107 111 7 (set (reg:SI 138 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":329:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 109 113 7 (set (reg:SI 140 [ _28 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 138 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":329:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
            (nil))))
(insn 113 111 114 7 (set (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])
        (reg:SI 140 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":329:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
            (nil))))
(debug_insn 114 113 182 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":330:8 -1
     (nil))
(jump_insn 182 114 183 7 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":330:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 183 182 117)
(code_label 117 183 118 8 60 (nil) [1 uses])
(note 118 117 130 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 130 118 119 8 NOTE_INSN_DELETED)
(debug_insn 119 130 120 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 -1
     (nil))
(insn 120 119 192 8 (set (reg/f:SI 185)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 192 120 121 8 (set (reg:SI 142 [ _30 ])
        (zero_extend:SI (subreg:HI (reg/v:SI 156 [ GPIONumber ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 121 192 10 8 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 121 124 8 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 124 10 126 8 (set (reg:SI 143 [ _31 ])
        (ior:SI (reg:SI 141 [ _29 ])
            (reg:SI 142 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(insn 126 124 127 8 (set (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])
        (reg:SI 143 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(debug_insn 127 126 129 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":333:8 -1
     (nil))
(insn 129 127 131 8 (set (reg:SI 144 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":333:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 133 8 (set (reg:SI 146 [ _34 ])
        (and:SI (not:SI (reg:SI 142 [ _30 ]))
            (reg:SI 144 [ _32 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":333:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 144 [ _32 ])
        (expr_list:REG_DEAD (reg:SI 142 [ _30 ])
            (nil))))
(insn 133 131 134 8 (set (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])
        (reg:SI 146 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":333:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_DEAD (reg:SI 146 [ _34 ])
            (nil))))
(debug_insn 134 133 184 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":334:8 -1
     (nil))
(jump_insn 184 134 185 8 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":334:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 185 184 137)
(code_label 137 185 138 9 58 (nil) [1 uses])
(note 138 137 152 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 152 138 139 9 NOTE_INSN_DELETED)
(debug_insn 139 152 140 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 -1
     (nil))
(insn 140 139 189 9 (set (reg/f:SI 191)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 189 140 141 9 (set (reg:SI 192)
        (zero_extract:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int 11 [0xb])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 161 {extzv_t2}
     (nil))
(insn 141 189 190 9 (set (reg:SI 147 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 141 144 9 (set (reg:SI 196)
        (zero_extract:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int 10 [0xa])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":337:8 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 144 190 146 9 (set (reg:SI 149 [ _37 ])
        (ior:SI (reg:SI 192)
            (reg:SI 147 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg:SI 147 [ _35 ])
            (nil))))
(insn 146 144 147 9 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])
        (reg:SI 149 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _37 ])
        (nil)))
(debug_insn 147 146 149 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":337:8 -1
     (nil))
(insn 149 147 11 9 (set (reg:SI 150 [ _38 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":337:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 149 153 9 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 153 11 155 9 (set (reg:SI 153 [ _41 ])
        (and:SI (not:SI (reg:SI 196))
            (reg:SI 150 [ _38 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":337:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg:SI 150 [ _38 ])
            (nil))))
(insn 155 153 156 9 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])
        (reg:SI 153 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":337:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 153 [ _41 ])
            (nil))))
(debug_insn 156 155 186 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":338:8 -1
     (nil))
(jump_insn 186 156 187 9 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":338:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 187 186 171)
(code_label 171 187 170 10 66 (nil) [1 uses])
(note 170 171 12 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 12 170 157 10 (set (reg/v:SI 154 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":309:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 157 12 158 11 57 (nil) [7 uses])
(note 158 157 159 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 160 11 (var_location:QI status (subreg:QI (reg/v:SI 154 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 160 159 165 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":344:3 -1
     (nil))
(insn 165 160 166 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 154 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":345:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 154 [ <retval> ])
        (nil)))
(insn 166 165 198 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":345:1 -1
     (nil))
(note 198 166 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableGPIOPullUp (HAL_PWREx_DisableGPIOPullUp, funcdef_no=336, decl_uid=8907, cgraph_uid=340, symbol_order=339)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;; 2 succs { 10 3 4 5 6 7 8 9 }
;; 3 succs { 11 }
;; 4 succs { 11 }
;; 5 succs { 11 }
;; 6 succs { 11 }
;; 7 succs { 11 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 168: local to bb 2 def dominates all uses has unique first use
Reg 167: local to bb 2 def dominates all uses has unique first use
Reg 139 uninteresting (no unique first use)
Reg 140: local to bb 3 def dominates all uses has unique first use
Reg 141: local to bb 3 def dominates all uses has unique first use
Reg 113: local to bb 3 def dominates all uses has unique first use
Reg 116 uninteresting
Reg 144: local to bb 4 def dominates all uses has unique first use
Reg 117 uninteresting
Reg 119 uninteresting
Reg 147: local to bb 5 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 122 uninteresting
Reg 150: local to bb 6 def dominates all uses has unique first use
Reg 123 uninteresting
Reg 125 uninteresting
Reg 153: local to bb 7 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 128 uninteresting
Reg 156: local to bb 8 def dominates all uses has unique first use
Reg 157: local to bb 8 def dominates all uses has unique first use
Reg 129: local to bb 8 def dominates all uses has unique first use
Reg 132 uninteresting
Reg 161: local to bb 9 def dominates all uses has unique first use
Reg 162: local to bb 9 def dominates all uses has unique first use
Reg 133: local to bb 9 def dominates all uses has unique first use
Reg 136 uninteresting
Found def insn 28 for 113 to be not moveable
Found def insn 89 for 129 to be not moveable
Found def insn 103 for 133 to be not moveable
Ignoring reg 140 with equiv init insn
Examining insn 29, def for 141
  all ok
Ignoring reg 144 with equiv init insn
Ignoring reg 147 with equiv init insn
Ignoring reg 150 with equiv init insn
Ignoring reg 153 with equiv init insn
Ignoring reg 156 with equiv init insn
Examining insn 145, def for 157
  all ok
Ignoring reg 161 with equiv init insn
Examining insn 143, def for 162
  all ok
Found def insn 126 for 167 to be not moveable
Found def insn 127 for 168 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;; 2 succs { 10 3 4 5 6 7 8 9 }
;; 3 succs { 11 }
;; 4 succs { 11 }
;; 5 succs { 11 }
;; 6 succs { 11 }
;; 7 succs { 11 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 140: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 144: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 147: (insn_list:REG_DEP_TRUE 52 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 64 (nil))
init_insns for 153: (insn_list:REG_DEP_TRUE 76 (nil))
init_insns for 156: (insn_list:REG_DEP_TRUE 88 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 102 (nil))

Pass 1 for finding pseudo/allocno costs

    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r137,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:43140,43140 VFP_LO_REGS:43140,43140 ALL_REGS:28140,28140 MEM:28760,28760
  a1(r161,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a2(r136,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a3(r133,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a4(r162,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a5(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28125,28125 VFP_LO_REGS:28125,28125 ALL_REGS:28125,28125 MEM:18750,18750
  a6(r156,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a7(r132,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a8(r129,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a9(r157,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a10(r153,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a11(r128,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a12(r126,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a13(r150,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a14(r125,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a15(r123,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a16(r147,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a17(r122,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a18(r120,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a19(r144,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a20(r119,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a21(r117,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a22(r140,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a23(r116,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a24(r113,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a25(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a26(r167,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a27(r168,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 120(l0): point = 0
   Insn 119(l0): point = 2
   Insn 12(l0): point = 5
   Insn 140(l0): point = 8
   Insn 109(l0): point = 10
   Insn 107(l0): point = 12
   Insn 11(l0): point = 14
   Insn 103(l0): point = 16
   Insn 143(l0): point = 18
   Insn 102(l0): point = 20
   Insn 138(l0): point = 23
   Insn 95(l0): point = 25
   Insn 93(l0): point = 27
   Insn 10(l0): point = 29
   Insn 89(l0): point = 31
   Insn 145(l0): point = 33
   Insn 88(l0): point = 35
   Insn 136(l0): point = 38
   Insn 81(l0): point = 40
   Insn 79(l0): point = 42
   Insn 77(l0): point = 44
   Insn 9(l0): point = 46
   Insn 76(l0): point = 48
   Insn 134(l0): point = 51
   Insn 69(l0): point = 53
   Insn 67(l0): point = 55
   Insn 65(l0): point = 57
   Insn 8(l0): point = 59
   Insn 64(l0): point = 61
   Insn 132(l0): point = 64
   Insn 57(l0): point = 66
   Insn 55(l0): point = 68
   Insn 53(l0): point = 70
   Insn 7(l0): point = 72
   Insn 52(l0): point = 74
   Insn 130(l0): point = 77
   Insn 45(l0): point = 79
   Insn 43(l0): point = 81
   Insn 41(l0): point = 83
   Insn 6(l0): point = 85
   Insn 40(l0): point = 87
   Insn 128(l0): point = 90
   Insn 33(l0): point = 92
   Insn 31(l0): point = 94
   Insn 5(l0): point = 96
   Insn 28(l0): point = 98
   Insn 29(l0): point = 100
   Insn 27(l0): point = 102
   Insn 20(l0): point = 105
   Insn 3(l0): point = 107
   Insn 126(l0): point = 109
   Insn 127(l0): point = 111
 a0(r137): [90..96] [77..85] [64..72] [51..59] [38..46] [23..29] [8..14] [3..5]
 a1(r161): [11..20]
 a2(r136): [11..12]
 a3(r133): [13..16]
 a4(r162): [13..18]
 a5(r139): [101..107] [82..89] [69..76] [56..63] [43..50] [34..37] [19..22]
 a6(r156): [26..35]
 a7(r132): [26..27]
 a8(r129): [28..31]
 a9(r157): [28..33]
 a10(r153): [41..48]
 a11(r128): [41..42]
 a12(r126): [43..44]
 a13(r150): [54..61]
 a14(r125): [54..55]
 a15(r123): [56..57]
 a16(r147): [67..74]
 a17(r122): [67..68]
 a18(r120): [69..70]
 a19(r144): [80..87]
 a20(r119): [80..81]
 a21(r117): [82..83]
 a22(r140): [93..102]
 a23(r116): [93..94]
 a24(r113): [95..98]
 a25(r141): [95..100]
 a26(r167): [106..109]
 a27(r168): [108..111]
Compressing live ranges: from 114 to 40 - 35%
Ranges after the compression:
 a0(r137): [14..33] [8..11] [0..5]
 a1(r161): [2..7]
 a2(r136): [2..3]
 a3(r133): [4..5]
 a4(r162): [4..5]
 a5(r139): [34..37] [28..29] [24..25] [20..21] [16..17] [12..13] [6..7]
 a6(r156): [8..13]
 a7(r132): [8..9]
 a8(r129): [10..11]
 a9(r157): [10..11]
 a10(r153): [14..17]
 a11(r128): [14..15]
 a12(r126): [16..17]
 a13(r150): [18..21]
 a14(r125): [18..19]
 a15(r123): [20..21]
 a16(r147): [22..25]
 a17(r122): [22..23]
 a18(r120): [24..25]
 a19(r144): [26..29]
 a20(r119): [26..27]
 a21(r117): [28..29]
 a22(r140): [30..35]
 a23(r116): [30..31]
 a24(r113): [32..33]
 a25(r141): [32..33]
 a26(r167): [36..39]
 a27(r168): [38..39]
+++Allocating 224 bytes for conflict table (uncompressed size 224)
;; a0(r137,l0) conflicts: a2(r136,l0) a1(r161,l0) a3(r133,l0) a4(r162,l0) a5(r139,l0) a7(r132,l0) a6(r156,l0) a8(r129,l0) a9(r157,l0) a11(r128,l0) a10(r153,l0) a12(r126,l0) a14(r125,l0) a13(r150,l0) a15(r123,l0) a17(r122,l0) a16(r147,l0) a18(r120,l0) a20(r119,l0) a19(r144,l0) a21(r117,l0) a23(r116,l0) a22(r140,l0) a24(r113,l0) a25(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r161,l0) conflicts: a0(r137,l0) a2(r136,l0) a3(r133,l0) a4(r162,l0) a5(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r136,l0) conflicts: a0(r137,l0) a1(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r133,l0) conflicts: a0(r137,l0) a1(r161,l0) a4(r162,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r162,l0) conflicts: a0(r137,l0) a1(r161,l0) a3(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r139,l0) conflicts: a0(r137,l0) a1(r161,l0) a6(r156,l0) a10(r153,l0) a12(r126,l0) a13(r150,l0) a15(r123,l0) a16(r147,l0) a18(r120,l0) a19(r144,l0) a21(r117,l0) a22(r140,l0) a26(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r156,l0) conflicts: a0(r137,l0) a5(r139,l0) a7(r132,l0) a8(r129,l0) a9(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r132,l0) conflicts: a0(r137,l0) a6(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r129,l0) conflicts: a0(r137,l0) a6(r156,l0) a9(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r157,l0) conflicts: a0(r137,l0) a6(r156,l0) a8(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r153,l0) conflicts: a0(r137,l0) a5(r139,l0) a11(r128,l0) a12(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r128,l0) conflicts: a0(r137,l0) a10(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r126,l0) conflicts: a0(r137,l0) a5(r139,l0) a10(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r150,l0) conflicts: a0(r137,l0) a5(r139,l0) a14(r125,l0) a15(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r125,l0) conflicts: a0(r137,l0) a13(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r123,l0) conflicts: a0(r137,l0) a5(r139,l0) a13(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r147,l0) conflicts: a0(r137,l0) a5(r139,l0) a17(r122,l0) a18(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r122,l0) conflicts: a0(r137,l0) a16(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r120,l0) conflicts: a0(r137,l0) a5(r139,l0) a16(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r144,l0) conflicts: a0(r137,l0) a5(r139,l0) a20(r119,l0) a21(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r119,l0) conflicts: a0(r137,l0) a19(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r117,l0) conflicts: a0(r137,l0) a5(r139,l0) a19(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r140,l0) conflicts: a0(r137,l0) a5(r139,l0) a23(r116,l0) a24(r113,l0) a25(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r116,l0) conflicts: a0(r137,l0) a22(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r113,l0) conflicts: a0(r137,l0) a22(r140,l0) a25(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r141,l0) conflicts: a0(r137,l0) a22(r140,l0) a24(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r167,l0) conflicts: a5(r139,l0) a27(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r168,l0) conflicts: a26(r167,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a4(r162)<->a5(r139)@15:shuffle
  cp1:a2(r136)<->a3(r133)@15:shuffle
  cp2:a2(r136)<->a4(r162)@15:shuffle
  cp3:a5(r139)<->a9(r157)@15:shuffle
  cp4:a7(r132)<->a8(r129)@15:shuffle
  cp5:a7(r132)<->a9(r157)@15:shuffle
  cp6:a11(r128)<->a12(r126)@15:shuffle
  cp7:a5(r139)<->a11(r128)@15:shuffle
  cp8:a14(r125)<->a15(r123)@15:shuffle
  cp9:a5(r139)<->a14(r125)@15:shuffle
  cp10:a17(r122)<->a18(r120)@15:shuffle
  cp11:a5(r139)<->a17(r122)@15:shuffle
  cp12:a20(r119)<->a21(r117)@15:shuffle
  cp13:a5(r139)<->a20(r119)@15:shuffle
  cp14:a5(r139)<->a25(r141)@15:shuffle
  cp15:a23(r116)<->a24(r113)@15:shuffle
  cp16:a23(r116)<->a25(r141)@15:shuffle
  cp17:a5(r139)<->a27(r168)@1000:move
  pref0:a0(r137)<-hr0@2000
  pref1:a27(r168)<-hr1@2000
  pref2:a26(r167)<-hr0@2000
  regions=1, blocks=12, points=40
    allocnos=28 (big 0), copies=18, conflicts=0, ranges=36

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 11 10 9 8 7 6 5 4 3 2
    all: 0r137 1r161 2r136 3r133 4r162 5r139 6r156 7r132 8r129 9r157 10r153 11r128 12r126 13r150 14r125 15r123 16r147 17r122 18r120 19r144 20r119 21r117 22r140 23r116 24r113 25r141 26r167 27r168
    modified regnos: 113 116 117 119 120 122 123 125 126 128 129 132 133 136 137 139 140 141 144 147 150 153 156 157 161 162 167 168
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@404520
          2:( 1-12 14)@116000
      Allocno a0r137 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r167 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a27r168 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 17:a5r139-a27r168 (freq=1000):
        Result (freq=3875): a5r139(1875) a27r168(2000)
      Forming thread by copy 0:a4r162-a5r139 (freq=15):
        Result (freq=4125): a4r162(250) a5r139(1875) a27r168(2000)
      Forming thread by copy 1:a2r136-a3r133 (freq=15):
        Result (freq=500): a2r136(250) a3r133(250)
      Forming thread by copy 3:a5r139-a9r157 (freq=15):
        Result (freq=4375): a4r162(250) a9r157(250) a5r139(1875) a27r168(2000)
      Forming thread by copy 4:a7r132-a8r129 (freq=15):
        Result (freq=500): a7r132(250) a8r129(250)
      Forming thread by copy 6:a11r128-a12r126 (freq=15):
        Result (freq=500): a11r128(250) a12r126(250)
      Forming thread by copy 8:a14r125-a15r123 (freq=15):
        Result (freq=500): a14r125(250) a15r123(250)
      Forming thread by copy 10:a17r122-a18r120 (freq=15):
        Result (freq=500): a17r122(250) a18r120(250)
      Forming thread by copy 12:a20r119-a21r117 (freq=15):
        Result (freq=500): a20r119(250) a21r117(250)
      Forming thread by copy 14:a5r139-a25r141 (freq=15):
        Result (freq=4625): a4r162(250) a25r141(250) a9r157(250) a5r139(1875) a27r168(2000)
      Forming thread by copy 15:a23r116-a24r113 (freq=15):
        Result (freq=500): a23r116(250) a24r113(250)
      Pushing a22(r140,l0)(cost 0)
      Pushing a19(r144,l0)(cost 0)
      Pushing a16(r147,l0)(cost 0)
      Pushing a13(r150,l0)(cost 0)
      Pushing a10(r153,l0)(cost 0)
      Pushing a6(r156,l0)(cost 0)
      Pushing a1(r161,l0)(cost 0)
      Pushing a24(r113,l0)(cost 0)
      Pushing a23(r116,l0)(cost 0)
      Pushing a21(r117,l0)(cost 0)
      Pushing a20(r119,l0)(cost 0)
      Pushing a18(r120,l0)(cost 0)
        Making a0(r137,l0) colorable
      Pushing a17(r122,l0)(cost 0)
      Pushing a15(r123,l0)(cost 0)
      Pushing a14(r125,l0)(cost 0)
      Pushing a12(r126,l0)(cost 0)
      Pushing a11(r128,l0)(cost 0)
      Pushing a8(r129,l0)(cost 0)
      Pushing a7(r132,l0)(cost 0)
      Pushing a3(r133,l0)(cost 0)
      Pushing a2(r136,l0)(cost 0)
      Pushing a0(r137,l0)(cost 56760)
      Pushing a26(r167,l0)(cost 0)
      Pushing a25(r141,l0)(cost 0)
      Pushing a9(r157,l0)(cost 0)
      Pushing a4(r162,l0)(cost 0)
      Pushing a5(r139,l0)(cost 0)
      Pushing a27(r168,l0)(cost 0)
      Popping a27(r168,l0)  -- assign reg 1
      Popping a5(r139,l0)  -- assign reg 1
      Popping a4(r162,l0)  -- assign reg 1
      Popping a9(r157,l0)  -- assign reg 1
      Popping a25(r141,l0)  -- assign reg 1
      Popping a26(r167,l0)  -- assign reg 0
      Popping a0(r137,l0)  -- assign reg 0
      Popping a2(r136,l0)  -- assign reg 1
      Popping a3(r133,l0)  -- assign reg 3
      Popping a7(r132,l0)  -- assign reg 1
      Popping a8(r129,l0)  -- assign reg 3
      Popping a11(r128,l0)  -- assign reg 1
      Popping a12(r126,l0)  -- assign reg 3
      Popping a14(r125,l0)  -- assign reg 1
      Popping a15(r123,l0)  -- assign reg 3
      Popping a17(r122,l0)  -- assign reg 1
      Popping a18(r120,l0)  -- assign reg 3
      Popping a20(r119,l0)  -- assign reg 1
      Popping a21(r117,l0)  -- assign reg 3
      Popping a23(r116,l0)  -- assign reg 1
      Popping a24(r113,l0)  -- assign reg 3
      Popping a1(r161,l0)  -- assign reg 2
      Popping a6(r156,l0)  -- assign reg 2
      Popping a10(r153,l0)  -- assign reg 2
      Popping a13(r150,l0)  -- assign reg 2
      Popping a16(r147,l0)  -- assign reg 2
      Popping a19(r144,l0)  -- assign reg 2
      Popping a22(r140,l0)  -- assign reg 2
Disposition:
   24:r113 l0     3   23:r116 l0     1   21:r117 l0     3   20:r119 l0     1
   18:r120 l0     3   17:r122 l0     1   15:r123 l0     3   14:r125 l0     1
   12:r126 l0     3   11:r128 l0     1    8:r129 l0     3    7:r132 l0     1
    3:r133 l0     3    2:r136 l0     1    0:r137 l0     0    5:r139 l0     1
   22:r140 l0     2   25:r141 l0     1   19:r144 l0     2   16:r147 l0     2
   13:r150 l0     2   10:r153 l0     2    6:r156 l0     2    9:r157 l0     1
    1:r161 l0     2    4:r162 l0     1   26:r167 l0     0   27:r168 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisableGPIOPullUp

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r132={1d,1u} r133={1d,1u} r136={1d,1u} r137={8d,2u} r139={1d,7u} r140={1d,2u} r141={1d,1u} r144={1d,2u} r147={1d,2u} r150={1d,2u} r153={1d,2u} r156={1d,2u} r157={1d,1u} r161={1d,2u} r162={1d,1u} r167={1d,2u} r168={1d,1u} 
;;    total ref usage 152{62d,90u,0e} in 73{73 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 13 4 2 NOTE_INSN_DELETED)
(note 4 2 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":367:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":368:3 -1
     (nil))
(debug_insn 19 18 127 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":370:3 -1
     (nil))
(insn 127 19 126 2 (set (reg:SI 168)
        (reg:SI 1 r1 [ GPIONumber ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":364:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIONumber ])
        (nil)))
(insn 126 127 3 2 (set (reg:SI 167)
        (reg:SI 0 r0 [ GPIO ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":364:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIO ])
        (nil)))
(insn 3 126 20 2 (set (reg/v:SI 139 [ GPIONumber ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":364:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(jump_insn 20 3 21 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 167)
                        (const_int 6 [0x6]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 167)
                                (const_int 4 [0x4]))
                            (label_ref:SI 21)) [0  S4 A32])
                    (label_ref:SI 125)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 21))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":370:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 125 (nil))))
 -> 21)
(code_label 21 20 22 72 (nil) [2 uses])
(jump_table_data 22 21 23 (addr_diff_vec:SI (label_ref:SI 21)
         [
            (label_ref:SI 24)
            (label_ref:SI 37)
            (label_ref:SI 49)
            (label_ref:SI 61)
            (label_ref:SI 73)
            (label_ref:SI 85)
            (label_ref:SI 99)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 23 22 24)
(code_label 24 23 25 3 78 (nil) [1 uses])
(note 25 24 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 30 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 -1
     (nil))
(insn 27 26 29 3 (set (reg/f:SI 140)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 29 27 28 3 (set (reg:SI 141)
        (and:SI (reg/v:SI 139 [ GPIONumber ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (nil)))
(insn 28 29 5 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 28 31 3 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 31 5 33 3 (set (reg:SI 116 [ _4 ])
        (and:SI (not:SI (reg:SI 141))
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 33 31 34 3 (set (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 34 33 128 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":374:8 -1
     (nil))
(jump_insn 128 34 129 3 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":374:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 129 128 37)
(code_label 37 129 38 4 77 (nil) [1 uses])
(note 38 37 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 42 38 39 4 NOTE_INSN_DELETED)
(debug_insn 39 42 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":376:8 -1
     (nil))
(insn 40 39 6 4 (set (reg/f:SI 144)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":376:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 6 40 41 4 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 41 6 43 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 144)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":376:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 45 4 (set (reg:SI 119 [ _7 ])
        (and:SI (not:SI (reg/v:SI 139 [ GPIONumber ]))
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":376:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 45 43 46 4 (set (mem/v:SI (plus:SI (reg/f:SI 144)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":376:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 46 45 130 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":377:8 -1
     (nil))
(jump_insn 130 46 131 4 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":377:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 131 130 49)
(code_label 49 131 50 5 76 (nil) [1 uses])
(note 50 49 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 54 50 51 5 NOTE_INSN_DELETED)
(debug_insn 51 54 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":379:8 -1
     (nil))
(insn 52 51 7 5 (set (reg/f:SI 147)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":379:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 52 53 5 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 53 7 55 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 147)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":379:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 53 57 5 (set (reg:SI 122 [ _10 ])
        (and:SI (not:SI (reg/v:SI 139 [ GPIONumber ]))
            (reg:SI 120 [ _8 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":379:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(insn 57 55 58 5 (set (mem/v:SI (plus:SI (reg/f:SI 147)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":379:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(debug_insn 58 57 132 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":380:8 -1
     (nil))
(jump_insn 132 58 133 5 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":380:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 133 132 61)
(code_label 61 133 62 6 75 (nil) [1 uses])
(note 62 61 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 66 62 63 6 NOTE_INSN_DELETED)
(debug_insn 63 66 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":382:8 -1
     (nil))
(insn 64 63 8 6 (set (reg/f:SI 150)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":382:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 8 64 65 6 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 65 8 67 6 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 150)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":382:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 65 69 6 (set (reg:SI 125 [ _13 ])
        (and:SI (not:SI (reg/v:SI 139 [ GPIONumber ]))
            (reg:SI 123 [ _11 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":382:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(insn 69 67 70 6 (set (mem/v:SI (plus:SI (reg/f:SI 150)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":382:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(debug_insn 70 69 134 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":383:8 -1
     (nil))
(jump_insn 134 70 135 6 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":383:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 135 134 73)
(code_label 73 135 74 7 74 (nil) [1 uses])
(note 74 73 78 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 78 74 75 7 NOTE_INSN_DELETED)
(debug_insn 75 78 76 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":385:8 -1
     (nil))
(insn 76 75 9 7 (set (reg/f:SI 153)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":385:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 9 76 77 7 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 77 9 79 7 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 153)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":385:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 77 81 7 (set (reg:SI 128 [ _16 ])
        (and:SI (not:SI (reg/v:SI 139 [ GPIONumber ]))
            (reg:SI 126 [ _14 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":385:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
            (nil))))
(insn 81 79 82 7 (set (mem/v:SI (plus:SI (reg/f:SI 153)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":385:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(debug_insn 82 81 136 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":386:8 -1
     (nil))
(jump_insn 136 82 137 7 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":386:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 137 136 85)
(code_label 85 137 86 8 73 (nil) [1 uses])
(note 86 85 92 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 92 86 87 8 NOTE_INSN_DELETED)
(debug_insn 87 92 88 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 -1
     (nil))
(insn 88 87 145 8 (set (reg/f:SI 156)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 145 88 89 8 (set (reg:SI 157)
        (zero_extend:SI (subreg:HI (reg/v:SI 139 [ GPIONumber ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (nil)))
(insn 89 145 10 8 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 89 93 8 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 93 10 95 8 (set (reg:SI 132 [ _20 ])
        (and:SI (not:SI (reg:SI 157))
            (reg:SI 129 [ _17 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
            (nil))))
(insn 95 93 96 8 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
            (nil))))
(debug_insn 96 95 138 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":389:8 -1
     (nil))
(jump_insn 138 96 139 8 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":389:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 139 138 99)
(code_label 99 139 100 9 71 (nil) [1 uses])
(note 100 99 106 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 106 100 101 9 NOTE_INSN_DELETED)
(debug_insn 101 106 102 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 -1
     (nil))
(insn 102 101 143 9 (set (reg/f:SI 161)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 143 102 103 9 (set (reg:SI 162)
        (zero_extract:SI (reg/v:SI 139 [ GPIONumber ])
            (const_int 11 [0xb])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (nil)))
(insn 103 143 11 9 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 103 107 9 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 107 11 109 9 (set (reg:SI 136 [ _24 ])
        (and:SI (not:SI (reg:SI 162))
            (reg:SI 133 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
            (nil))))
(insn 109 107 110 9 (set (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])
        (reg:SI 136 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
            (nil))))
(debug_insn 110 109 140 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":392:8 -1
     (nil))
(jump_insn 140 110 141 9 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":392:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 141 140 125)
(code_label 125 141 124 10 79 (nil) [1 uses])
(note 124 125 12 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 12 124 111 10 (set (reg/v:SI 137 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":370:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 111 12 112 11 70 (nil) [7 uses])
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 11 (var_location:QI status (subreg:QI (reg/v:SI 137 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 114 113 119 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":398:3 -1
     (nil))
(insn 119 114 120 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 137 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":399:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 137 [ <retval> ])
        (nil)))
(insn 120 119 151 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":399:1 -1
     (nil))
(note 151 120 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableGPIOPullDown (HAL_PWREx_EnableGPIOPullDown, funcdef_no=337, decl_uid=8910, cgraph_uid=341, symbol_order=340)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;; 2 succs { 10 3 4 5 6 7 8 9 }
;; 3 succs { 11 }
;; 4 succs { 11 }
;; 5 succs { 11 }
;; 6 succs { 11 }
;; 7 succs { 11 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 202: local to bb 2 def dominates all uses has unique first use
Reg 201: local to bb 2 def dominates all uses has unique first use
Reg 156 uninteresting (no unique first use)
Reg 157: local to bb 3 def dominates all uses has unique first use
Reg 158: local to bb 3 def dominates all uses has unique first use
Reg 113: local to bb 3 def dominates all uses has unique first use
Reg 161: local to bb 3 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 116: local to bb 3 def dominates all uses has unique first use
Reg 119 uninteresting
Reg 164: local to bb 4 def dominates all uses has unique first use
Reg 165: local to bb 4 def dominates all uses has unique first use
Reg 120: local to bb 4 def dominates all uses has unique first use
Reg 122 uninteresting
Reg 123 uninteresting
Reg 125 uninteresting
Reg 170: local to bb 5 def dominates all uses has unique first use
Reg 126 uninteresting
Reg 127 uninteresting
Reg 128 uninteresting
Reg 130 uninteresting
Reg 175: local to bb 6 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 132 uninteresting
Reg 133 uninteresting
Reg 135 uninteresting
Reg 180: local to bb 7 def dominates all uses has unique first use
Reg 136 uninteresting
Reg 137 uninteresting
Reg 138 uninteresting
Reg 140 uninteresting
Reg 185: local to bb 8 def dominates all uses has unique first use
Reg 142: local to bb 8 def dominates all uses has unique first use
Reg 141: local to bb 8 def dominates all uses has unique first use
Reg 143 uninteresting
Reg 144 uninteresting
Reg 146 uninteresting
Reg 191: local to bb 9 def dominates all uses has unique first use
Reg 192: local to bb 9 def dominates all uses has unique first use
Reg 147: local to bb 9 def dominates all uses has unique first use
Reg 196: local to bb 9 def dominates all uses has unique first use
Reg 149 uninteresting
Reg 150: local to bb 9 def dominates all uses has unique first use
Reg 153 uninteresting
Found def insn 28 for 113 to be not moveable
Found def insn 35 for 116 to be not moveable
Found def insn 48 for 120 to be not moveable
Found def insn 121 for 141 to be not moveable
Examining insn 192, def for 142
  all ok
Found def insn 141 for 147 to be not moveable
Found def insn 149 for 150 to be not moveable
Ignoring reg 157 with equiv init insn
Examining insn 29, def for 158
  all ok
Examining insn 36, def for 161
  all ok
Ignoring reg 164 with equiv init insn
Examining insn 49, def for 165
  all ok
Ignoring reg 170 with equiv init insn
Ignoring reg 175 with equiv init insn
Ignoring reg 180 with equiv init insn
Ignoring reg 185 with equiv init insn
Ignoring reg 191 with equiv init insn
Examining insn 189, def for 192
  all ok
Examining insn 190, def for 196
  all ok
Found def insn 172 for 201 to be not moveable
Found def insn 173 for 202 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;; 2 succs { 10 3 4 5 6 7 8 9 }
;; 3 succs { 11 }
;; 4 succs { 11 }
;; 5 succs { 11 }
;; 6 succs { 11 }
;; 7 succs { 11 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 157: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 47 (nil))
init_insns for 170: (insn_list:REG_DEP_TRUE 66 (nil))
init_insns for 175: (insn_list:REG_DEP_TRUE 84 (nil))
init_insns for 180: (insn_list:REG_DEP_TRUE 102 (nil))
init_insns for 185: (insn_list:REG_DEP_TRUE 120 (nil))
init_insns for 191: (insn_list:REG_DEP_TRUE 140 (nil))

Pass 1 for finding pseudo/allocno costs

    r202: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r201: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r154,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:43140,43140 VFP_LO_REGS:43140,43140 ALL_REGS:28140,28140 MEM:28760,28760
  a1(r191,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a2(r153,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a3(r150,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a4(r196,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a5(r149,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a6(r147,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a7(r192,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a8(r156,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:39375,39375 VFP_LO_REGS:39375,39375 ALL_REGS:39375,39375 MEM:26250,26250
  a9(r185,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a10(r146,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a11(r144,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a12(r142,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a13(r143,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a14(r141,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a15(r180,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a16(r140,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a17(r138,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a18(r137,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a19(r136,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a20(r175,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a21(r135,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a22(r133,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a23(r132,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a24(r131,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a25(r170,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a26(r130,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a27(r128,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a28(r127,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a29(r126,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a30(r164,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a31(r125,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a32(r123,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a33(r122,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a34(r120,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a35(r165,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a36(r157,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:9375,9375 VFP_LO_REGS:9375,9375 ALL_REGS:9375,9375 MEM:6250,6250
  a37(r119,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a38(r116,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a39(r161,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a40(r115,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a41(r113,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a42(r158,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a43(r201,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a44(r202,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 166(l0): point = 0
   Insn 165(l0): point = 2
   Insn 12(l0): point = 5
   Insn 186(l0): point = 8
   Insn 155(l0): point = 10
   Insn 153(l0): point = 12
   Insn 11(l0): point = 14
   Insn 149(l0): point = 16
   Insn 146(l0): point = 18
   Insn 144(l0): point = 20
   Insn 190(l0): point = 22
   Insn 141(l0): point = 24
   Insn 189(l0): point = 26
   Insn 140(l0): point = 28
   Insn 184(l0): point = 31
   Insn 133(l0): point = 33
   Insn 131(l0): point = 35
   Insn 129(l0): point = 37
   Insn 126(l0): point = 39
   Insn 124(l0): point = 41
   Insn 10(l0): point = 43
   Insn 121(l0): point = 45
   Insn 192(l0): point = 47
   Insn 120(l0): point = 49
   Insn 182(l0): point = 52
   Insn 113(l0): point = 54
   Insn 111(l0): point = 56
   Insn 109(l0): point = 58
   Insn 106(l0): point = 60
   Insn 104(l0): point = 62
   Insn 103(l0): point = 64
   Insn 9(l0): point = 66
   Insn 102(l0): point = 68
   Insn 180(l0): point = 71
   Insn 95(l0): point = 73
   Insn 93(l0): point = 75
   Insn 91(l0): point = 77
   Insn 88(l0): point = 79
   Insn 86(l0): point = 81
   Insn 85(l0): point = 83
   Insn 8(l0): point = 85
   Insn 84(l0): point = 87
   Insn 178(l0): point = 90
   Insn 77(l0): point = 92
   Insn 75(l0): point = 94
   Insn 73(l0): point = 96
   Insn 70(l0): point = 98
   Insn 68(l0): point = 100
   Insn 67(l0): point = 102
   Insn 7(l0): point = 104
   Insn 66(l0): point = 106
   Insn 176(l0): point = 109
   Insn 59(l0): point = 111
   Insn 57(l0): point = 113
   Insn 55(l0): point = 115
   Insn 52(l0): point = 117
   Insn 50(l0): point = 119
   Insn 6(l0): point = 121
   Insn 48(l0): point = 123
   Insn 49(l0): point = 125
   Insn 47(l0): point = 127
   Insn 174(l0): point = 130
   Insn 40(l0): point = 132
   Insn 38(l0): point = 134
   Insn 5(l0): point = 136
   Insn 35(l0): point = 138
   Insn 32(l0): point = 140
   Insn 30(l0): point = 142
   Insn 36(l0): point = 144
   Insn 28(l0): point = 146
   Insn 29(l0): point = 148
   Insn 27(l0): point = 150
   Insn 20(l0): point = 153
   Insn 3(l0): point = 155
   Insn 172(l0): point = 157
   Insn 173(l0): point = 159
 a0(r154): [130..136] [109..121] [90..104] [71..85] [52..66] [31..43] [8..14] [3..5]
 a1(r191): [11..28]
 a2(r153): [11..12]
 a3(r150): [13..16]
 a4(r196): [13..22]
 a5(r149): [19..20]
 a6(r147): [21..24]
 a7(r192): [21..26]
 a8(r156): [145..155] [114..129] [95..108] [76..89] [57..70] [48..51] [23..30]
 a9(r185): [34..49]
 a10(r146): [34..35]
 a11(r144): [36..37]
 a12(r142): [36..47]
 a13(r143): [40..41]
 a14(r141): [42..45]
 a15(r180): [55..68]
 a16(r140): [55..56]
 a17(r138): [57..58]
 a18(r137): [61..62]
 a19(r136): [63..64]
 a20(r175): [74..87]
 a21(r135): [74..75]
 a22(r133): [76..77]
 a23(r132): [80..81]
 a24(r131): [82..83]
 a25(r170): [93..106]
 a26(r130): [93..94]
 a27(r128): [95..96]
 a28(r127): [99..100]
 a29(r126): [101..102]
 a30(r164): [112..127]
 a31(r125): [112..113]
 a32(r123): [114..115]
 a33(r122): [118..119]
 a34(r120): [120..123]
 a35(r165): [120..125]
 a36(r157): [133..150]
 a37(r119): [133..134]
 a38(r116): [135..138]
 a39(r161): [135..144]
 a40(r115): [141..142]
 a41(r113): [143..146]
 a42(r158): [143..148]
 a43(r201): [154..157]
 a44(r202): [156..159]
Compressing live ranges: from 162 to 68 - 41%
Ranges after the compression:
 a0(r154): [22..57] [12..19] [0..5]
 a1(r191): [2..11]
 a2(r153): [2..3]
 a3(r150): [4..5]
 a4(r196): [4..9]
 a5(r149): [6..7]
 a6(r147): [8..11]
 a7(r192): [8..11]
 a8(r156): [62..65] [48..53] [40..45] [32..37] [24..29] [20..21] [10..11]
 a9(r185): [12..21]
 a10(r146): [12..13]
 a11(r144): [14..15]
 a12(r142): [14..19]
 a13(r143): [16..17]
 a14(r141): [18..19]
 a15(r180): [22..29]
 a16(r140): [22..23]
 a17(r138): [24..25]
 a18(r137): [26..27]
 a19(r136): [28..29]
 a20(r175): [30..37]
 a21(r135): [30..31]
 a22(r133): [32..33]
 a23(r132): [34..35]
 a24(r131): [36..37]
 a25(r170): [38..45]
 a26(r130): [38..39]
 a27(r128): [40..41]
 a28(r127): [42..43]
 a29(r126): [44..45]
 a30(r164): [46..53]
 a31(r125): [46..47]
 a32(r123): [48..49]
 a33(r122): [50..51]
 a34(r120): [52..53]
 a35(r165): [52..53]
 a36(r157): [54..63]
 a37(r119): [54..55]
 a38(r116): [56..57]
 a39(r161): [56..61]
 a40(r115): [58..59]
 a41(r113): [60..63]
 a42(r158): [60..63]
 a43(r201): [64..67]
 a44(r202): [66..67]
+++Allocating 360 bytes for conflict table (uncompressed size 360)
;; a0(r154,l0) conflicts: a2(r153,l0) a1(r191,l0) a3(r150,l0) a4(r196,l0) a8(r156,l0) a10(r146,l0) a9(r185,l0) a11(r144,l0) a12(r142,l0) a13(r143,l0) a14(r141,l0) a16(r140,l0) a15(r180,l0) a17(r138,l0) a18(r137,l0) a19(r136,l0) a21(r135,l0) a20(r175,l0) a22(r133,l0) a23(r132,l0) a24(r131,l0) a26(r130,l0) a25(r170,l0) a27(r128,l0) a28(r127,l0) a29(r126,l0) a31(r125,l0) a30(r164,l0) a32(r123,l0) a33(r122,l0) a34(r120,l0) a35(r165,l0) a37(r119,l0) a36(r157,l0) a38(r116,l0) a39(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r191,l0) conflicts: a0(r154,l0) a2(r153,l0) a3(r150,l0) a4(r196,l0) a5(r149,l0) a6(r147,l0) a7(r192,l0) a8(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r153,l0) conflicts: a0(r154,l0) a1(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r150,l0) conflicts: a0(r154,l0) a1(r191,l0) a4(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r196,l0) conflicts: a0(r154,l0) a1(r191,l0) a3(r150,l0) a5(r149,l0) a6(r147,l0) a7(r192,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r149,l0) conflicts: a1(r191,l0) a4(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r147,l0) conflicts: a1(r191,l0) a4(r196,l0) a7(r192,l0) a8(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r192,l0) conflicts: a1(r191,l0) a4(r196,l0) a6(r147,l0) a8(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r156,l0) conflicts: a0(r154,l0) a1(r191,l0) a6(r147,l0) a7(r192,l0) a9(r185,l0) a15(r180,l0) a17(r138,l0) a18(r137,l0) a19(r136,l0) a20(r175,l0) a22(r133,l0) a23(r132,l0) a24(r131,l0) a25(r170,l0) a27(r128,l0) a28(r127,l0) a29(r126,l0) a30(r164,l0) a32(r123,l0) a33(r122,l0) a34(r120,l0) a35(r165,l0) a36(r157,l0) a41(r113,l0) a42(r158,l0) a43(r201,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r185,l0) conflicts: a0(r154,l0) a8(r156,l0) a10(r146,l0) a11(r144,l0) a12(r142,l0) a13(r143,l0) a14(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r146,l0) conflicts: a0(r154,l0) a9(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r144,l0) conflicts: a0(r154,l0) a9(r185,l0) a12(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r142,l0) conflicts: a0(r154,l0) a9(r185,l0) a11(r144,l0) a13(r143,l0) a14(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r143,l0) conflicts: a0(r154,l0) a9(r185,l0) a12(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r141,l0) conflicts: a0(r154,l0) a9(r185,l0) a12(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r180,l0) conflicts: a0(r154,l0) a8(r156,l0) a16(r140,l0) a17(r138,l0) a18(r137,l0) a19(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r140,l0) conflicts: a0(r154,l0) a15(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r138,l0) conflicts: a0(r154,l0) a8(r156,l0) a15(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r137,l0) conflicts: a0(r154,l0) a8(r156,l0) a15(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r136,l0) conflicts: a0(r154,l0) a8(r156,l0) a15(r180,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r175,l0) conflicts: a0(r154,l0) a8(r156,l0) a21(r135,l0) a22(r133,l0) a23(r132,l0) a24(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r135,l0) conflicts: a0(r154,l0) a20(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r133,l0) conflicts: a0(r154,l0) a8(r156,l0) a20(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r132,l0) conflicts: a0(r154,l0) a8(r156,l0) a20(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r131,l0) conflicts: a0(r154,l0) a8(r156,l0) a20(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r170,l0) conflicts: a0(r154,l0) a8(r156,l0) a26(r130,l0) a27(r128,l0) a28(r127,l0) a29(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r130,l0) conflicts: a0(r154,l0) a25(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r128,l0) conflicts: a0(r154,l0) a8(r156,l0) a25(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r127,l0) conflicts: a0(r154,l0) a8(r156,l0) a25(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r126,l0) conflicts: a0(r154,l0) a8(r156,l0) a25(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r164,l0) conflicts: a0(r154,l0) a8(r156,l0) a31(r125,l0) a32(r123,l0) a33(r122,l0) a34(r120,l0) a35(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r125,l0) conflicts: a0(r154,l0) a30(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r123,l0) conflicts: a0(r154,l0) a8(r156,l0) a30(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r122,l0) conflicts: a0(r154,l0) a8(r156,l0) a30(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r120,l0) conflicts: a0(r154,l0) a8(r156,l0) a30(r164,l0) a35(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r165,l0) conflicts: a0(r154,l0) a8(r156,l0) a30(r164,l0) a34(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r157,l0) conflicts: a0(r154,l0) a8(r156,l0) a37(r119,l0) a38(r116,l0) a39(r161,l0) a40(r115,l0) a41(r113,l0) a42(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r119,l0) conflicts: a0(r154,l0) a36(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r116,l0) conflicts: a0(r154,l0) a36(r157,l0) a39(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r161,l0) conflicts: a0(r154,l0) a36(r157,l0) a38(r116,l0) a40(r115,l0) a41(r113,l0) a42(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r115,l0) conflicts: a36(r157,l0) a39(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r113,l0) conflicts: a8(r156,l0) a36(r157,l0) a39(r161,l0) a42(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r158,l0) conflicts: a8(r156,l0) a36(r157,l0) a39(r161,l0) a41(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r201,l0) conflicts: a8(r156,l0) a44(r202,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r202,l0) conflicts: a43(r201,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a4(r196)<->a8(r156)@15:shuffle
  cp1:a5(r149)<->a7(r192)@15:shuffle
  cp2:a5(r149)<->a6(r147)@15:shuffle
  cp3:a2(r153)<->a3(r150)@15:shuffle
  cp4:a2(r153)<->a4(r196)@15:shuffle
  cp5:a8(r156)<->a12(r142)@15:shuffle
  cp6:a13(r143)<->a14(r141)@15:shuffle
  cp7:a10(r146)<->a11(r144)@15:shuffle
  cp8:a10(r146)<->a12(r142)@15:shuffle
  cp9:a18(r137)<->a19(r136)@15:shuffle
  cp10:a16(r140)<->a17(r138)@15:shuffle
  cp11:a8(r156)<->a16(r140)@15:shuffle
  cp12:a23(r132)<->a24(r131)@15:shuffle
  cp13:a21(r135)<->a22(r133)@15:shuffle
  cp14:a8(r156)<->a21(r135)@15:shuffle
  cp15:a28(r127)<->a29(r126)@15:shuffle
  cp16:a26(r130)<->a27(r128)@15:shuffle
  cp17:a8(r156)<->a26(r130)@15:shuffle
  cp18:a33(r122)<->a35(r165)@15:shuffle
  cp19:a33(r122)<->a34(r120)@15:shuffle
  cp20:a31(r125)<->a32(r123)@15:shuffle
  cp21:a8(r156)<->a31(r125)@15:shuffle
  cp22:a8(r156)<->a39(r161)@15:shuffle
  cp23:a40(r115)<->a42(r158)@15:shuffle
  cp24:a40(r115)<->a41(r113)@15:shuffle
  cp25:a37(r119)<->a38(r116)@15:shuffle
  cp26:a37(r119)<->a39(r161)@15:shuffle
  cp27:a8(r156)<->a44(r202)@1000:move
  pref0:a0(r154)<-hr0@2000
  pref1:a44(r202)<-hr1@2000
  pref2:a43(r201)<-hr0@2000
  regions=1, blocks=12, points=68
    allocnos=45 (big 0), copies=28, conflicts=0, ranges=53

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 11 10 9 8 7 6 5 4 3 2
    all: 0r154 1r191 2r153 3r150 4r196 5r149 6r147 7r192 8r156 9r185 10r146 11r144 12r142 13r143 14r141 15r180 16r140 17r138 18r137 19r136 20r175 21r135 22r133 23r132 24r131 25r170 26r130 27r128 28r127 29r126 30r164 31r125 32r123 33r122 34r120 35r165 36r157 37r119 38r116 39r161 40r115 41r113 42r158 43r201 44r202
    modified regnos: 113 115 116 119 120 122 123 125 126 127 128 130 131 132 133 135 136 137 138 140 141 142 143 144 146 147 149 150 153 154 156 157 158 161 164 165 170 175 180 185 191 192 196 201 202
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@542020
          2:( 1-12 14)@116000
      Allocno a0r154 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r196 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r192 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r185 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r180 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a41r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a42r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a43r201 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a44r202 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a4r196-a8r156 (freq=15):
        Result (freq=2875): a4r196(250) a8r156(2625)
      Forming thread by copy 1:a5r149-a7r192 (freq=15):
        Result (freq=500): a5r149(250) a7r192(250)
      Forming thread by copy 3:a2r153-a3r150 (freq=15):
        Result (freq=500): a2r153(250) a3r150(250)
      Forming thread by copy 6:a13r143-a14r141 (freq=15):
        Result (freq=500): a13r143(250) a14r141(250)
      Forming thread by copy 7:a10r146-a11r144 (freq=15):
        Result (freq=500): a10r146(250) a11r144(250)
      Forming thread by copy 9:a18r137-a19r136 (freq=15):
        Result (freq=500): a18r137(250) a19r136(250)
      Forming thread by copy 10:a16r140-a17r138 (freq=15):
        Result (freq=500): a16r140(250) a17r138(250)
      Forming thread by copy 12:a23r132-a24r131 (freq=15):
        Result (freq=500): a23r132(250) a24r131(250)
      Forming thread by copy 13:a21r135-a22r133 (freq=15):
        Result (freq=500): a21r135(250) a22r133(250)
      Forming thread by copy 15:a28r127-a29r126 (freq=15):
        Result (freq=500): a28r127(250) a29r126(250)
      Forming thread by copy 16:a26r130-a27r128 (freq=15):
        Result (freq=500): a26r130(250) a27r128(250)
      Forming thread by copy 18:a33r122-a35r165 (freq=15):
        Result (freq=500): a33r122(250) a35r165(250)
      Forming thread by copy 20:a31r125-a32r123 (freq=15):
        Result (freq=500): a31r125(250) a32r123(250)
      Forming thread by copy 23:a40r115-a42r158 (freq=15):
        Result (freq=500): a40r115(250) a42r158(250)
      Forming thread by copy 25:a37r119-a38r116 (freq=15):
        Result (freq=500): a37r119(250) a38r116(250)
      Pushing a41(r113,l0)(cost 0)
      Pushing a39(r161,l0)(cost 0)
      Pushing a34(r120,l0)(cost 0)
      Pushing a6(r147,l0)(cost 0)
      Pushing a12(r142,l0)(cost 0)
      Pushing a42(r158,l0)(cost 0)
      Pushing a40(r115,l0)(cost 0)
      Pushing a38(r116,l0)(cost 0)
      Pushing a37(r119,l0)(cost 0)
      Pushing a35(r165,l0)(cost 0)
      Pushing a33(r122,l0)(cost 0)
      Pushing a32(r123,l0)(cost 0)
      Pushing a31(r125,l0)(cost 0)
      Pushing a29(r126,l0)(cost 0)
      Pushing a28(r127,l0)(cost 0)
      Pushing a27(r128,l0)(cost 0)
      Pushing a26(r130,l0)(cost 0)
      Pushing a24(r131,l0)(cost 0)
      Pushing a23(r132,l0)(cost 0)
      Pushing a22(r133,l0)(cost 0)
      Forming thread by copy 27:a8r156-a44r202 (freq=1000):
        Result (freq=4875): a4r196(250) a44r202(2000) a8r156(2625)
      Forming thread by copy 5:a8r156-a12r142 (freq=15):
        Result (freq=5250): a4r196(250) a12r142(375) a44r202(2000) a8r156(2625)
      Forming thread by copy 22:a8r156-a39r161 (freq=15):
        Result (freq=5500): a4r196(250) a39r161(250) a12r142(375) a44r202(2000) a8r156(2625)
        Making a8(r156,l0) colorable
      Pushing a21(r135,l0)(cost 0)
      Pushing a19(r136,l0)(cost 0)
      Pushing a18(r137,l0)(cost 0)
      Pushing a17(r138,l0)(cost 0)
      Pushing a16(r140,l0)(cost 0)
      Pushing a14(r141,l0)(cost 0)
      Pushing a13(r143,l0)(cost 0)
        Making a0(r154,l0) colorable
      Pushing a11(r144,l0)(cost 0)
      Pushing a10(r146,l0)(cost 0)
      Pushing a7(r192,l0)(cost 0)
      Pushing a5(r149,l0)(cost 0)
      Pushing a3(r150,l0)(cost 0)
      Pushing a2(r153,l0)(cost 0)
      Pushing a36(r157,l0)(cost 0)
      Pushing a30(r164,l0)(cost 0)
      Pushing a25(r170,l0)(cost 0)
      Pushing a20(r175,l0)(cost 0)
      Pushing a15(r180,l0)(cost 0)
      Pushing a9(r185,l0)(cost 0)
      Pushing a1(r191,l0)(cost 0)
      Pushing a0(r154,l0)(cost 56760)
      Pushing a44(r202,l0)(cost 0)
      Pushing a4(r196,l0)(cost 0)
      Pushing a43(r201,l0)(cost 0)
      Pushing a8(r156,l0)(cost 26250)
      Popping a8(r156,l0)  -- assign reg 1
      Popping a43(r201,l0)  -- assign reg 0
      Popping a4(r196,l0)  -- assign reg 1
      Popping a44(r202,l0)  -- assign reg 1
      Popping a0(r154,l0)  -- assign reg 0
      Popping a1(r191,l0)  -- assign reg 3
      Popping a9(r185,l0)  -- assign reg 3
      Popping a15(r180,l0)  -- assign reg 3
      Popping a20(r175,l0)  -- assign reg 3
      Popping a25(r170,l0)  -- assign reg 3
      Popping a30(r164,l0)  -- assign reg 3
      Popping a36(r157,l0)  -- assign reg 3
      Popping a2(r153,l0)  -- assign reg 1
      Popping a3(r150,l0)  -- assign reg 2
      Popping a5(r149,l0)  -- assign reg 2
      Popping a7(r192,l0)  -- assign reg 2
      Popping a10(r146,l0)  -- assign reg 1
      Popping a11(r144,l0)  -- assign reg 2
      Popping a13(r143,l0)  -- assign reg 2
      Popping a14(r141,l0)  -- assign reg 2
      Popping a16(r140,l0)  -- assign reg 1
      Popping a17(r138,l0)  -- assign reg 2
      Popping a18(r137,l0)  -- assign reg 2
      Popping a19(r136,l0)  -- assign reg 2
      Popping a21(r135,l0)  -- assign reg 1
      Popping a22(r133,l0)  -- assign reg 2
      Popping a23(r132,l0)  -- assign reg 2
      Popping a24(r131,l0)  -- assign reg 2
      Popping a26(r130,l0)  -- assign reg 1
      Popping a27(r128,l0)  -- assign reg 2
      Popping a28(r127,l0)  -- assign reg 2
      Popping a29(r126,l0)  -- assign reg 2
      Popping a31(r125,l0)  -- assign reg 1
      Popping a32(r123,l0)  -- assign reg 2
      Popping a33(r122,l0)  -- assign reg 2
      Popping a35(r165,l0)  -- assign reg 2
      Popping a37(r119,l0)  -- assign reg 1
      Popping a38(r116,l0)  -- assign reg 2
      Popping a40(r115,l0)  -- assign reg 2
      Popping a42(r158,l0)  -- assign reg 2
      Popping a12(r142,l0)  -- assign reg 1
      Popping a6(r147,l0)  -- assign reg 0
      Popping a34(r120,l0)  -- assign reg 4
      Popping a39(r161,l0)  -- assign reg 1
      Popping a41(r113,l0)  -- assign reg 0
Disposition:
   41:r113 l0     0   40:r115 l0     2   38:r116 l0     2   37:r119 l0     1
   34:r120 l0     4   33:r122 l0     2   32:r123 l0     2   31:r125 l0     1
   29:r126 l0     2   28:r127 l0     2   27:r128 l0     2   26:r130 l0     1
   24:r131 l0     2   23:r132 l0     2   22:r133 l0     2   21:r135 l0     1
   19:r136 l0     2   18:r137 l0     2   17:r138 l0     2   16:r140 l0     1
   14:r141 l0     2   12:r142 l0     1   13:r143 l0     2   11:r144 l0     2
   10:r146 l0     1    6:r147 l0     0    5:r149 l0     2    3:r150 l0     2
    2:r153 l0     1    0:r154 l0     0    8:r156 l0     1   36:r157 l0     3
   42:r158 l0     2   39:r161 l0     1   30:r164 l0     3   35:r165 l0     2
   25:r170 l0     3   20:r175 l0     3   15:r180 l0     3    9:r185 l0     3
    1:r191 l0     3    7:r192 l0     2    4:r196 l0     1   43:r201 l0     0
   44:r202 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnableGPIOPullDown

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r153={1d,1u} r154={8d,2u} r156={1d,13u} r157={1d,4u} r158={1d,1u} r161={1d,1u} r164={1d,4u} r165={1d,1u} r170={1d,4u} r175={1d,4u} r180={1d,4u} r185={1d,4u} r191={1d,4u} r192={1d,1u} r196={1d,1u} r201={1d,2u} r202={1d,1u} 
;;    total ref usage 207{79d,128u,0e} in 104{104 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 13 4 2 NOTE_INSN_DELETED)
(note 4 2 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":428:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":429:3 -1
     (nil))
(debug_insn 19 18 173 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":431:3 -1
     (nil))
(insn 173 19 172 2 (set (reg:SI 202)
        (reg:SI 1 r1 [ GPIONumber ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":425:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIONumber ])
        (nil)))
(insn 172 173 3 2 (set (reg:SI 201)
        (reg:SI 0 r0 [ GPIO ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":425:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIO ])
        (nil)))
(insn 3 172 20 2 (set (reg/v:SI 156 [ GPIONumber ])
        (reg:SI 202)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":425:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(jump_insn 20 3 21 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 201)
                        (const_int 6 [0x6]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 201)
                                (const_int 4 [0x4]))
                            (label_ref:SI 21)) [0  S4 A32])
                    (label_ref:SI 171)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 21))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":431:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 171 (nil))))
 -> 21)
(code_label 21 20 22 85 (nil) [2 uses])
(jump_table_data 22 21 23 (addr_diff_vec:SI (label_ref:SI 21)
         [
            (label_ref:SI 24)
            (label_ref:SI 44)
            (label_ref:SI 63)
            (label_ref:SI 81)
            (label_ref:SI 99)
            (label_ref:SI 117)
            (label_ref:SI 137)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 23 22 24)
(code_label 24 23 25 3 91 (nil) [1 uses])
(note 25 24 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 37 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 37 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 -1
     (nil))
(insn 27 26 29 3 (set (reg/f:SI 157)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 29 27 28 3 (set (reg:SI 158)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -40961 [0xffffffffffff5fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 90 {*arm_andsi3_insn}
     (nil))
(insn 28 29 36 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 28 30 3 (set (reg:SI 161)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":435:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 30 36 32 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 158)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 32 30 33 3 (set (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 33 32 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":435:8 -1
     (nil))
(insn 35 33 5 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":435:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 35 38 3 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 38 5 40 3 (set (reg:SI 119 [ _7 ])
        (and:SI (not:SI (reg:SI 161))
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":435:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 40 38 41 3 (set (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":435:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 41 40 174 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":436:8 -1
     (nil))
(jump_insn 174 41 175 3 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":436:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 175 174 44)
(code_label 44 175 45 4 90 (nil) [1 uses])
(note 45 44 56 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 56 45 46 4 NOTE_INSN_DELETED)
(debug_insn 46 56 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 -1
     (nil))
(insn 47 46 49 4 (set (reg/f:SI 164)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 49 47 48 4 (set (reg:SI 165)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 90 {*arm_andsi3_insn}
     (nil))
(insn 48 49 6 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 48 50 4 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 50 6 52 4 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 165)
            (reg:SI 120 [ _8 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(insn 52 50 53 4 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 53 52 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":439:8 -1
     (nil))
(insn 55 53 57 4 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":439:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 55 59 4 (set (reg:SI 125 [ _13 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 123 [ _11 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":439:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(insn 59 57 60 4 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":439:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 164)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(debug_insn 60 59 176 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":440:8 -1
     (nil))
(jump_insn 176 60 177 4 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":440:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 177 176 63)
(code_label 63 177 64 5 89 (nil) [1 uses])
(note 64 63 74 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 74 64 65 5 NOTE_INSN_DELETED)
(debug_insn 65 74 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":442:8 -1
     (nil))
(insn 66 65 7 5 (set (reg/f:SI 170)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":442:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 66 67 5 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 67 7 68 5 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":442:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 70 5 (set (reg:SI 127 [ _15 ])
        (ior:SI (reg:SI 126 [ _14 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":442:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 70 68 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":442:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(debug_insn 71 70 73 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":443:8 -1
     (nil))
(insn 73 71 75 5 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":443:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 73 77 5 (set (reg:SI 130 [ _18 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 128 [ _16 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":443:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(insn 77 75 78 5 (set (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":443:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(debug_insn 78 77 178 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":444:8 -1
     (nil))
(jump_insn 178 78 179 5 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":444:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 179 178 81)
(code_label 81 179 82 6 88 (nil) [1 uses])
(note 82 81 92 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 92 82 83 6 NOTE_INSN_DELETED)
(debug_insn 83 92 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":446:8 -1
     (nil))
(insn 84 83 8 6 (set (reg/f:SI 175)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":446:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 8 84 85 6 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 85 8 86 6 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":446:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 88 6 (set (reg:SI 132 [ _20 ])
        (ior:SI (reg:SI 131 [ _19 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":446:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 88 86 89 6 (set (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":446:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 89 88 91 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":447:8 -1
     (nil))
(insn 91 89 93 6 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":447:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 91 95 6 (set (reg:SI 135 [ _23 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 133 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":447:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
            (nil))))
(insn 95 93 96 6 (set (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])
        (reg:SI 135 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":447:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
            (nil))))
(debug_insn 96 95 180 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":448:8 -1
     (nil))
(jump_insn 180 96 181 6 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":448:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 181 180 99)
(code_label 99 181 100 7 87 (nil) [1 uses])
(note 100 99 110 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 110 100 101 7 NOTE_INSN_DELETED)
(debug_insn 101 110 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":450:8 -1
     (nil))
(insn 102 101 9 7 (set (reg/f:SI 180)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":450:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 9 102 103 7 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 103 9 104 7 (set (reg:SI 136 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":450:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 106 7 (set (reg:SI 137 [ _25 ])
        (ior:SI (reg:SI 136 [ _24 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":450:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
        (nil)))
(insn 106 104 107 7 (set (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])
        (reg:SI 137 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":450:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(debug_insn 107 106 109 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":451:8 -1
     (nil))
(insn 109 107 111 7 (set (reg:SI 138 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":451:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 109 113 7 (set (reg:SI 140 [ _28 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 138 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":451:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
            (nil))))
(insn 113 111 114 7 (set (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])
        (reg:SI 140 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":451:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
            (nil))))
(debug_insn 114 113 182 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":452:8 -1
     (nil))
(jump_insn 182 114 183 7 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":452:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 183 182 117)
(code_label 117 183 118 8 86 (nil) [1 uses])
(note 118 117 130 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 130 118 119 8 NOTE_INSN_DELETED)
(debug_insn 119 130 120 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 -1
     (nil))
(insn 120 119 192 8 (set (reg/f:SI 185)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 192 120 121 8 (set (reg:SI 142 [ _30 ])
        (zero_extend:SI (subreg:HI (reg/v:SI 156 [ GPIONumber ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 121 192 10 8 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 121 124 8 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 124 10 126 8 (set (reg:SI 143 [ _31 ])
        (ior:SI (reg:SI 141 [ _29 ])
            (reg:SI 142 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(insn 126 124 127 8 (set (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])
        (reg:SI 143 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(debug_insn 127 126 129 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":455:8 -1
     (nil))
(insn 129 127 131 8 (set (reg:SI 144 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":455:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 133 8 (set (reg:SI 146 [ _34 ])
        (and:SI (not:SI (reg:SI 142 [ _30 ]))
            (reg:SI 144 [ _32 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":455:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 144 [ _32 ])
        (expr_list:REG_DEAD (reg:SI 142 [ _30 ])
            (nil))))
(insn 133 131 134 8 (set (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])
        (reg:SI 146 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":455:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_DEAD (reg:SI 146 [ _34 ])
            (nil))))
(debug_insn 134 133 184 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":456:8 -1
     (nil))
(jump_insn 184 134 185 8 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":456:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 185 184 137)
(code_label 137 185 138 9 84 (nil) [1 uses])
(note 138 137 152 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 152 138 139 9 NOTE_INSN_DELETED)
(debug_insn 139 152 140 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 -1
     (nil))
(insn 140 139 189 9 (set (reg/f:SI 191)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 189 140 141 9 (set (reg:SI 192)
        (zero_extract:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int 10 [0xa])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 161 {extzv_t2}
     (nil))
(insn 141 189 190 9 (set (reg:SI 147 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 141 144 9 (set (reg:SI 196)
        (zero_extract:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int 11 [0xb])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":459:8 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 144 190 146 9 (set (reg:SI 149 [ _37 ])
        (ior:SI (reg:SI 192)
            (reg:SI 147 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg:SI 147 [ _35 ])
            (nil))))
(insn 146 144 147 9 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])
        (reg:SI 149 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _37 ])
        (nil)))
(debug_insn 147 146 149 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":459:8 -1
     (nil))
(insn 149 147 11 9 (set (reg:SI 150 [ _38 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":459:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 149 153 9 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 153 11 155 9 (set (reg:SI 153 [ _41 ])
        (and:SI (not:SI (reg:SI 196))
            (reg:SI 150 [ _38 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":459:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg:SI 150 [ _38 ])
            (nil))))
(insn 155 153 156 9 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])
        (reg:SI 153 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":459:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 153 [ _41 ])
            (nil))))
(debug_insn 156 155 186 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":460:8 -1
     (nil))
(jump_insn 186 156 187 9 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":460:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 187 186 171)
(code_label 171 187 170 10 92 (nil) [1 uses])
(note 170 171 12 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 12 170 157 10 (set (reg/v:SI 154 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":431:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 157 12 158 11 83 (nil) [7 uses])
(note 158 157 159 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 160 11 (var_location:QI status (subreg:QI (reg/v:SI 154 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 160 159 165 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":466:3 -1
     (nil))
(insn 165 160 166 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 154 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":467:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 154 [ <retval> ])
        (nil)))
(insn 166 165 198 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":467:1 -1
     (nil))
(note 198 166 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableGPIOPullDown (HAL_PWREx_DisableGPIOPullDown, funcdef_no=338, decl_uid=8913, cgraph_uid=342, symbol_order=341)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;; 2 succs { 10 3 4 5 6 7 8 9 }
;; 3 succs { 11 }
;; 4 succs { 11 }
;; 5 succs { 11 }
;; 6 succs { 11 }
;; 7 succs { 11 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 170: local to bb 2 def dominates all uses has unique first use
Reg 169: local to bb 2 def dominates all uses has unique first use
Reg 140 uninteresting (no unique first use)
Reg 141: local to bb 3 def dominates all uses has unique first use
Reg 142: local to bb 3 def dominates all uses has unique first use
Reg 113: local to bb 3 def dominates all uses has unique first use
Reg 116 uninteresting
Reg 145: local to bb 4 def dominates all uses has unique first use
Reg 146: local to bb 4 def dominates all uses has unique first use
Reg 117: local to bb 4 def dominates all uses has unique first use
Reg 120 uninteresting
Reg 149: local to bb 5 def dominates all uses has unique first use
Reg 121 uninteresting
Reg 123 uninteresting
Reg 152: local to bb 6 def dominates all uses has unique first use
Reg 124 uninteresting
Reg 126 uninteresting
Reg 155: local to bb 7 def dominates all uses has unique first use
Reg 127 uninteresting
Reg 129 uninteresting
Reg 158: local to bb 8 def dominates all uses has unique first use
Reg 159: local to bb 8 def dominates all uses has unique first use
Reg 130: local to bb 8 def dominates all uses has unique first use
Reg 133 uninteresting
Reg 163: local to bb 9 def dominates all uses has unique first use
Reg 164: local to bb 9 def dominates all uses has unique first use
Reg 134: local to bb 9 def dominates all uses has unique first use
Reg 137 uninteresting
Found def insn 28 for 113 to be not moveable
Found def insn 41 for 117 to be not moveable
Found def insn 90 for 130 to be not moveable
Found def insn 104 for 134 to be not moveable
Ignoring reg 141 with equiv init insn
Examining insn 29, def for 142
  all ok
Ignoring reg 145 with equiv init insn
Examining insn 42, def for 146
  all ok
Ignoring reg 149 with equiv init insn
Ignoring reg 152 with equiv init insn
Ignoring reg 155 with equiv init insn
Ignoring reg 158 with equiv init insn
Examining insn 146, def for 159
  all ok
Ignoring reg 163 with equiv init insn
Examining insn 144, def for 164
  all ok
Found def insn 127 for 169 to be not moveable
Found def insn 128 for 170 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11
;; 2 succs { 10 3 4 5 6 7 8 9 }
;; 3 succs { 11 }
;; 4 succs { 11 }
;; 5 succs { 11 }
;; 6 succs { 11 }
;; 7 succs { 11 }
;; 8 succs { 11 }
;; 9 succs { 11 }
;; 10 succs { 11 }
;; 11 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 141: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 145: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 53 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 65 (nil))
init_insns for 155: (insn_list:REG_DEP_TRUE 77 (nil))
init_insns for 158: (insn_list:REG_DEP_TRUE 89 (nil))
init_insns for 163: (insn_list:REG_DEP_TRUE 103 (nil))

Pass 1 for finding pseudo/allocno costs

    r170: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r138,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:43140,43140 VFP_LO_REGS:43140,43140 ALL_REGS:28140,28140 MEM:28760,28760
  a1(r163,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a2(r137,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a3(r134,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a4(r164,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a5(r140,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28125,28125 VFP_LO_REGS:28125,28125 ALL_REGS:28125,28125 MEM:18750,18750
  a6(r158,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a7(r133,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a8(r130,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a9(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a10(r155,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a11(r129,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a12(r127,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a13(r152,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a14(r126,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a15(r124,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a16(r149,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a17(r123,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a18(r121,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a19(r145,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a20(r120,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a21(r117,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a22(r146,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a23(r141,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:5625,5625 VFP_LO_REGS:5625,5625 ALL_REGS:5625,5625 MEM:3750,3750
  a24(r116,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a25(r113,l0) costs: LO_REGS:0,0 HI_REGS:250,250 CALLER_SAVE_REGS:250,250 EVEN_REG:250,250 GENERAL_REGS:250,250 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a26(r142,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,3750 VFP_LO_REGS:3750,3750 ALL_REGS:3750,3750 MEM:2500,2500
  a27(r169,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a28(r170,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 121(l0): point = 0
   Insn 120(l0): point = 2
   Insn 12(l0): point = 5
   Insn 141(l0): point = 8
   Insn 110(l0): point = 10
   Insn 108(l0): point = 12
   Insn 11(l0): point = 14
   Insn 104(l0): point = 16
   Insn 144(l0): point = 18
   Insn 103(l0): point = 20
   Insn 139(l0): point = 23
   Insn 96(l0): point = 25
   Insn 94(l0): point = 27
   Insn 10(l0): point = 29
   Insn 90(l0): point = 31
   Insn 146(l0): point = 33
   Insn 89(l0): point = 35
   Insn 137(l0): point = 38
   Insn 82(l0): point = 40
   Insn 80(l0): point = 42
   Insn 78(l0): point = 44
   Insn 9(l0): point = 46
   Insn 77(l0): point = 48
   Insn 135(l0): point = 51
   Insn 70(l0): point = 53
   Insn 68(l0): point = 55
   Insn 66(l0): point = 57
   Insn 8(l0): point = 59
   Insn 65(l0): point = 61
   Insn 133(l0): point = 64
   Insn 58(l0): point = 66
   Insn 56(l0): point = 68
   Insn 54(l0): point = 70
   Insn 7(l0): point = 72
   Insn 53(l0): point = 74
   Insn 131(l0): point = 77
   Insn 46(l0): point = 79
   Insn 44(l0): point = 81
   Insn 6(l0): point = 83
   Insn 41(l0): point = 85
   Insn 42(l0): point = 87
   Insn 40(l0): point = 89
   Insn 129(l0): point = 92
   Insn 33(l0): point = 94
   Insn 31(l0): point = 96
   Insn 5(l0): point = 98
   Insn 28(l0): point = 100
   Insn 29(l0): point = 102
   Insn 27(l0): point = 104
   Insn 20(l0): point = 107
   Insn 3(l0): point = 109
   Insn 127(l0): point = 111
   Insn 128(l0): point = 113
 a0(r138): [92..98] [77..83] [64..72] [51..59] [38..46] [23..29] [8..14] [3..5]
 a1(r163): [11..20]
 a2(r137): [11..12]
 a3(r134): [13..16]
 a4(r164): [13..18]
 a5(r140): [103..109] [88..91] [69..76] [56..63] [43..50] [34..37] [19..22]
 a6(r158): [26..35]
 a7(r133): [26..27]
 a8(r130): [28..31]
 a9(r159): [28..33]
 a10(r155): [41..48]
 a11(r129): [41..42]
 a12(r127): [43..44]
 a13(r152): [54..61]
 a14(r126): [54..55]
 a15(r124): [56..57]
 a16(r149): [67..74]
 a17(r123): [67..68]
 a18(r121): [69..70]
 a19(r145): [80..89]
 a20(r120): [80..81]
 a21(r117): [82..85]
 a22(r146): [82..87]
 a23(r141): [95..104]
 a24(r116): [95..96]
 a25(r113): [97..100]
 a26(r142): [97..102]
 a27(r169): [108..111]
 a28(r170): [110..113]
Compressing live ranges: from 116 to 42 - 36%
Ranges after the compression:
 a0(r138): [32..35] [14..29] [8..11] [0..5]
 a1(r163): [2..7]
 a2(r137): [2..3]
 a3(r134): [4..5]
 a4(r164): [4..5]
 a5(r140): [36..39] [30..31] [24..25] [20..21] [16..17] [12..13] [6..7]
 a6(r158): [8..13]
 a7(r133): [8..9]
 a8(r130): [10..11]
 a9(r159): [10..11]
 a10(r155): [14..17]
 a11(r129): [14..15]
 a12(r127): [16..17]
 a13(r152): [18..21]
 a14(r126): [18..19]
 a15(r124): [20..21]
 a16(r149): [22..25]
 a17(r123): [22..23]
 a18(r121): [24..25]
 a19(r145): [26..31]
 a20(r120): [26..27]
 a21(r117): [28..29]
 a22(r146): [28..29]
 a23(r141): [32..37]
 a24(r116): [32..33]
 a25(r113): [34..35]
 a26(r142): [34..35]
 a27(r169): [38..41]
 a28(r170): [40..41]
+++Allocating 232 bytes for conflict table (uncompressed size 232)
;; a0(r138,l0) conflicts: a2(r137,l0) a1(r163,l0) a3(r134,l0) a4(r164,l0) a5(r140,l0) a7(r133,l0) a6(r158,l0) a8(r130,l0) a9(r159,l0) a11(r129,l0) a10(r155,l0) a12(r127,l0) a14(r126,l0) a13(r152,l0) a15(r124,l0) a17(r123,l0) a16(r149,l0) a18(r121,l0) a20(r120,l0) a19(r145,l0) a21(r117,l0) a22(r146,l0) a24(r116,l0) a23(r141,l0) a25(r113,l0) a26(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r163,l0) conflicts: a0(r138,l0) a2(r137,l0) a3(r134,l0) a4(r164,l0) a5(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r137,l0) conflicts: a0(r138,l0) a1(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r134,l0) conflicts: a0(r138,l0) a1(r163,l0) a4(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r164,l0) conflicts: a0(r138,l0) a1(r163,l0) a3(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r140,l0) conflicts: a0(r138,l0) a1(r163,l0) a6(r158,l0) a10(r155,l0) a12(r127,l0) a13(r152,l0) a15(r124,l0) a16(r149,l0) a18(r121,l0) a19(r145,l0) a23(r141,l0) a27(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r158,l0) conflicts: a0(r138,l0) a5(r140,l0) a7(r133,l0) a8(r130,l0) a9(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r133,l0) conflicts: a0(r138,l0) a6(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r130,l0) conflicts: a0(r138,l0) a6(r158,l0) a9(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r159,l0) conflicts: a0(r138,l0) a6(r158,l0) a8(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r155,l0) conflicts: a0(r138,l0) a5(r140,l0) a11(r129,l0) a12(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r129,l0) conflicts: a0(r138,l0) a10(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r127,l0) conflicts: a0(r138,l0) a5(r140,l0) a10(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r152,l0) conflicts: a0(r138,l0) a5(r140,l0) a14(r126,l0) a15(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r126,l0) conflicts: a0(r138,l0) a13(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r124,l0) conflicts: a0(r138,l0) a5(r140,l0) a13(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r149,l0) conflicts: a0(r138,l0) a5(r140,l0) a17(r123,l0) a18(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r123,l0) conflicts: a0(r138,l0) a16(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r121,l0) conflicts: a0(r138,l0) a5(r140,l0) a16(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r145,l0) conflicts: a0(r138,l0) a5(r140,l0) a20(r120,l0) a21(r117,l0) a22(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r120,l0) conflicts: a0(r138,l0) a19(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r117,l0) conflicts: a0(r138,l0) a19(r145,l0) a22(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r146,l0) conflicts: a0(r138,l0) a19(r145,l0) a21(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r141,l0) conflicts: a0(r138,l0) a5(r140,l0) a24(r116,l0) a25(r113,l0) a26(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r116,l0) conflicts: a0(r138,l0) a23(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r113,l0) conflicts: a0(r138,l0) a23(r141,l0) a26(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r142,l0) conflicts: a0(r138,l0) a23(r141,l0) a25(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r169,l0) conflicts: a5(r140,l0) a28(r170,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r170,l0) conflicts: a27(r169,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a4(r164)<->a5(r140)@15:shuffle
  cp1:a2(r137)<->a3(r134)@15:shuffle
  cp2:a2(r137)<->a4(r164)@15:shuffle
  cp3:a5(r140)<->a9(r159)@15:shuffle
  cp4:a7(r133)<->a8(r130)@15:shuffle
  cp5:a7(r133)<->a9(r159)@15:shuffle
  cp6:a11(r129)<->a12(r127)@15:shuffle
  cp7:a5(r140)<->a11(r129)@15:shuffle
  cp8:a14(r126)<->a15(r124)@15:shuffle
  cp9:a5(r140)<->a14(r126)@15:shuffle
  cp10:a17(r123)<->a18(r121)@15:shuffle
  cp11:a5(r140)<->a17(r123)@15:shuffle
  cp12:a5(r140)<->a22(r146)@15:shuffle
  cp13:a20(r120)<->a21(r117)@15:shuffle
  cp14:a20(r120)<->a22(r146)@15:shuffle
  cp15:a5(r140)<->a26(r142)@15:shuffle
  cp16:a24(r116)<->a25(r113)@15:shuffle
  cp17:a24(r116)<->a26(r142)@15:shuffle
  cp18:a5(r140)<->a28(r170)@1000:move
  pref0:a0(r138)<-hr0@2000
  pref1:a28(r170)<-hr1@2000
  pref2:a27(r169)<-hr0@2000
  regions=1, blocks=12, points=42
    allocnos=29 (big 0), copies=19, conflicts=0, ranges=38

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 11 10 9 8 7 6 5 4 3 2
    all: 0r138 1r163 2r137 3r134 4r164 5r140 6r158 7r133 8r130 9r159 10r155 11r129 12r127 13r152 14r126 15r124 16r149 17r123 18r121 19r145 20r120 21r117 22r146 23r141 24r116 25r113 26r142 27r169 28r170
    modified regnos: 113 116 117 120 121 123 124 126 127 129 130 133 134 137 138 140 141 142 145 146 149 152 155 158 159 163 164 169 170
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@409520
          2:( 1-12 14)@116000
      Allocno a0r138 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r169 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a28r170 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 18:a5r140-a28r170 (freq=1000):
        Result (freq=3875): a5r140(1875) a28r170(2000)
      Forming thread by copy 0:a4r164-a5r140 (freq=15):
        Result (freq=4125): a4r164(250) a5r140(1875) a28r170(2000)
      Forming thread by copy 1:a2r137-a3r134 (freq=15):
        Result (freq=500): a2r137(250) a3r134(250)
      Forming thread by copy 3:a5r140-a9r159 (freq=15):
        Result (freq=4375): a4r164(250) a9r159(250) a5r140(1875) a28r170(2000)
      Forming thread by copy 4:a7r133-a8r130 (freq=15):
        Result (freq=500): a7r133(250) a8r130(250)
      Forming thread by copy 6:a11r129-a12r127 (freq=15):
        Result (freq=500): a11r129(250) a12r127(250)
      Forming thread by copy 8:a14r126-a15r124 (freq=15):
        Result (freq=500): a14r126(250) a15r124(250)
      Forming thread by copy 10:a17r123-a18r121 (freq=15):
        Result (freq=500): a17r123(250) a18r121(250)
      Forming thread by copy 12:a5r140-a22r146 (freq=15):
        Result (freq=4625): a4r164(250) a22r146(250) a9r159(250) a5r140(1875) a28r170(2000)
      Forming thread by copy 13:a20r120-a21r117 (freq=15):
        Result (freq=500): a20r120(250) a21r117(250)
      Forming thread by copy 15:a5r140-a26r142 (freq=15):
        Result (freq=4875): a4r164(250) a26r142(250) a22r146(250) a9r159(250) a5r140(1875) a28r170(2000)
      Forming thread by copy 16:a24r116-a25r113 (freq=15):
        Result (freq=500): a24r116(250) a25r113(250)
      Pushing a23(r141,l0)(cost 0)
      Pushing a19(r145,l0)(cost 0)
      Pushing a16(r149,l0)(cost 0)
      Pushing a13(r152,l0)(cost 0)
      Pushing a10(r155,l0)(cost 0)
      Pushing a6(r158,l0)(cost 0)
      Pushing a1(r163,l0)(cost 0)
      Pushing a25(r113,l0)(cost 0)
      Pushing a24(r116,l0)(cost 0)
      Pushing a21(r117,l0)(cost 0)
      Pushing a20(r120,l0)(cost 0)
      Pushing a18(r121,l0)(cost 0)
      Pushing a17(r123,l0)(cost 0)
        Making a0(r138,l0) colorable
      Pushing a15(r124,l0)(cost 0)
      Pushing a14(r126,l0)(cost 0)
      Pushing a12(r127,l0)(cost 0)
      Pushing a11(r129,l0)(cost 0)
      Pushing a8(r130,l0)(cost 0)
      Pushing a7(r133,l0)(cost 0)
      Pushing a3(r134,l0)(cost 0)
      Pushing a2(r137,l0)(cost 0)
      Pushing a0(r138,l0)(cost 56760)
      Pushing a27(r169,l0)(cost 0)
      Pushing a26(r142,l0)(cost 0)
      Pushing a22(r146,l0)(cost 0)
      Pushing a9(r159,l0)(cost 0)
      Pushing a4(r164,l0)(cost 0)
      Pushing a5(r140,l0)(cost 0)
      Pushing a28(r170,l0)(cost 0)
      Popping a28(r170,l0)  -- assign reg 1
      Popping a5(r140,l0)  -- assign reg 1
      Popping a4(r164,l0)  -- assign reg 1
      Popping a9(r159,l0)  -- assign reg 1
      Popping a22(r146,l0)  -- assign reg 1
      Popping a26(r142,l0)  -- assign reg 1
      Popping a27(r169,l0)  -- assign reg 0
      Popping a0(r138,l0)  -- assign reg 0
      Popping a2(r137,l0)  -- assign reg 1
      Popping a3(r134,l0)  -- assign reg 3
      Popping a7(r133,l0)  -- assign reg 1
      Popping a8(r130,l0)  -- assign reg 3
      Popping a11(r129,l0)  -- assign reg 1
      Popping a12(r127,l0)  -- assign reg 3
      Popping a14(r126,l0)  -- assign reg 1
      Popping a15(r124,l0)  -- assign reg 3
      Popping a17(r123,l0)  -- assign reg 1
      Popping a18(r121,l0)  -- assign reg 3
      Popping a20(r120,l0)  -- assign reg 1
      Popping a21(r117,l0)  -- assign reg 3
      Popping a24(r116,l0)  -- assign reg 1
      Popping a25(r113,l0)  -- assign reg 3
      Popping a1(r163,l0)  -- assign reg 2
      Popping a6(r158,l0)  -- assign reg 2
      Popping a10(r155,l0)  -- assign reg 2
      Popping a13(r152,l0)  -- assign reg 2
      Popping a16(r149,l0)  -- assign reg 2
      Popping a19(r145,l0)  -- assign reg 2
      Popping a23(r141,l0)  -- assign reg 2
Disposition:
   25:r113 l0     3   24:r116 l0     1   21:r117 l0     3   20:r120 l0     1
   18:r121 l0     3   17:r123 l0     1   15:r124 l0     3   14:r126 l0     1
   12:r127 l0     3   11:r129 l0     1    8:r130 l0     3    7:r133 l0     1
    3:r134 l0     3    2:r137 l0     1    0:r138 l0     0    5:r140 l0     1
   23:r141 l0     2   26:r142 l0     1   19:r145 l0     2   22:r146 l0     1
   16:r149 l0     2   13:r152 l0     2   10:r155 l0     2    6:r158 l0     2
    9:r159 l0     1    1:r163 l0     2    4:r164 l0     1   27:r169 l0     0
   28:r170 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisableGPIOPullDown

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r116={1d,1u} r117={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r133={1d,1u} r134={1d,1u} r137={1d,1u} r138={8d,2u} r140={1d,7u} r141={1d,2u} r142={1d,1u} r145={1d,2u} r146={1d,1u} r149={1d,2u} r152={1d,2u} r155={1d,2u} r158={1d,2u} r159={1d,1u} r163={1d,2u} r164={1d,1u} r169={1d,2u} r170={1d,1u} 
;;    total ref usage 154{63d,91u,0e} in 74{74 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 13 4 2 NOTE_INSN_DELETED)
(note 4 2 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":489:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":490:3 -1
     (nil))
(debug_insn 19 18 128 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":492:3 -1
     (nil))
(insn 128 19 127 2 (set (reg:SI 170)
        (reg:SI 1 r1 [ GPIONumber ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIONumber ])
        (nil)))
(insn 127 128 3 2 (set (reg:SI 169)
        (reg:SI 0 r0 [ GPIO ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIO ])
        (nil)))
(insn 3 127 20 2 (set (reg/v:SI 140 [ GPIONumber ])
        (reg:SI 170)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(jump_insn 20 3 21 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 169)
                        (const_int 6 [0x6]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 169)
                                (const_int 4 [0x4]))
                            (label_ref:SI 21)) [0  S4 A32])
                    (label_ref:SI 126)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 21))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":492:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 126 (nil))))
 -> 21)
(code_label 21 20 22 101 (nil) [2 uses])
(jump_table_data 22 21 23 (addr_diff_vec:SI (label_ref:SI 21)
         [
            (label_ref:SI 24)
            (label_ref:SI 37)
            (label_ref:SI 50)
            (label_ref:SI 62)
            (label_ref:SI 74)
            (label_ref:SI 86)
            (label_ref:SI 100)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 23 22 24)
(code_label 24 23 25 3 107 (nil) [1 uses])
(note 25 24 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 30 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 -1
     (nil))
(insn 27 26 29 3 (set (reg/f:SI 141)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 29 27 28 3 (set (reg:SI 142)
        (and:SI (reg/v:SI 140 [ GPIONumber ])
            (const_int -40961 [0xffffffffffff5fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (nil)))
(insn 28 29 5 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 28 31 3 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 31 5 33 3 (set (reg:SI 116 [ _4 ])
        (and:SI (not:SI (reg:SI 142))
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 33 31 34 3 (set (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 34 33 129 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":496:8 -1
     (nil))
(jump_insn 129 34 130 3 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":496:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 130 129 37)
(code_label 37 130 38 4 106 (nil) [1 uses])
(note 38 37 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 38 39 4 NOTE_INSN_DELETED)
(debug_insn 39 43 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 -1
     (nil))
(insn 40 39 42 4 (set (reg/f:SI 145)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 42 40 41 4 (set (reg:SI 146)
        (and:SI (reg/v:SI 140 [ GPIONumber ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (nil)))
(insn 41 42 6 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 145)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 41 44 4 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 44 6 46 4 (set (reg:SI 120 [ _8 ])
        (and:SI (not:SI (reg:SI 146))
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 46 44 47 4 (set (mem/v:SI (plus:SI (reg/f:SI 145)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(debug_insn 47 46 131 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":499:8 -1
     (nil))
(jump_insn 131 47 132 4 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":499:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 132 131 50)
(code_label 50 132 51 5 105 (nil) [1 uses])
(note 51 50 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 55 51 52 5 NOTE_INSN_DELETED)
(debug_insn 52 55 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":501:8 -1
     (nil))
(insn 53 52 7 5 (set (reg/f:SI 149)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":501:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 53 54 5 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 54 7 56 5 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 149)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":501:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 54 58 5 (set (reg:SI 123 [ _11 ])
        (and:SI (not:SI (reg/v:SI 140 [ GPIONumber ]))
            (reg:SI 121 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":501:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(insn 58 56 59 5 (set (mem/v:SI (plus:SI (reg/f:SI 149)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":501:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(debug_insn 59 58 133 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":502:8 -1
     (nil))
(jump_insn 133 59 134 5 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":502:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 134 133 62)
(code_label 62 134 63 6 104 (nil) [1 uses])
(note 63 62 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 67 63 64 6 NOTE_INSN_DELETED)
(debug_insn 64 67 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":504:8 -1
     (nil))
(insn 65 64 8 6 (set (reg/f:SI 152)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":504:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 8 65 66 6 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 66 8 68 6 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 152)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":504:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 66 70 6 (set (reg:SI 126 [ _14 ])
        (and:SI (not:SI (reg/v:SI 140 [ GPIONumber ]))
            (reg:SI 124 [ _12 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":504:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
            (nil))))
(insn 70 68 71 6 (set (mem/v:SI (plus:SI (reg/f:SI 152)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":504:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152)
        (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
            (nil))))
(debug_insn 71 70 135 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":505:8 -1
     (nil))
(jump_insn 135 71 136 6 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":505:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 136 135 74)
(code_label 74 136 75 7 103 (nil) [1 uses])
(note 75 74 79 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 79 75 76 7 NOTE_INSN_DELETED)
(debug_insn 76 79 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":507:8 -1
     (nil))
(insn 77 76 9 7 (set (reg/f:SI 155)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":507:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 9 77 78 7 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 78 9 80 7 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":507:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 78 82 7 (set (reg:SI 129 [ _17 ])
        (and:SI (not:SI (reg/v:SI 140 [ GPIONumber ]))
            (reg:SI 127 [ _15 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":507:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(insn 82 80 83 7 (set (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":507:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 155)
        (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
            (nil))))
(debug_insn 83 82 137 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":508:8 -1
     (nil))
(jump_insn 137 83 138 7 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":508:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 138 137 86)
(code_label 86 138 87 8 102 (nil) [1 uses])
(note 87 86 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 93 87 88 8 NOTE_INSN_DELETED)
(debug_insn 88 93 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 -1
     (nil))
(insn 89 88 146 8 (set (reg/f:SI 158)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 146 89 90 8 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg/v:SI 140 [ GPIONumber ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (nil)))
(insn 90 146 10 8 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 158)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 90 94 8 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 94 10 96 8 (set (reg:SI 133 [ _21 ])
        (and:SI (not:SI (reg:SI 159))
            (reg:SI 130 [ _18 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(insn 96 94 97 8 (set (mem/v:SI (plus:SI (reg/f:SI 158)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])
        (reg:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 158)
        (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
            (nil))))
(debug_insn 97 96 139 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":511:8 -1
     (nil))
(jump_insn 139 97 140 8 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":511:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 140 139 100)
(code_label 100 140 101 9 100 (nil) [1 uses])
(note 101 100 107 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 107 101 102 9 NOTE_INSN_DELETED)
(debug_insn 102 107 103 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 -1
     (nil))
(insn 103 102 144 9 (set (reg/f:SI 163)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 144 103 104 9 (set (reg:SI 164)
        (zero_extract:SI (reg/v:SI 140 [ GPIONumber ])
            (const_int 10 [0xa])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (nil)))
(insn 104 144 11 9 (set (reg:SI 134 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 104 108 9 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 108 11 110 9 (set (reg:SI 137 [ _25 ])
        (and:SI (not:SI (reg:SI 164))
            (reg:SI 134 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
            (nil))))
(insn 110 108 111 9 (set (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])
        (reg:SI 137 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 163)
        (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
            (nil))))
(debug_insn 111 110 141 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":514:8 -1
     (nil))
(jump_insn 141 111 142 9 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":514:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 142 141 126)
(code_label 126 142 125 10 108 (nil) [1 uses])
(note 125 126 12 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 12 125 112 10 (set (reg/v:SI 138 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":492:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 112 12 113 11 99 (nil) [7 uses])
(note 113 112 114 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 11 (var_location:QI status (subreg:QI (reg/v:SI 138 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 115 114 120 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":520:3 -1
     (nil))
(insn 120 115 121 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 138 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":521:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ <retval> ])
        (nil)))
(insn 121 120 152 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":521:1 -1
     (nil))
(note 152 121 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnablePullUpPullDownConfig (HAL_PWREx_EnablePullUpPullDownConfig, funcdef_no=339, decl_uid=8915, cgraph_uid=343, symbol_order=342)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnablePullUpPullDownConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":537:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":537:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":537:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":537:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":537:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisablePullUpPullDownConfig (HAL_PWREx_DisablePullUpPullDownConfig, funcdef_no=340, decl_uid=8917, cgraph_uid=344, symbol_order=343)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisablePullUpPullDownConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":549:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":549:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":549:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":549:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":549:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableSRAM2ContentRetention (HAL_PWREx_EnableSRAM2ContentRetention, funcdef_no=341, decl_uid=8919, cgraph_uid=345, symbol_order=344)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnableSRAM2ContentRetention

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":562:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":562:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":562:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":562:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":562:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableSRAM2ContentRetention (HAL_PWREx_DisableSRAM2ContentRetention, funcdef_no=342, decl_uid=8921, cgraph_uid=346, symbol_order=345)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisableSRAM2ContentRetention

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":574:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":574:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":574:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":574:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":574:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnablePVM1 (HAL_PWREx_EnablePVM1, funcdef_no=343, decl_uid=8923, cgraph_uid=347, symbol_order=346)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnablePVM1

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":587:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":587:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":587:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":587:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":587:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisablePVM1 (HAL_PWREx_DisablePVM1, funcdef_no=344, decl_uid=8925, cgraph_uid=348, symbol_order=347)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisablePVM1

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":596:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":596:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":596:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":596:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":596:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnablePVM2 (HAL_PWREx_EnablePVM2, funcdef_no=345, decl_uid=8927, cgraph_uid=349, symbol_order=348)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnablePVM2

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":608:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":608:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":608:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":608:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":608:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisablePVM2 (HAL_PWREx_DisablePVM2, funcdef_no=346, decl_uid=8929, cgraph_uid=350, symbol_order=349)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisablePVM2

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":617:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":617:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":617:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":617:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":617:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnablePVM3 (HAL_PWREx_EnablePVM3, funcdef_no=347, decl_uid=8931, cgraph_uid=351, symbol_order=350)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnablePVM3

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":628:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":628:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":628:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":628:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":628:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisablePVM3 (HAL_PWREx_DisablePVM3, funcdef_no=348, decl_uid=8933, cgraph_uid=352, symbol_order=351)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisablePVM3

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":637:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":637:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":637:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":637:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":637:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnablePVM4 (HAL_PWREx_EnablePVM4, funcdef_no=349, decl_uid=8935, cgraph_uid=353, symbol_order=352)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnablePVM4

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":647:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":647:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":647:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":647:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":647:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisablePVM4 (HAL_PWREx_DisablePVM4, funcdef_no=350, decl_uid=8937, cgraph_uid=354, symbol_order=353)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisablePVM4

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":656:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":656:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":656:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":656:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":656:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_ConfigPVM (HAL_PWREx_ConfigPVM, funcdef_no=351, decl_uid=8939, cgraph_uid=355, symbol_order=354)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42
;; 2 succs { 3 26 }
;; 3 succs { 4 7 }
;; 4 succs { 5 9 }
;; 5 succs { 6 18 }
;; 6 succs { 42 }
;; 7 succs { 8 34 }
;; 8 succs { 42 }
;; 9 succs { 10 11 }
;; 10 succs { 11 }
;; 11 succs { 12 13 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 17 16 }
;; 16 succs { 42 }
;; 17 succs { 42 }
;; 18 succs { 19 20 }
;; 19 succs { 20 }
;; 20 succs { 21 22 }
;; 21 succs { 22 }
;; 22 succs { 23 24 }
;; 23 succs { 24 }
;; 24 succs { 25 16 }
;; 25 succs { 42 }
;; 26 succs { 27 28 }
;; 27 succs { 28 }
;; 28 succs { 29 30 }
;; 29 succs { 30 }
;; 30 succs { 31 32 }
;; 31 succs { 32 }
;; 32 succs { 33 16 }
;; 33 succs { 42 }
;; 34 succs { 35 36 }
;; 35 succs { 36 }
;; 36 succs { 37 38 }
;; 37 succs { 38 }
;; 38 succs { 39 40 }
;; 39 succs { 40 }
;; 40 succs { 41 16 }
;; 41 succs { 42 }
;; 42 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 281 uninteresting
Reg 199 uninteresting (no unique first use)
Reg 113 uninteresting (no unique first use)
Reg 200 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 120 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 124 uninteresting
Reg 125 uninteresting
Reg 212 uninteresting
Reg 127 uninteresting
Reg 128 uninteresting
Reg 215 uninteresting
Reg 130 uninteresting
Reg 131 uninteresting
Reg 218: local to bb 17 def dominates all uses has unique first use
Reg 133 uninteresting
Reg 134 uninteresting
Reg 220 uninteresting
Reg 135 uninteresting
Reg 136 uninteresting
Reg 137 uninteresting
Reg 138 uninteresting
Reg 139 uninteresting
Reg 140 uninteresting
Reg 141 uninteresting
Reg 142 uninteresting
Reg 143 uninteresting
Reg 145 uninteresting
Reg 146 uninteresting
Reg 232 uninteresting
Reg 148 uninteresting
Reg 149 uninteresting
Reg 235 uninteresting
Reg 151 uninteresting
Reg 152 uninteresting
Reg 238: local to bb 25 def dominates all uses has unique first use
Reg 154 uninteresting
Reg 155 uninteresting
Reg 240 uninteresting
Reg 156 uninteresting
Reg 157 uninteresting
Reg 158 uninteresting
Reg 159 uninteresting
Reg 160 uninteresting
Reg 161 uninteresting
Reg 162 uninteresting
Reg 163 uninteresting
Reg 164 uninteresting
Reg 166 uninteresting
Reg 167 uninteresting
Reg 252 uninteresting
Reg 169 uninteresting
Reg 170 uninteresting
Reg 255 uninteresting
Reg 172 uninteresting
Reg 173 uninteresting
Reg 258: local to bb 33 def dominates all uses has unique first use
Reg 175 uninteresting
Reg 176 uninteresting
Reg 260 uninteresting
Reg 177 uninteresting
Reg 178 uninteresting
Reg 179 uninteresting
Reg 180 uninteresting
Reg 181 uninteresting
Reg 182 uninteresting
Reg 183 uninteresting
Reg 184 uninteresting
Reg 185 uninteresting
Reg 187 uninteresting
Reg 188 uninteresting
Reg 272 uninteresting
Reg 190 uninteresting
Reg 191 uninteresting
Reg 275 uninteresting
Reg 193 uninteresting
Reg 194 uninteresting
Reg 278: local to bb 41 def dominates all uses has unique first use
Reg 196 uninteresting
Reg 197 uninteresting
Ignoring reg 218 with equiv init insn
Ignoring reg 238 with equiv init insn
Ignoring reg 258 with equiv init insn
Ignoring reg 278 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42
;; 2 succs { 3 26 }
;; 3 succs { 4 7 }
;; 4 succs { 5 9 }
;; 5 succs { 6 18 }
;; 6 succs { 42 }
;; 7 succs { 8 34 }
;; 8 succs { 42 }
;; 9 succs { 10 11 }
;; 10 succs { 11 }
;; 11 succs { 12 13 }
;; 12 succs { 13 }
;; 13 succs { 14 15 }
;; 14 succs { 15 }
;; 15 succs { 17 16 }
;; 16 succs { 42 }
;; 17 succs { 42 }
;; 18 succs { 19 20 }
;; 19 succs { 20 }
;; 20 succs { 21 22 }
;; 21 succs { 22 }
;; 22 succs { 23 24 }
;; 23 succs { 24 }
;; 24 succs { 25 16 }
;; 25 succs { 42 }
;; 26 succs { 27 28 }
;; 27 succs { 28 }
;; 28 succs { 29 30 }
;; 29 succs { 30 }
;; 30 succs { 31 32 }
;; 31 succs { 32 }
;; 32 succs { 33 16 }
;; 33 succs { 42 }
;; 34 succs { 35 36 }
;; 35 succs { 36 }
;; 36 succs { 37 38 }
;; 37 succs { 38 }
;; 38 succs { 39 40 }
;; 39 succs { 40 }
;; 40 succs { 41 16 }
;; 41 succs { 42 }
;; 42 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 200: (insn_list:REG_DEP_TRUE 45 (nil))
init_insns for 212: (insn_list:REG_DEP_TRUE 88 (nil))
init_insns for 215: (insn_list:REG_DEP_TRUE 101 (nil))
init_insns for 218: (insn_list:REG_DEP_TRUE 118 (nil))
init_insns for 220: (insn_list:REG_DEP_TRUE 128 (nil))
init_insns for 232: (insn_list:REG_DEP_TRUE 171 (nil))
init_insns for 235: (insn_list:REG_DEP_TRUE 184 (nil))
init_insns for 238: (insn_list:REG_DEP_TRUE 198 (nil))
init_insns for 240: (insn_list:REG_DEP_TRUE 208 (nil))
init_insns for 252: (insn_list:REG_DEP_TRUE 251 (nil))
init_insns for 255: (insn_list:REG_DEP_TRUE 264 (nil))
init_insns for 258: (insn_list:REG_DEP_TRUE 277 (nil))
init_insns for 260: (insn_list:REG_DEP_TRUE 287 (nil))
init_insns for 272: (insn_list:REG_DEP_TRUE 330 (nil))
init_insns for 275: (insn_list:REG_DEP_TRUE 343 (nil))
init_insns for 278: (insn_list:REG_DEP_TRUE 356 (nil))

Pass 1 for finding pseudo/allocno costs

    r281: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r278: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r275: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r272: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r260: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r258: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r255: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r252: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r232: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r215: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r198,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:47010,47010 VFP_LO_REGS:47010,47010 ALL_REGS:32010,32010 MEM:31340,31340
  a1(r278,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a2(r197,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a3(r196,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a4(r185,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a5(r275,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a6(r194,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a7(r193,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a8(r272,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a9(r191,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a10(r190,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a11(r260,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a12(r188,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a13(r187,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a14(r199,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:42000,42000 VFP_LO_REGS:42000,42000 ALL_REGS:42000,42000 MEM:28000,28000
  a15(r184,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a16(r183,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a17(r182,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a18(r181,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a19(r180,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a20(r179,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a21(r178,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a22(r177,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a23(r258,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a24(r176,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a25(r175,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a26(r164,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a27(r255,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a28(r173,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a29(r172,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a30(r252,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a31(r170,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a32(r169,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a33(r240,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a34(r167,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a35(r166,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a36(r163,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a37(r162,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a38(r161,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a39(r160,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a40(r159,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a41(r158,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a42(r157,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a43(r156,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a44(r238,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a45(r155,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a46(r154,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a47(r143,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a48(r235,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a49(r152,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a50(r151,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a51(r232,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a52(r149,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a53(r148,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a54(r220,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a55(r146,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a56(r145,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a57(r142,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a58(r141,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a59(r140,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a60(r139,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a61(r138,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a62(r137,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a63(r136,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a64(r135,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a65(r218,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a66(r134,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a67(r133,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a68(r122,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a69(r215,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a70(r131,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a71(r130,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a72(r212,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:4500,4500 VFP_LO_REGS:4500,4500 ALL_REGS:4500,4500 MEM:3000,3000
  a73(r128,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a74(r127,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a75(r200,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a76(r125,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a77(r124,l0) costs: LO_REGS:0,0 HI_REGS:200,200 CALLER_SAVE_REGS:200,200 EVEN_REG:200,200 GENERAL_REGS:200,200 VFP_D0_D7_REGS:3000,3000 VFP_LO_REGS:3000,3000 ALL_REGS:3000,3000 MEM:2000,2000
  a78(r121,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a79(r120,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a80(r119,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a81(r118,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a82(r117,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a83(r116,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a84(r115,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a85(r114,l0) costs: LO_REGS:0,0 HI_REGS:400,400 CALLER_SAVE_REGS:400,400 EVEN_REG:400,400 GENERAL_REGS:400,400 VFP_D0_D7_REGS:6000,6000 VFP_LO_REGS:6000,6000 ALL_REGS:6000,6000 MEM:4000,4000
  a86(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a87(r281,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 370(l0): point = 0
   Insn 369(l0): point = 2
   Insn 360(l0): point = 5
   Insn 358(l0): point = 7
   Insn 357(l0): point = 9
   Insn 7(l0): point = 11
   Insn 356(l0): point = 13
   Insn 476(l0): point = 16
   Insn 281(l0): point = 18
   Insn 279(l0): point = 20
   Insn 278(l0): point = 22
   Insn 6(l0): point = 24
   Insn 277(l0): point = 26
   Insn 474(l0): point = 29
   Insn 202(l0): point = 31
   Insn 200(l0): point = 33
   Insn 199(l0): point = 35
   Insn 5(l0): point = 37
   Insn 198(l0): point = 39
   Insn 472(l0): point = 42
   Insn 122(l0): point = 44
   Insn 120(l0): point = 46
   Insn 119(l0): point = 48
   Insn 4(l0): point = 50
   Insn 118(l0): point = 52
   Insn 470(l0): point = 55
   Insn 8(l0): point = 57
   Insn 195(l0): point = 60
   Insn 194(l0): point = 62
   Insn 188(l0): point = 65
   Insn 186(l0): point = 67
   Insn 185(l0): point = 69
   Insn 184(l0): point = 71
   Insn 181(l0): point = 74
   Insn 180(l0): point = 76
   Insn 175(l0): point = 79
   Insn 173(l0): point = 81
   Insn 172(l0): point = 83
   Insn 171(l0): point = 85
   Insn 168(l0): point = 88
   Insn 167(l0): point = 90
   Insn 162(l0): point = 93
   Insn 160(l0): point = 95
   Insn 159(l0): point = 97
   Insn 155(l0): point = 100
   Insn 154(l0): point = 102
   Insn 152(l0): point = 104
   Insn 150(l0): point = 106
   Insn 148(l0): point = 108
   Insn 147(l0): point = 110
   Insn 144(l0): point = 112
   Insn 142(l0): point = 114
   Insn 141(l0): point = 116
   Insn 138(l0): point = 118
   Insn 136(l0): point = 120
   Insn 135(l0): point = 122
   Insn 132(l0): point = 124
   Insn 130(l0): point = 126
   Insn 129(l0): point = 128
   Insn 128(l0): point = 130
   Insn 274(l0): point = 133
   Insn 273(l0): point = 135
   Insn 268(l0): point = 138
   Insn 266(l0): point = 140
   Insn 265(l0): point = 142
   Insn 264(l0): point = 144
   Insn 261(l0): point = 147
   Insn 260(l0): point = 149
   Insn 255(l0): point = 152
   Insn 253(l0): point = 154
   Insn 252(l0): point = 156
   Insn 251(l0): point = 158
   Insn 248(l0): point = 161
   Insn 247(l0): point = 163
   Insn 242(l0): point = 166
   Insn 240(l0): point = 168
   Insn 239(l0): point = 170
   Insn 235(l0): point = 173
   Insn 234(l0): point = 175
   Insn 232(l0): point = 177
   Insn 230(l0): point = 179
   Insn 228(l0): point = 181
   Insn 227(l0): point = 183
   Insn 224(l0): point = 185
   Insn 222(l0): point = 187
   Insn 221(l0): point = 189
   Insn 218(l0): point = 191
   Insn 216(l0): point = 193
   Insn 215(l0): point = 195
   Insn 212(l0): point = 197
   Insn 210(l0): point = 199
   Insn 209(l0): point = 201
   Insn 208(l0): point = 203
   Insn 353(l0): point = 206
   Insn 352(l0): point = 208
   Insn 347(l0): point = 211
   Insn 345(l0): point = 213
   Insn 344(l0): point = 215
   Insn 343(l0): point = 217
   Insn 340(l0): point = 220
   Insn 339(l0): point = 222
   Insn 334(l0): point = 225
   Insn 332(l0): point = 227
   Insn 331(l0): point = 229
   Insn 330(l0): point = 231
   Insn 327(l0): point = 234
   Insn 326(l0): point = 236
   Insn 321(l0): point = 239
   Insn 319(l0): point = 241
   Insn 318(l0): point = 243
   Insn 314(l0): point = 246
   Insn 313(l0): point = 248
   Insn 311(l0): point = 250
   Insn 309(l0): point = 252
   Insn 307(l0): point = 254
   Insn 306(l0): point = 256
   Insn 303(l0): point = 258
   Insn 301(l0): point = 260
   Insn 300(l0): point = 262
   Insn 297(l0): point = 264
   Insn 295(l0): point = 266
   Insn 294(l0): point = 268
   Insn 291(l0): point = 270
   Insn 289(l0): point = 272
   Insn 288(l0): point = 274
   Insn 287(l0): point = 276
   Insn 111(l0): point = 279
   Insn 110(l0): point = 281
   Insn 105(l0): point = 284
   Insn 103(l0): point = 286
   Insn 102(l0): point = 288
   Insn 101(l0): point = 290
   Insn 98(l0): point = 293
   Insn 97(l0): point = 295
   Insn 92(l0): point = 298
   Insn 90(l0): point = 300
   Insn 89(l0): point = 302
   Insn 88(l0): point = 304
   Insn 85(l0): point = 307
   Insn 84(l0): point = 309
   Insn 79(l0): point = 312
   Insn 77(l0): point = 314
   Insn 76(l0): point = 316
   Insn 72(l0): point = 319
   Insn 71(l0): point = 321
   Insn 69(l0): point = 323
   Insn 67(l0): point = 325
   Insn 65(l0): point = 327
   Insn 64(l0): point = 329
   Insn 61(l0): point = 331
   Insn 59(l0): point = 333
   Insn 58(l0): point = 335
   Insn 55(l0): point = 337
   Insn 53(l0): point = 339
   Insn 52(l0): point = 341
   Insn 49(l0): point = 343
   Insn 47(l0): point = 345
   Insn 46(l0): point = 347
   Insn 45(l0): point = 349
   Insn 468(l0): point = 352
   Insn 10(l0): point = 354
   Insn 38(l0): point = 357
   Insn 37(l0): point = 359
   Insn 466(l0): point = 362
   Insn 9(l0): point = 364
   Insn 31(l0): point = 367
   Insn 30(l0): point = 369
   Insn 28(l0): point = 372
   Insn 27(l0): point = 374
   Insn 25(l0): point = 377
   Insn 20(l0): point = 380
   Insn 19(l0): point = 382
   Insn 18(l0): point = 384
   Insn 2(l0): point = 386
   Insn 465(l0): point = 388
 a0(r198): [362..364] [352..354] [55..57] [42..50] [29..37] [16..24] [3..11]
 a1(r278): [6..13]
 a2(r197): [6..7]
 a3(r196): [8..9]
 a4(r185): [209..250]
 a5(r275): [212..217]
 a6(r194): [212..213]
 a7(r193): [214..215]
 a8(r272): [226..231]
 a9(r191): [226..227]
 a10(r190): [228..229]
 a11(r260): [240..276]
 a12(r188): [240..241]
 a13(r187): [242..243]
 a14(r199): [367..386] [357..361] [324..351] [251..278] [178..205] [105..132]
 a15(r184): [253..254]
 a16(r183): [255..256]
 a17(r182): [259..260]
 a18(r181): [261..262]
 a19(r180): [265..266]
 a20(r179): [267..268]
 a21(r178): [271..272]
 a22(r177): [273..274]
 a23(r258): [19..26]
 a24(r176): [19..20]
 a25(r175): [21..22]
 a26(r164): [136..177]
 a27(r255): [139..144]
 a28(r173): [139..140]
 a29(r172): [141..142]
 a30(r252): [153..158]
 a31(r170): [153..154]
 a32(r169): [155..156]
 a33(r240): [167..203]
 a34(r167): [167..168]
 a35(r166): [169..170]
 a36(r163): [180..181]
 a37(r162): [182..183]
 a38(r161): [186..187]
 a39(r160): [188..189]
 a40(r159): [192..193]
 a41(r158): [194..195]
 a42(r157): [198..199]
 a43(r156): [200..201]
 a44(r238): [32..39]
 a45(r155): [32..33]
 a46(r154): [34..35]
 a47(r143): [63..104]
 a48(r235): [66..71]
 a49(r152): [66..67]
 a50(r151): [68..69]
 a51(r232): [80..85]
 a52(r149): [80..81]
 a53(r148): [82..83]
 a54(r220): [94..130]
 a55(r146): [94..95]
 a56(r145): [96..97]
 a57(r142): [107..108]
 a58(r141): [109..110]
 a59(r140): [113..114]
 a60(r139): [115..116]
 a61(r138): [119..120]
 a62(r137): [121..122]
 a63(r136): [125..126]
 a64(r135): [127..128]
 a65(r218): [45..52]
 a66(r134): [45..46]
 a67(r133): [47..48]
 a68(r122): [282..323]
 a69(r215): [285..290]
 a70(r131): [285..286]
 a71(r130): [287..288]
 a72(r212): [299..304]
 a73(r128): [299..300]
 a74(r127): [301..302]
 a75(r200): [313..349]
 a76(r125): [313..314]
 a77(r124): [315..316]
 a78(r121): [326..327]
 a79(r120): [328..329]
 a80(r119): [332..333]
 a81(r118): [334..335]
 a82(r117): [338..339]
 a83(r116): [340..341]
 a84(r115): [344..345]
 a85(r114): [346..347]
 a86(r113): [370..384] [360..361]
 a87(r281): [387..388]
Compressing live ranges: from 391 to 140 - 35%
Ranges after the compression:
 a0(r198): [134..135] [130..131] [0..17]
 a1(r278): [0..3]
 a2(r197): [0..1]
 a3(r196): [2..3]
 a4(r185): [74..85]
 a5(r275): [74..77]
 a6(r194): [74..75]
 a7(r193): [76..77]
 a8(r272): [78..81]
 a9(r191): [78..79]
 a10(r190): [80..81]
 a11(r260): [82..101]
 a12(r188): [82..83]
 a13(r187): [84..85]
 a14(r199): [136..137] [132..133] [114..129] [86..101] [58..73] [30..45]
 a15(r184): [86..87]
 a16(r183): [88..89]
 a17(r182): [90..91]
 a18(r181): [92..93]
 a19(r180): [94..95]
 a20(r179): [96..97]
 a21(r178): [98..99]
 a22(r177): [100..101]
 a23(r258): [4..7]
 a24(r176): [4..5]
 a25(r175): [6..7]
 a26(r164): [46..57]
 a27(r255): [46..49]
 a28(r173): [46..47]
 a29(r172): [48..49]
 a30(r252): [50..53]
 a31(r170): [50..51]
 a32(r169): [52..53]
 a33(r240): [54..73]
 a34(r167): [54..55]
 a35(r166): [56..57]
 a36(r163): [58..59]
 a37(r162): [60..61]
 a38(r161): [62..63]
 a39(r160): [64..65]
 a40(r159): [66..67]
 a41(r158): [68..69]
 a42(r157): [70..71]
 a43(r156): [72..73]
 a44(r238): [8..11]
 a45(r155): [8..9]
 a46(r154): [10..11]
 a47(r143): [18..29]
 a48(r235): [18..21]
 a49(r152): [18..19]
 a50(r151): [20..21]
 a51(r232): [22..25]
 a52(r149): [22..23]
 a53(r148): [24..25]
 a54(r220): [26..45]
 a55(r146): [26..27]
 a56(r145): [28..29]
 a57(r142): [30..31]
 a58(r141): [32..33]
 a59(r140): [34..35]
 a60(r139): [36..37]
 a61(r138): [38..39]
 a62(r137): [40..41]
 a63(r136): [42..43]
 a64(r135): [44..45]
 a65(r218): [12..15]
 a66(r134): [12..13]
 a67(r133): [14..15]
 a68(r122): [102..113]
 a69(r215): [102..105]
 a70(r131): [102..103]
 a71(r130): [104..105]
 a72(r212): [106..109]
 a73(r128): [106..107]
 a74(r127): [108..109]
 a75(r200): [110..129]
 a76(r125): [110..111]
 a77(r124): [112..113]
 a78(r121): [114..115]
 a79(r120): [116..117]
 a80(r119): [118..119]
 a81(r118): [120..121]
 a82(r117): [122..123]
 a83(r116): [124..125]
 a84(r115): [126..127]
 a85(r114): [128..129]
 a86(r113): [136..137] [132..133]
 a87(r281): [138..139]
+++Allocating 880 bytes for conflict table (uncompressed size 1408)
;; a0(r198,l0) conflicts: a2(r197,l0) a1(r278,l0) a3(r196,l0) a24(r176,l0) a23(r258,l0) a25(r175,l0) a45(r155,l0) a44(r238,l0) a46(r154,l0) a66(r134,l0) a65(r218,l0) a67(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r278,l0) conflicts: a2(r197,l0) a0(r198,l0) a3(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r197,l0) conflicts: a1(r278,l0) a0(r198,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r196,l0) conflicts: a1(r278,l0) a0(r198,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r185,l0) conflicts: a6(r194,l0) a5(r275,l0) a7(r193,l0) a9(r191,l0) a8(r272,l0) a10(r190,l0) a12(r188,l0) a11(r260,l0) a13(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r275,l0) conflicts: a6(r194,l0) a4(r185,l0) a7(r193,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r194,l0) conflicts: a5(r275,l0) a4(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r193,l0) conflicts: a5(r275,l0) a4(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r272,l0) conflicts: a4(r185,l0) a9(r191,l0) a10(r190,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r191,l0) conflicts: a4(r185,l0) a8(r272,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r190,l0) conflicts: a4(r185,l0) a8(r272,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r260,l0) conflicts: a14(r199,l0) a4(r185,l0) a12(r188,l0) a13(r187,l0) a15(r184,l0) a16(r183,l0) a17(r182,l0) a18(r181,l0) a19(r180,l0) a20(r179,l0) a21(r178,l0) a22(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r188,l0) conflicts: a4(r185,l0) a11(r260,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r187,l0) conflicts: a4(r185,l0) a11(r260,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r199,l0) conflicts: a54(r220,l0) a57(r142,l0) a58(r141,l0) a59(r140,l0) a60(r139,l0) a61(r138,l0) a62(r137,l0) a63(r136,l0) a64(r135,l0) a33(r240,l0) a36(r163,l0) a37(r162,l0) a38(r161,l0) a39(r160,l0) a40(r159,l0) a41(r158,l0) a42(r157,l0) a43(r156,l0) a11(r260,l0) a15(r184,l0) a16(r183,l0) a17(r182,l0) a18(r181,l0) a19(r180,l0) a20(r179,l0) a21(r178,l0) a22(r177,l0) a75(r200,l0) a78(r121,l0) a79(r120,l0) a80(r119,l0) a81(r118,l0) a82(r117,l0) a83(r116,l0) a84(r115,l0) a85(r114,l0) a86(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r184,l0) conflicts: a14(r199,l0) a11(r260,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r183,l0) conflicts: a14(r199,l0) a11(r260,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r182,l0) conflicts: a14(r199,l0) a11(r260,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r181,l0) conflicts: a14(r199,l0) a11(r260,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r180,l0) conflicts: a14(r199,l0) a11(r260,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r179,l0) conflicts: a14(r199,l0) a11(r260,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r178,l0) conflicts: a14(r199,l0) a11(r260,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r177,l0) conflicts: a14(r199,l0) a11(r260,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r258,l0) conflicts: a0(r198,l0) a24(r176,l0) a25(r175,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r176,l0) conflicts: a0(r198,l0) a23(r258,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r175,l0) conflicts: a0(r198,l0) a23(r258,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r164,l0) conflicts: a28(r173,l0) a27(r255,l0) a29(r172,l0) a31(r170,l0) a30(r252,l0) a32(r169,l0) a34(r167,l0) a33(r240,l0) a35(r166,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r255,l0) conflicts: a28(r173,l0) a26(r164,l0) a29(r172,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r173,l0) conflicts: a27(r255,l0) a26(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r172,l0) conflicts: a27(r255,l0) a26(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r252,l0) conflicts: a26(r164,l0) a31(r170,l0) a32(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r170,l0) conflicts: a26(r164,l0) a30(r252,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r169,l0) conflicts: a26(r164,l0) a30(r252,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r240,l0) conflicts: a14(r199,l0) a26(r164,l0) a34(r167,l0) a35(r166,l0) a36(r163,l0) a37(r162,l0) a38(r161,l0) a39(r160,l0) a40(r159,l0) a41(r158,l0) a42(r157,l0) a43(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r167,l0) conflicts: a26(r164,l0) a33(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r166,l0) conflicts: a26(r164,l0) a33(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r163,l0) conflicts: a14(r199,l0) a33(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r162,l0) conflicts: a14(r199,l0) a33(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r161,l0) conflicts: a14(r199,l0) a33(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r160,l0) conflicts: a14(r199,l0) a33(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r159,l0) conflicts: a14(r199,l0) a33(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r158,l0) conflicts: a14(r199,l0) a33(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r157,l0) conflicts: a14(r199,l0) a33(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r156,l0) conflicts: a14(r199,l0) a33(r240,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r238,l0) conflicts: a0(r198,l0) a45(r155,l0) a46(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r155,l0) conflicts: a0(r198,l0) a44(r238,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r154,l0) conflicts: a0(r198,l0) a44(r238,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r143,l0) conflicts: a49(r152,l0) a48(r235,l0) a50(r151,l0) a52(r149,l0) a51(r232,l0) a53(r148,l0) a55(r146,l0) a54(r220,l0) a56(r145,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r235,l0) conflicts: a49(r152,l0) a47(r143,l0) a50(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r152,l0) conflicts: a48(r235,l0) a47(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r151,l0) conflicts: a48(r235,l0) a47(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r232,l0) conflicts: a47(r143,l0) a52(r149,l0) a53(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r149,l0) conflicts: a47(r143,l0) a51(r232,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a53(r148,l0) conflicts: a47(r143,l0) a51(r232,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r220,l0) conflicts: a47(r143,l0) a55(r146,l0) a56(r145,l0) a57(r142,l0) a14(r199,l0) a58(r141,l0) a59(r140,l0) a60(r139,l0) a61(r138,l0) a62(r137,l0) a63(r136,l0) a64(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r146,l0) conflicts: a47(r143,l0) a54(r220,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r145,l0) conflicts: a47(r143,l0) a54(r220,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r142,l0) conflicts: a54(r220,l0) a14(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r141,l0) conflicts: a54(r220,l0) a14(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r140,l0) conflicts: a54(r220,l0) a14(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r139,l0) conflicts: a54(r220,l0) a14(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r138,l0) conflicts: a54(r220,l0) a14(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a62(r137,l0) conflicts: a54(r220,l0) a14(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a63(r136,l0) conflicts: a54(r220,l0) a14(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a64(r135,l0) conflicts: a54(r220,l0) a14(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a65(r218,l0) conflicts: a0(r198,l0) a66(r134,l0) a67(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a66(r134,l0) conflicts: a0(r198,l0) a65(r218,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a67(r133,l0) conflicts: a0(r198,l0) a65(r218,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a68(r122,l0) conflicts: a70(r131,l0) a69(r215,l0) a71(r130,l0) a73(r128,l0) a72(r212,l0) a74(r127,l0) a76(r125,l0) a75(r200,l0) a77(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a69(r215,l0) conflicts: a70(r131,l0) a68(r122,l0) a71(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a70(r131,l0) conflicts: a69(r215,l0) a68(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a71(r130,l0) conflicts: a69(r215,l0) a68(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a72(r212,l0) conflicts: a68(r122,l0) a73(r128,l0) a74(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a73(r128,l0) conflicts: a68(r122,l0) a72(r212,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a74(r127,l0) conflicts: a68(r122,l0) a72(r212,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a75(r200,l0) conflicts: a14(r199,l0) a68(r122,l0) a76(r125,l0) a77(r124,l0) a78(r121,l0) a79(r120,l0) a80(r119,l0) a81(r118,l0) a82(r117,l0) a83(r116,l0) a84(r115,l0) a85(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a76(r125,l0) conflicts: a68(r122,l0) a75(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a77(r124,l0) conflicts: a68(r122,l0) a75(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a78(r121,l0) conflicts: a14(r199,l0) a75(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a79(r120,l0) conflicts: a14(r199,l0) a75(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a80(r119,l0) conflicts: a14(r199,l0) a75(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a81(r118,l0) conflicts: a14(r199,l0) a75(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a82(r117,l0) conflicts: a14(r199,l0) a75(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a83(r116,l0) conflicts: a14(r199,l0) a75(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a84(r115,l0) conflicts: a14(r199,l0) a75(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a85(r114,l0) conflicts: a14(r199,l0) a75(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a86(r113,l0) conflicts: a14(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a87(r281,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a2(r197)<->a3(r196)@12:shuffle
  cp1:a6(r194)<->a7(r193)@12:shuffle
  cp2:a9(r191)<->a10(r190)@12:shuffle
  cp3:a12(r188)<->a13(r187)@12:shuffle
  cp4:a21(r178)<->a22(r177)@25:shuffle
  cp5:a19(r180)<->a20(r179)@25:shuffle
  cp6:a17(r182)<->a18(r181)@25:shuffle
  cp7:a15(r184)<->a16(r183)@25:shuffle
  cp8:a24(r176)<->a25(r175)@12:shuffle
  cp9:a28(r173)<->a29(r172)@12:shuffle
  cp10:a31(r170)<->a32(r169)@12:shuffle
  cp11:a34(r167)<->a35(r166)@12:shuffle
  cp12:a42(r157)<->a43(r156)@25:shuffle
  cp13:a40(r159)<->a41(r158)@25:shuffle
  cp14:a38(r161)<->a39(r160)@25:shuffle
  cp15:a36(r163)<->a37(r162)@25:shuffle
  cp16:a45(r155)<->a46(r154)@12:shuffle
  cp17:a49(r152)<->a50(r151)@12:shuffle
  cp18:a52(r149)<->a53(r148)@12:shuffle
  cp19:a55(r146)<->a56(r145)@12:shuffle
  cp20:a63(r136)<->a64(r135)@25:shuffle
  cp21:a61(r138)<->a62(r137)@25:shuffle
  cp22:a59(r140)<->a60(r139)@25:shuffle
  cp23:a57(r142)<->a58(r141)@25:shuffle
  cp24:a66(r134)<->a67(r133)@12:shuffle
  cp25:a70(r131)<->a71(r130)@12:shuffle
  cp26:a73(r128)<->a74(r127)@12:shuffle
  cp27:a76(r125)<->a77(r124)@12:shuffle
  cp28:a84(r115)<->a85(r114)@25:shuffle
  cp29:a82(r117)<->a83(r116)@25:shuffle
  cp30:a80(r119)<->a81(r118)@25:shuffle
  cp31:a78(r121)<->a79(r120)@25:shuffle
  cp32:a14(r199)<->a87(r281)@1000:move
  pref0:a0(r198)<-hr0@2000
  pref1:a87(r281)<-hr0@2000
  regions=1, blocks=43, points=140
    allocnos=88 (big 0), copies=33, conflicts=1, ranges=96

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r198 1r278 2r197 3r196 4r185 5r275 6r194 7r193 8r272 9r191 10r190 11r260 12r188 13r187 14r199 15r184 16r183 17r182 18r181 19r180 20r179 21r178 22r177 23r258 24r176 25r175 26r164 27r255 28r173 29r172 30r252 31r170 32r169 33r240 34r167 35r166 36r163 37r162 38r161 39r160 40r159 41r158 42r157 43r156 44r238 45r155 46r154 47r143 48r235 49r152 50r151 51r232 52r149 53r148 54r220 55r146 56r145 57r142 58r141 59r140 60r139 61r138 62r137 63r136 64r135 65r218 66r134 67r133 68r122 69r215 70r131 71r130 72r212 73r128 74r127 75r200 76r125 77r124 78r121 79r120 80r119 81r118 82r117 83r116 84r115 85r114 86r113 87r281
    modified regnos: 113 114 115 116 117 118 119 120 121 122 124 125 127 128 130 131 133 134 135 136 137 138 139 140 141 142 143 145 146 148 149 151 152 154 155 156 157 158 159 160 161 162 163 164 166 167 169 170 172 173 175 176 177 178 179 180 181 182 183 184 185 187 188 190 191 193 194 196 197 198 199 200 212 215 218 220 232 235 238 240 252 255 258 260 272 275 278 281
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1034680
      Allocno a0r198 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r278 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r197 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r196 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r185 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r275 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r194 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r193 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r272 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r190 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r260 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r188 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r187 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r199 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r184 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r183 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r182 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r180 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r179 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r178 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r177 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r258 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r176 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r255 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r252 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r240 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a41r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a42r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a43r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a44r238 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a45r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a46r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a47r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a48r235 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a49r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a50r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a51r232 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a52r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a53r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a54r220 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a55r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a56r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a57r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a58r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a59r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a60r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a61r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a62r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a63r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a64r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a65r218 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a66r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a67r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a68r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a69r215 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a70r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a71r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a72r212 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a73r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a74r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a75r200 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a76r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a77r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a78r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a79r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a80r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a81r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a82r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a83r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a84r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a85r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a86r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a87r281 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 4:a21r178-a22r177 (freq=25):
        Result (freq=800): a21r178(400) a22r177(400)
      Forming thread by copy 5:a19r180-a20r179 (freq=25):
        Result (freq=800): a19r180(400) a20r179(400)
      Forming thread by copy 6:a17r182-a18r181 (freq=25):
        Result (freq=800): a17r182(400) a18r181(400)
      Forming thread by copy 7:a15r184-a16r183 (freq=25):
        Result (freq=800): a15r184(400) a16r183(400)
      Forming thread by copy 12:a42r157-a43r156 (freq=25):
        Result (freq=800): a42r157(400) a43r156(400)
      Forming thread by copy 13:a40r159-a41r158 (freq=25):
        Result (freq=800): a40r159(400) a41r158(400)
      Forming thread by copy 14:a38r161-a39r160 (freq=25):
        Result (freq=800): a38r161(400) a39r160(400)
      Forming thread by copy 15:a36r163-a37r162 (freq=25):
        Result (freq=800): a36r163(400) a37r162(400)
      Forming thread by copy 20:a63r136-a64r135 (freq=25):
        Result (freq=800): a63r136(400) a64r135(400)
      Forming thread by copy 21:a61r138-a62r137 (freq=25):
        Result (freq=800): a61r138(400) a62r137(400)
      Forming thread by copy 22:a59r140-a60r139 (freq=25):
        Result (freq=800): a59r140(400) a60r139(400)
      Forming thread by copy 23:a57r142-a58r141 (freq=25):
        Result (freq=800): a57r142(400) a58r141(400)
      Forming thread by copy 28:a84r115-a85r114 (freq=25):
        Result (freq=800): a84r115(400) a85r114(400)
      Forming thread by copy 29:a82r117-a83r116 (freq=25):
        Result (freq=800): a82r117(400) a83r116(400)
      Forming thread by copy 30:a80r119-a81r118 (freq=25):
        Result (freq=800): a80r119(400) a81r118(400)
      Forming thread by copy 31:a78r121-a79r120 (freq=25):
        Result (freq=800): a78r121(400) a79r120(400)
      Forming thread by copy 0:a2r197-a3r196 (freq=12):
        Result (freq=400): a2r197(200) a3r196(200)
      Forming thread by copy 1:a6r194-a7r193 (freq=12):
        Result (freq=400): a6r194(200) a7r193(200)
      Forming thread by copy 2:a9r191-a10r190 (freq=12):
        Result (freq=400): a9r191(200) a10r190(200)
      Forming thread by copy 3:a12r188-a13r187 (freq=12):
        Result (freq=400): a12r188(200) a13r187(200)
      Forming thread by copy 8:a24r176-a25r175 (freq=12):
        Result (freq=400): a24r176(200) a25r175(200)
      Forming thread by copy 9:a28r173-a29r172 (freq=12):
        Result (freq=400): a28r173(200) a29r172(200)
      Forming thread by copy 10:a31r170-a32r169 (freq=12):
        Result (freq=400): a31r170(200) a32r169(200)
      Forming thread by copy 11:a34r167-a35r166 (freq=12):
        Result (freq=400): a34r167(200) a35r166(200)
      Forming thread by copy 16:a45r155-a46r154 (freq=12):
        Result (freq=400): a45r155(200) a46r154(200)
      Forming thread by copy 17:a49r152-a50r151 (freq=12):
        Result (freq=400): a49r152(200) a50r151(200)
      Forming thread by copy 18:a52r149-a53r148 (freq=12):
        Result (freq=400): a52r149(200) a53r148(200)
      Forming thread by copy 19:a55r146-a56r145 (freq=12):
        Result (freq=400): a55r146(200) a56r145(200)
      Forming thread by copy 24:a66r134-a67r133 (freq=12):
        Result (freq=400): a66r134(200) a67r133(200)
      Forming thread by copy 25:a70r131-a71r130 (freq=12):
        Result (freq=400): a70r131(200) a71r130(200)
      Forming thread by copy 26:a73r128-a74r127 (freq=12):
        Result (freq=400): a73r128(200) a74r127(200)
      Forming thread by copy 27:a76r125-a77r124 (freq=12):
        Result (freq=400): a76r125(200) a77r124(200)
      Pushing a72(r212,l0)(cost 0)
      Pushing a69(r215,l0)(cost 0)
      Pushing a65(r218,l0)(cost 0)
      Pushing a51(r232,l0)(cost 0)
      Pushing a48(r235,l0)(cost 0)
      Pushing a44(r238,l0)(cost 0)
      Pushing a30(r252,l0)(cost 0)
      Pushing a27(r255,l0)(cost 0)
      Pushing a23(r258,l0)(cost 0)
      Pushing a8(r272,l0)(cost 0)
      Pushing a5(r275,l0)(cost 0)
      Pushing a1(r278,l0)(cost 0)
      Pushing a77(r124,l0)(cost 0)
      Pushing a76(r125,l0)(cost 0)
      Pushing a74(r127,l0)(cost 0)
      Pushing a73(r128,l0)(cost 0)
      Pushing a71(r130,l0)(cost 0)
      Pushing a70(r131,l0)(cost 0)
      Pushing a67(r133,l0)(cost 0)
      Pushing a66(r134,l0)(cost 0)
      Pushing a56(r145,l0)(cost 0)
      Pushing a55(r146,l0)(cost 0)
      Pushing a53(r148,l0)(cost 0)
      Pushing a52(r149,l0)(cost 0)
      Pushing a50(r151,l0)(cost 0)
      Pushing a49(r152,l0)(cost 0)
      Pushing a46(r154,l0)(cost 0)
      Pushing a45(r155,l0)(cost 0)
      Pushing a35(r166,l0)(cost 0)
      Pushing a34(r167,l0)(cost 0)
      Pushing a32(r169,l0)(cost 0)
      Pushing a31(r170,l0)(cost 0)
      Pushing a29(r172,l0)(cost 0)
      Pushing a28(r173,l0)(cost 0)
      Pushing a25(r175,l0)(cost 0)
      Pushing a24(r176,l0)(cost 0)
      Pushing a13(r187,l0)(cost 0)
      Pushing a12(r188,l0)(cost 0)
      Pushing a10(r190,l0)(cost 0)
      Pushing a9(r191,l0)(cost 0)
      Pushing a7(r193,l0)(cost 0)
      Pushing a6(r194,l0)(cost 0)
      Pushing a3(r196,l0)(cost 0)
      Pushing a2(r197,l0)(cost 0)
      Pushing a85(r114,l0)(cost 0)
      Pushing a84(r115,l0)(cost 0)
      Pushing a83(r116,l0)(cost 0)
      Pushing a82(r117,l0)(cost 0)
      Pushing a81(r118,l0)(cost 0)
      Pushing a80(r119,l0)(cost 0)
      Pushing a79(r120,l0)(cost 0)
      Pushing a78(r121,l0)(cost 0)
      Pushing a64(r135,l0)(cost 0)
      Pushing a63(r136,l0)(cost 0)
      Pushing a62(r137,l0)(cost 0)
      Pushing a61(r138,l0)(cost 0)
      Pushing a60(r139,l0)(cost 0)
      Pushing a59(r140,l0)(cost 0)
      Pushing a58(r141,l0)(cost 0)
      Pushing a57(r142,l0)(cost 0)
      Pushing a43(r156,l0)(cost 0)
      Pushing a42(r157,l0)(cost 0)
      Pushing a41(r158,l0)(cost 0)
      Pushing a40(r159,l0)(cost 0)
      Pushing a39(r160,l0)(cost 0)
      Pushing a38(r161,l0)(cost 0)
      Pushing a37(r162,l0)(cost 0)
      Pushing a36(r163,l0)(cost 0)
      Forming thread by copy 32:a14r199-a87r281 (freq=1000):
        Result (freq=4800): a14r199(2800) a87r281(2000)
        Making a14(r199,l0) colorable
      Pushing a22(r177,l0)(cost 0)
      Pushing a21(r178,l0)(cost 0)
      Pushing a20(r179,l0)(cost 0)
      Pushing a19(r180,l0)(cost 0)
      Pushing a18(r181,l0)(cost 0)
      Pushing a17(r182,l0)(cost 0)
      Pushing a16(r183,l0)(cost 0)
      Pushing a15(r184,l0)(cost 0)
      Pushing a68(r122,l0)(cost 0)
      Pushing a47(r143,l0)(cost 0)
      Pushing a26(r164,l0)(cost 0)
      Pushing a4(r185,l0)(cost 0)
      Pushing a87(r281,l0)(cost 0)
      Pushing a75(r200,l0)(cost 0)
      Pushing a54(r220,l0)(cost 0)
      Pushing a33(r240,l0)(cost 0)
      Pushing a11(r260,l0)(cost 0)
      Pushing a0(r198,l0)(cost 0)
      Pushing a14(r199,l0)(cost 28000)
      Pushing a86(r113,l0)(cost 0)
      Popping a86(r113,l0)  -- assign reg 3
      Popping a14(r199,l0)  -- assign reg 0
      Popping a0(r198,l0)  -- assign reg 0
      Popping a11(r260,l0)  -- assign reg 3
      Popping a33(r240,l0)  -- assign reg 3
      Popping a54(r220,l0)  -- assign reg 3
      Popping a75(r200,l0)  -- assign reg 3
      Popping a87(r281,l0)  -- assign reg 0
      Popping a4(r185,l0)  -- assign reg 2
      Popping a26(r164,l0)  -- assign reg 2
      Popping a47(r143,l0)  -- assign reg 2
      Popping a68(r122,l0)  -- assign reg 2
      Popping a15(r184,l0)  -- assign reg 2
      Popping a16(r183,l0)  -- assign reg 2
      Popping a17(r182,l0)  -- assign reg 2
      Popping a18(r181,l0)  -- assign reg 2
      Popping a19(r180,l0)  -- assign reg 2
      Popping a20(r179,l0)  -- assign reg 2
      Popping a21(r178,l0)  -- assign reg 2
      Popping a22(r177,l0)  -- assign reg 2
      Popping a36(r163,l0)  -- assign reg 2
      Popping a37(r162,l0)  -- assign reg 2
      Popping a38(r161,l0)  -- assign reg 2
      Popping a39(r160,l0)  -- assign reg 2
      Popping a40(r159,l0)  -- assign reg 2
      Popping a41(r158,l0)  -- assign reg 2
      Popping a42(r157,l0)  -- assign reg 2
      Popping a43(r156,l0)  -- assign reg 2
      Popping a57(r142,l0)  -- assign reg 2
      Popping a58(r141,l0)  -- assign reg 2
      Popping a59(r140,l0)  -- assign reg 2
      Popping a60(r139,l0)  -- assign reg 2
      Popping a61(r138,l0)  -- assign reg 2
      Popping a62(r137,l0)  -- assign reg 2
      Popping a63(r136,l0)  -- assign reg 2
      Popping a64(r135,l0)  -- assign reg 2
      Popping a78(r121,l0)  -- assign reg 2
      Popping a79(r120,l0)  -- assign reg 2
      Popping a80(r119,l0)  -- assign reg 2
      Popping a81(r118,l0)  -- assign reg 2
      Popping a82(r117,l0)  -- assign reg 2
      Popping a83(r116,l0)  -- assign reg 2
      Popping a84(r115,l0)  -- assign reg 2
      Popping a85(r114,l0)  -- assign reg 2
      Popping a2(r197,l0)  -- assign reg 3
      Popping a3(r196,l0)  -- assign reg 3
      Popping a6(r194,l0)  -- assign reg 3
      Popping a7(r193,l0)  -- assign reg 3
      Popping a9(r191,l0)  -- assign reg 3
      Popping a10(r190,l0)  -- assign reg 3
      Popping a12(r188,l0)  -- assign reg 1
      Popping a13(r187,l0)  -- assign reg 1
      Popping a24(r176,l0)  -- assign reg 3
      Popping a25(r175,l0)  -- assign reg 3
      Popping a28(r173,l0)  -- assign reg 3
      Popping a29(r172,l0)  -- assign reg 3
      Popping a31(r170,l0)  -- assign reg 3
      Popping a32(r169,l0)  -- assign reg 3
      Popping a34(r167,l0)  -- assign reg 1
      Popping a35(r166,l0)  -- assign reg 1
      Popping a45(r155,l0)  -- assign reg 3
      Popping a46(r154,l0)  -- assign reg 3
      Popping a49(r152,l0)  -- assign reg 3
      Popping a50(r151,l0)  -- assign reg 3
      Popping a52(r149,l0)  -- assign reg 3
      Popping a53(r148,l0)  -- assign reg 3
      Popping a55(r146,l0)  -- assign reg 1
      Popping a56(r145,l0)  -- assign reg 1
      Popping a66(r134,l0)  -- assign reg 3
      Popping a67(r133,l0)  -- assign reg 3
      Popping a70(r131,l0)  -- assign reg 3
      Popping a71(r130,l0)  -- assign reg 3
      Popping a73(r128,l0)  -- assign reg 3
      Popping a74(r127,l0)  -- assign reg 3
      Popping a76(r125,l0)  -- assign reg 1
      Popping a77(r124,l0)  -- assign reg 1
      Popping a1(r278,l0)  -- assign reg 2
      Popping a5(r275,l0)  -- assign reg 1
      Popping a8(r272,l0)  -- assign reg 1
      Popping a23(r258,l0)  -- assign reg 2
      Popping a27(r255,l0)  -- assign reg 1
      Popping a30(r252,l0)  -- assign reg 1
      Popping a44(r238,l0)  -- assign reg 2
      Popping a48(r235,l0)  -- assign reg 1
      Popping a51(r232,l0)  -- assign reg 1
      Popping a65(r218,l0)  -- assign reg 2
      Popping a69(r215,l0)  -- assign reg 1
      Popping a72(r212,l0)  -- assign reg 1
Disposition:
   86:r113 l0     3   85:r114 l0     2   84:r115 l0     2   83:r116 l0     2
   82:r117 l0     2   81:r118 l0     2   80:r119 l0     2   79:r120 l0     2
   78:r121 l0     2   68:r122 l0     2   77:r124 l0     1   76:r125 l0     1
   74:r127 l0     3   73:r128 l0     3   71:r130 l0     3   70:r131 l0     3
   67:r133 l0     3   66:r134 l0     3   64:r135 l0     2   63:r136 l0     2
   62:r137 l0     2   61:r138 l0     2   60:r139 l0     2   59:r140 l0     2
   58:r141 l0     2   57:r142 l0     2   47:r143 l0     2   56:r145 l0     1
   55:r146 l0     1   53:r148 l0     3   52:r149 l0     3   50:r151 l0     3
   49:r152 l0     3   46:r154 l0     3   45:r155 l0     3   43:r156 l0     2
   42:r157 l0     2   41:r158 l0     2   40:r159 l0     2   39:r160 l0     2
   38:r161 l0     2   37:r162 l0     2   36:r163 l0     2   26:r164 l0     2
   35:r166 l0     1   34:r167 l0     1   32:r169 l0     3   31:r170 l0     3
   29:r172 l0     3   28:r173 l0     3   25:r175 l0     3   24:r176 l0     3
   22:r177 l0     2   21:r178 l0     2   20:r179 l0     2   19:r180 l0     2
   18:r181 l0     2   17:r182 l0     2   16:r183 l0     2   15:r184 l0     2
    4:r185 l0     2   13:r187 l0     1   12:r188 l0     1   10:r190 l0     3
    9:r191 l0     3    7:r193 l0     3    6:r194 l0     3    3:r196 l0     3
    2:r197 l0     3    0:r198 l0     0   14:r199 l0     0   75:r200 l0     3
   72:r212 l0     1   69:r215 l0     1   65:r218 l0     2   54:r220 l0     3
   51:r232 l0     1   48:r235 l0     1   44:r238 l0     2   33:r240 l0     3
   30:r252 l0     1   27:r255 l0     1   23:r258 l0     2   11:r260 l0     3
    8:r272 l0     1    5:r275 l0     1    1:r278 l0     2   87:r281 l0     0
New iteration of spill/restore move
+++Costs: overall -30000, reg -30000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_ConfigPVM

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,42u} r13={1d,42u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,21u} r102={1d,42u} r103={1d,41u} r113={1d,4u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,4u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,4u} r145={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,4u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,4u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={7d,2u} r199={1d,5u} r200={1d,10u} r212={1d,2u} r215={1d,2u} r218={1d,2u} r220={1d,10u} r232={1d,2u} r235={1d,2u} r238={1d,2u} r240={1d,10u} r252={1d,2u} r255={1d,2u} r258={1d,2u} r260={1d,10u} r272={1d,2u} r275={1d,2u} r278={1d,2u} r281={1d,1u} 
;;    total ref usage 487{140d,347u,0e} in 230{230 regular + 0 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":679:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":680:3 -1
     (nil))
(debug_insn 17 16 465 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 -1
     (nil))
(insn 465 17 2 2 (set (reg:SI 281)
        (reg:SI 0 r0 [ sConfigPVM ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":675:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ sConfigPVM ])
        (nil)))
(insn 2 465 18 2 (set (reg/v/f:SI 199 [ sConfigPVM ])
        (reg:SI 281)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":675:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 281)
        (nil)))
(insn 18 2 19 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 199 [ sConfigPVM ]) [1 sConfigPVM_101(D)->PVMType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 205)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 214748374 (nil))
 -> 205)
(note 21 20 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(jump_insn 25 21 26 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 402653190 (nil)))
 -> 35)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 429496734 (nil)))
 -> 42)
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 31 30 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 125)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 125)
(note 34 31 9 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 9 34 466 6 (set (reg/v:SI 198 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 466 9 467 6 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 467 466 35)
(code_label 35 467 36 7 149 (nil) [1 uses])
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 38 37 41 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827886 (nil)))
 -> 284)
(note 41 38 10 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 10 41 468 8 (set (reg/v:SI 198 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(jump_insn 468 10 469 8 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 469 468 42)
(code_label 42 469 43 9 150 (nil) [1 uses])
(note 43 42 70 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 70 43 44 9 NOTE_INSN_DELETED)
(debug_insn 44 70 45 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":691:7 -1
     (nil))
(insn 45 44 46 9 (set (reg/f:SI 200)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":691:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 46 45 47 9 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":691:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 49 9 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":691:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 49 47 50 9 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":691:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 50 49 52 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":692:7 -1
     (nil))
(insn 52 50 53 9 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":692:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 55 9 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":692:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 55 53 56 9 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":692:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 56 55 58 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":693:7 -1
     (nil))
(insn 58 56 59 9 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":693:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 61 9 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":693:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 61 59 62 9 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":693:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 62 61 64 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":694:7 -1
     (nil))
(insn 64 62 65 9 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":694:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 9 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":694:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 67 65 68 9 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":694:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 68 67 69 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":697:7 -1
     (nil))
(insn 69 68 71 9 (set (reg:SI 122 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 199 [ sConfigPVM ])
                (const_int 4 [0x4])) [1 sConfigPVM_101(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":697:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 199 [ sConfigPVM ])
        (nil)))
(insn 71 69 72 9 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _10 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":697:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 72 71 73 9 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":697:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 80)
(note 73 72 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 76 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":699:9 -1
     (nil))
(insn 76 74 77 10 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":699:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 79 10 (set (reg:SI 125 [ _13 ])
        (ior:SI (reg:SI 124 [ _12 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":699:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 79 77 80 10 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":699:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(code_label 80 79 81 11 154 (nil) [1 uses])
(note 81 80 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 83 81 82 11 NOTE_INSN_DELETED)
(debug_insn 82 83 84 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":703:7 -1
     (nil))
(insn 84 82 85 11 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _10 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":703:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 85 84 86 11 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":703:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 93)
(note 86 85 87 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":705:9 -1
     (nil))
(insn 88 87 89 12 (set (reg/f:SI 212)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":705:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 89 88 90 12 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 212)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":705:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 92 12 (set (reg:SI 128 [ _16 ])
        (ior:SI (reg:SI 127 [ _15 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":705:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 92 90 93 12 (set (mem/v:SI (plus:SI (reg/f:SI 212)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":705:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 212)
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(code_label 93 92 94 13 155 (nil) [1 uses])
(note 94 93 96 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 96 94 95 13 NOTE_INSN_DELETED)
(debug_insn 95 96 97 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":709:7 -1
     (nil))
(insn 97 95 98 13 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _10 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":709:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 98 97 99 13 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":709:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 106)
(note 99 98 100 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":711:9 -1
     (nil))
(insn 101 100 102 14 (set (reg/f:SI 215)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":711:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 102 101 103 14 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 215)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":711:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 105 14 (set (reg:SI 131 [ _19 ])
        (ior:SI (reg:SI 130 [ _18 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":711:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 105 103 106 14 (set (mem/v:SI (plus:SI (reg/f:SI 215)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 131 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":711:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 215)
        (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
            (nil))))
(code_label 106 105 107 15 156 (nil) [1 uses])
(note 107 106 109 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 109 107 108 15 NOTE_INSN_DELETED)
(debug_insn 108 109 110 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":714:7 -1
     (nil))
(insn 110 108 111 15 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _10 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":714:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(jump_insn 111 110 192 15 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 115)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":714:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 115)
(code_label 192 111 112 16 161 (nil) [3 uses])
(note 112 192 8 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 8 112 470 16 (set (reg/v:SI 198 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 470 8 471 16 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 471 470 115)
(code_label 115 471 116 17 157 (nil) [1 uses])
(note 116 115 117 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":716:9 -1
     (nil))
(insn 118 117 4 17 (set (reg/f:SI 218)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":716:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 4 118 119 17 (set (reg/v:SI 198 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 4 120 17 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 218)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":716:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 122 17 (set (reg:SI 134 [ _22 ])
        (ior:SI (reg:SI 133 [ _21 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":716:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 122 120 472 17 (set (mem/v:SI (plus:SI (reg/f:SI 218)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 134 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":716:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 218)
        (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
            (nil))))
(jump_insn 472 122 473 17 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 473 472 125)
(code_label 125 473 126 18 151 (nil) [1 uses])
(note 126 125 153 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 153 126 127 18 NOTE_INSN_DELETED)
(debug_insn 127 153 128 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":724:7 -1
     (nil))
(insn 128 127 129 18 (set (reg/f:SI 220)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":724:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 129 128 130 18 (set (reg:SI 135 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":724:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 132 18 (set (reg:SI 136 [ _24 ])
        (and:SI (reg:SI 135 [ _23 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":724:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(insn 132 130 133 18 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 136 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":724:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
        (nil)))
(debug_insn 133 132 135 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":725:7 -1
     (nil))
(insn 135 133 136 18 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":725:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 135 138 18 (set (reg:SI 138 [ _26 ])
        (and:SI (reg:SI 137 [ _25 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":725:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(insn 138 136 139 18 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 138 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":725:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
        (nil)))
(debug_insn 139 138 141 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":726:7 -1
     (nil))
(insn 141 139 142 18 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":726:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 144 18 (set (reg:SI 140 [ _28 ])
        (and:SI (reg:SI 139 [ _27 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":726:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(insn 144 142 145 18 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 140 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":726:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
        (nil)))
(debug_insn 145 144 147 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":727:7 -1
     (nil))
(insn 147 145 148 18 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":727:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 150 18 (set (reg:SI 142 [ _30 ])
        (and:SI (reg:SI 141 [ _29 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":727:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(insn 150 148 151 18 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 142 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":727:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _30 ])
        (nil)))
(debug_insn 151 150 152 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":730:7 -1
     (nil))
(insn 152 151 154 18 (set (reg:SI 143 [ _31 ])
        (mem:SI (plus:SI (reg/v/f:SI 199 [ sConfigPVM ])
                (const_int 4 [0x4])) [1 sConfigPVM_101(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":730:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 199 [ sConfigPVM ])
        (nil)))
(insn 154 152 155 18 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 143 [ _31 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":730:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 155 154 156 18 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":730:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 163)
(note 156 155 157 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 157 156 159 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":732:9 -1
     (nil))
(insn 159 157 160 19 (set (reg:SI 145 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":732:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 160 159 162 19 (set (reg:SI 146 [ _34 ])
        (ior:SI (reg:SI 145 [ _33 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":732:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _33 ])
        (nil)))
(insn 162 160 163 19 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 146 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":732:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 220)
        (expr_list:REG_DEAD (reg:SI 146 [ _34 ])
            (nil))))
(code_label 163 162 164 20 158 (nil) [1 uses])
(note 164 163 166 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 166 164 165 20 NOTE_INSN_DELETED)
(debug_insn 165 166 167 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":736:7 -1
     (nil))
(insn 167 165 168 20 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 143 [ _31 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":736:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 168 167 169 20 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":736:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 176)
(note 169 168 170 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 170 169 171 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":738:9 -1
     (nil))
(insn 171 170 172 21 (set (reg/f:SI 232)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":738:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 172 171 173 21 (set (reg:SI 148 [ _36 ])
        (mem/v:SI (plus:SI (reg/f:SI 232)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":738:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 172 175 21 (set (reg:SI 149 [ _37 ])
        (ior:SI (reg:SI 148 [ _36 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":738:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _36 ])
        (nil)))
(insn 175 173 176 21 (set (mem/v:SI (plus:SI (reg/f:SI 232)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 149 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":738:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 232)
        (expr_list:REG_DEAD (reg:SI 149 [ _37 ])
            (nil))))
(code_label 176 175 177 22 159 (nil) [1 uses])
(note 177 176 179 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 179 177 178 22 NOTE_INSN_DELETED)
(debug_insn 178 179 180 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":742:7 -1
     (nil))
(insn 180 178 181 22 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 143 [ _31 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":742:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 181 180 182 22 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 189)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":742:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 189)
(note 182 181 183 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 183 182 184 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":744:9 -1
     (nil))
(insn 184 183 185 23 (set (reg/f:SI 235)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":744:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 185 184 186 23 (set (reg:SI 151 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 235)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":744:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 185 188 23 (set (reg:SI 152 [ _40 ])
        (ior:SI (reg:SI 151 [ _39 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":744:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _39 ])
        (nil)))
(insn 188 186 189 23 (set (mem/v:SI (plus:SI (reg/f:SI 235)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 152 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":744:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (expr_list:REG_DEAD (reg:SI 152 [ _40 ])
            (nil))))
(code_label 189 188 190 24 160 (nil) [1 uses])
(note 190 189 193 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 193 190 191 24 NOTE_INSN_DELETED)
(debug_insn 191 193 194 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":747:7 -1
     (nil))
(insn 194 191 195 24 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 143 [ _31 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":747:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(jump_insn 195 194 196 24 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 192)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":747:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 192)
(note 196 195 197 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 197 196 198 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":749:9 -1
     (nil))
(insn 198 197 5 25 (set (reg/f:SI 238)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":749:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 5 198 199 25 (set (reg/v:SI 198 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 5 200 25 (set (reg:SI 154 [ _42 ])
        (mem/v:SI (plus:SI (reg/f:SI 238)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":749:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 199 202 25 (set (reg:SI 155 [ _43 ])
        (ior:SI (reg:SI 154 [ _42 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":749:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ _42 ])
        (nil)))
(insn 202 200 474 25 (set (mem/v:SI (plus:SI (reg/f:SI 238)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 155 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":749:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 238)
        (expr_list:REG_DEAD (reg:SI 155 [ _43 ])
            (nil))))
(jump_insn 474 202 475 25 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 475 474 205)
(code_label 205 475 206 26 148 (nil) [1 uses])
(note 206 205 233 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 233 206 207 26 NOTE_INSN_DELETED)
(debug_insn 207 233 208 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":756:7 -1
     (nil))
(insn 208 207 209 26 (set (reg/f:SI 240)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":756:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 209 208 210 26 (set (reg:SI 156 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":756:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 209 212 26 (set (reg:SI 157 [ _45 ])
        (and:SI (reg:SI 156 [ _44 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":756:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ _44 ])
        (nil)))
(insn 212 210 213 26 (set (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 157 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":756:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157 [ _45 ])
        (nil)))
(debug_insn 213 212 215 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":757:7 -1
     (nil))
(insn 215 213 216 26 (set (reg:SI 158 [ _46 ])
        (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":757:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 215 218 26 (set (reg:SI 159 [ _47 ])
        (and:SI (reg:SI 158 [ _46 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":757:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _46 ])
        (nil)))
(insn 218 216 219 26 (set (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 159 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":757:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159 [ _47 ])
        (nil)))
(debug_insn 219 218 221 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":758:7 -1
     (nil))
(insn 221 219 222 26 (set (reg:SI 160 [ _48 ])
        (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 221 224 26 (set (reg:SI 161 [ _49 ])
        (and:SI (reg:SI 160 [ _48 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":758:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ _48 ])
        (nil)))
(insn 224 222 225 26 (set (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 161 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161 [ _49 ])
        (nil)))
(debug_insn 225 224 227 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":759:7 -1
     (nil))
(insn 227 225 228 26 (set (reg:SI 162 [ _50 ])
        (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":759:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 228 227 230 26 (set (reg:SI 163 [ _51 ])
        (and:SI (reg:SI 162 [ _50 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":759:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ _50 ])
        (nil)))
(insn 230 228 231 26 (set (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 163 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":759:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _51 ])
        (nil)))
(debug_insn 231 230 232 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":762:7 -1
     (nil))
(insn 232 231 234 26 (set (reg:SI 164 [ _52 ])
        (mem:SI (plus:SI (reg/v/f:SI 199 [ sConfigPVM ])
                (const_int 4 [0x4])) [1 sConfigPVM_101(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":762:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 199 [ sConfigPVM ])
        (nil)))
(insn 234 232 235 26 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 164 [ _52 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":762:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 235 234 236 26 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 243)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":762:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 243)
(note 236 235 237 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 237 236 239 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":764:9 -1
     (nil))
(insn 239 237 240 27 (set (reg:SI 166 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":764:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 240 239 242 27 (set (reg:SI 167 [ _55 ])
        (ior:SI (reg:SI 166 [ _54 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":764:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ _54 ])
        (nil)))
(insn 242 240 243 27 (set (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 167 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":764:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (expr_list:REG_DEAD (reg:SI 167 [ _55 ])
            (nil))))
(code_label 243 242 244 28 162 (nil) [1 uses])
(note 244 243 246 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 246 244 245 28 NOTE_INSN_DELETED)
(debug_insn 245 246 247 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":768:7 -1
     (nil))
(insn 247 245 248 28 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 164 [ _52 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":768:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 248 247 249 28 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 256)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":768:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 256)
(note 249 248 250 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 250 249 251 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":770:9 -1
     (nil))
(insn 251 250 252 29 (set (reg/f:SI 252)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":770:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 252 251 253 29 (set (reg:SI 169 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 252)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":770:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 253 252 255 29 (set (reg:SI 170 [ _58 ])
        (ior:SI (reg:SI 169 [ _57 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":770:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ _57 ])
        (nil)))
(insn 255 253 256 29 (set (mem/v:SI (plus:SI (reg/f:SI 252)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 170 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":770:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_DEAD (reg:SI 170 [ _58 ])
            (nil))))
(code_label 256 255 257 30 163 (nil) [1 uses])
(note 257 256 259 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 259 257 258 30 NOTE_INSN_DELETED)
(debug_insn 258 259 260 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":774:7 -1
     (nil))
(insn 260 258 261 30 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 164 [ _52 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":774:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 261 260 262 30 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 269)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":774:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 269)
(note 262 261 263 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 263 262 264 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":776:9 -1
     (nil))
(insn 264 263 265 31 (set (reg/f:SI 255)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":776:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 265 264 266 31 (set (reg:SI 172 [ _60 ])
        (mem/v:SI (plus:SI (reg/f:SI 255)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":776:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 265 268 31 (set (reg:SI 173 [ _61 ])
        (ior:SI (reg:SI 172 [ _60 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":776:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ _60 ])
        (nil)))
(insn 268 266 269 31 (set (mem/v:SI (plus:SI (reg/f:SI 255)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 173 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":776:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 255)
        (expr_list:REG_DEAD (reg:SI 173 [ _61 ])
            (nil))))
(code_label 269 268 270 32 164 (nil) [1 uses])
(note 270 269 272 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 272 270 271 32 NOTE_INSN_DELETED)
(debug_insn 271 272 273 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":779:7 -1
     (nil))
(insn 273 271 274 32 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 164 [ _52 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":779:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 164 [ _52 ])
        (nil)))
(jump_insn 274 273 275 32 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 192)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":779:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 192)
(note 275 274 276 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 276 275 277 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":781:9 -1
     (nil))
(insn 277 276 6 33 (set (reg/f:SI 258)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":781:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 6 277 278 33 (set (reg/v:SI 198 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 278 6 279 33 (set (reg:SI 175 [ _63 ])
        (mem/v:SI (plus:SI (reg/f:SI 258)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":781:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 279 278 281 33 (set (reg:SI 176 [ _64 ])
        (ior:SI (reg:SI 175 [ _63 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":781:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ _63 ])
        (nil)))
(insn 281 279 476 33 (set (mem/v:SI (plus:SI (reg/f:SI 258)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 176 [ _64 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":781:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 258)
        (expr_list:REG_DEAD (reg:SI 176 [ _64 ])
            (nil))))
(jump_insn 476 281 477 33 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 477 476 284)
(code_label 284 477 285 34 153 (nil) [1 uses])
(note 285 284 312 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 312 285 286 34 NOTE_INSN_DELETED)
(debug_insn 286 312 287 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":787:7 -1
     (nil))
(insn 287 286 288 34 (set (reg/f:SI 260)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":787:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 288 287 289 34 (set (reg:SI 177 [ _65 ])
        (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":787:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 289 288 291 34 (set (reg:SI 178 [ _66 ])
        (and:SI (reg:SI 177 [ _65 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":787:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177 [ _65 ])
        (nil)))
(insn 291 289 292 34 (set (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 178 [ _66 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":787:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 178 [ _66 ])
        (nil)))
(debug_insn 292 291 294 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":788:7 -1
     (nil))
(insn 294 292 295 34 (set (reg:SI 179 [ _67 ])
        (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":788:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 295 294 297 34 (set (reg:SI 180 [ _68 ])
        (and:SI (reg:SI 179 [ _67 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":788:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 179 [ _67 ])
        (nil)))
(insn 297 295 298 34 (set (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 180 [ _68 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":788:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180 [ _68 ])
        (nil)))
(debug_insn 298 297 300 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":789:7 -1
     (nil))
(insn 300 298 301 34 (set (reg:SI 181 [ _69 ])
        (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":789:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 301 300 303 34 (set (reg:SI 182 [ _70 ])
        (and:SI (reg:SI 181 [ _69 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":789:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ _69 ])
        (nil)))
(insn 303 301 304 34 (set (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 182 [ _70 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":789:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 182 [ _70 ])
        (nil)))
(debug_insn 304 303 306 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":790:7 -1
     (nil))
(insn 306 304 307 34 (set (reg:SI 183 [ _71 ])
        (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":790:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 307 306 309 34 (set (reg:SI 184 [ _72 ])
        (and:SI (reg:SI 183 [ _71 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":790:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ _71 ])
        (nil)))
(insn 309 307 310 34 (set (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 184 [ _72 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":790:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 184 [ _72 ])
        (nil)))
(debug_insn 310 309 311 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":793:7 -1
     (nil))
(insn 311 310 313 34 (set (reg:SI 185 [ _73 ])
        (mem:SI (plus:SI (reg/v/f:SI 199 [ sConfigPVM ])
                (const_int 4 [0x4])) [1 sConfigPVM_101(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":793:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 199 [ sConfigPVM ])
        (nil)))
(insn 313 311 314 34 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 185 [ _73 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":793:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 314 313 315 34 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 322)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":793:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 322)
(note 315 314 316 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 316 315 318 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":795:9 -1
     (nil))
(insn 318 316 319 35 (set (reg:SI 187 [ _75 ])
        (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":795:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 319 318 321 35 (set (reg:SI 188 [ _76 ])
        (ior:SI (reg:SI 187 [ _75 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":795:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ _75 ])
        (nil)))
(insn 321 319 322 35 (set (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 188 [ _76 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":795:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 260)
        (expr_list:REG_DEAD (reg:SI 188 [ _76 ])
            (nil))))
(code_label 322 321 323 36 165 (nil) [1 uses])
(note 323 322 325 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 325 323 324 36 NOTE_INSN_DELETED)
(debug_insn 324 325 326 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":799:7 -1
     (nil))
(insn 326 324 327 36 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 185 [ _73 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":799:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 327 326 328 36 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 335)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":799:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 335)
(note 328 327 329 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 329 328 330 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":801:9 -1
     (nil))
(insn 330 329 331 37 (set (reg/f:SI 272)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":801:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 331 330 332 37 (set (reg:SI 190 [ _78 ])
        (mem/v:SI (plus:SI (reg/f:SI 272)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":801:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 332 331 334 37 (set (reg:SI 191 [ _79 ])
        (ior:SI (reg:SI 190 [ _78 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":801:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ _78 ])
        (nil)))
(insn 334 332 335 37 (set (mem/v:SI (plus:SI (reg/f:SI 272)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 191 [ _79 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":801:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 272)
        (expr_list:REG_DEAD (reg:SI 191 [ _79 ])
            (nil))))
(code_label 335 334 336 38 166 (nil) [1 uses])
(note 336 335 338 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(note 338 336 337 38 NOTE_INSN_DELETED)
(debug_insn 337 338 339 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":805:7 -1
     (nil))
(insn 339 337 340 38 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 185 [ _73 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":805:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 340 339 341 38 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 348)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":805:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 348)
(note 341 340 342 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 342 341 343 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":807:9 -1
     (nil))
(insn 343 342 344 39 (set (reg/f:SI 275)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":807:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 344 343 345 39 (set (reg:SI 193 [ _81 ])
        (mem/v:SI (plus:SI (reg/f:SI 275)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":807:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 345 344 347 39 (set (reg:SI 194 [ _82 ])
        (ior:SI (reg:SI 193 [ _81 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":807:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ _81 ])
        (nil)))
(insn 347 345 348 39 (set (mem/v:SI (plus:SI (reg/f:SI 275)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 194 [ _82 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":807:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 275)
        (expr_list:REG_DEAD (reg:SI 194 [ _82 ])
            (nil))))
(code_label 348 347 349 40 167 (nil) [1 uses])
(note 349 348 351 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(note 351 349 350 40 NOTE_INSN_DELETED)
(debug_insn 350 351 352 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":810:7 -1
     (nil))
(insn 352 350 353 40 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 185 [ _73 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":810:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 185 [ _73 ])
        (nil)))
(jump_insn 353 352 354 40 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 192)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":810:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 192)
(note 354 353 355 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 355 354 356 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":812:9 -1
     (nil))
(insn 356 355 7 41 (set (reg/f:SI 278)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":812:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 7 356 357 41 (set (reg/v:SI 198 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 357 7 358 41 (set (reg:SI 196 [ _84 ])
        (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":812:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 358 357 360 41 (set (reg:SI 197 [ _85 ])
        (ior:SI (reg:SI 196 [ _84 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":812:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ _84 ])
        (nil)))
(insn 360 358 361 41 (set (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 197 [ _85 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":812:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 278)
        (expr_list:REG_DEAD (reg:SI 197 [ _85 ])
            (nil))))
(code_label 361 360 362 42 152 (nil) [6 uses])
(note 362 361 363 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 363 362 364 42 (var_location:QI status (subreg:QI (reg/v:SI 198 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 364 363 369 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":821:3 -1
     (nil))
(insn 369 364 370 42 (set (reg/i:SI 0 r0)
        (reg/v:SI 198 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":822:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 198 [ <retval> ])
        (nil)))
(insn 370 369 494 42 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":822:1 -1
     (nil))
(note 494 370 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableLowPowerRunMode (HAL_PWREx_EnableLowPowerRunMode, funcdef_no=352, decl_uid=8941, cgraph_uid=356, symbol_order=355)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnableLowPowerRunMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":838:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":838:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":838:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":838:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":838:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableLowPowerRunMode (HAL_PWREx_DisableLowPowerRunMode, funcdef_no=353, decl_uid=8943, cgraph_uid=357, symbol_order=356)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 4, latch 5
;;  depth 1, outer 0
;;  nodes: 4 5
;; 2 succs { 3 6 }
;; 3 succs { 4 6 }
;; 4 succs { 5 6 }
;; 5 succs { 4 6 }
;; 6 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 125: def dominates all uses has unique first use
Reg 127: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 131: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 130 uninteresting
Reg 117: local to bb 4 def dominates all uses has unique first use
Reg 137 uninteresting
Reg 119 uninteresting
Found def insn 10 for 113 to be not moveable
Found def insn 41 for 117 to be not moveable
Found def insn 27 for 122 to be not moveable
Reg 125 not local to one basic block
Ignoring reg 127 with equiv init insn
Ignoring reg 131 with equiv init insn
Ignoring reg 132 with equiv init insn
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;;
;; Loop 1
;;  header 4, latch 5
;;  depth 1, outer 0
;;  nodes: 4 5
;; 2 succs { 3 6 }
;; 3 succs { 4 6 }
;; 4 succs { 5 6 }
;; 5 succs { 4 6 }
;; 6 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 9 (nil))
init_insns for 127: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 17 (nil))
init_insns for 132: (insn_list:REG_DEP_TRUE 20 (nil))
init_insns for 137: (insn_list:REG_DEP_TRUE 52 (nil))

Pass 1 for finding pseudo/allocno costs

    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a14 (r125,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r119,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a1(r137,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a2(r121,l0) costs: LO_REGS:0,0 HI_REGS:202,1888 CALLER_SAVE_REGS:202,1888 EVEN_REG:202,1888 GENERAL_REGS:202,1888 VFP_D0_D7_REGS:3120,42555 VFP_LO_REGS:3120,42555 ALL_REGS:3120,42555 MEM:2080,28370
  a3(r125,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:6420,19815 VFP_LO_REGS:6420,19815 ALL_REGS:6420,19815 MEM:4280,13210
  a4(r122,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a5(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a6(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a7(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a8(r131,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a9(r129,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a10(r127,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a11(r114,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a12(r113,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a13(r121,l1) costs: LO_REGS:0,0 HI_REGS:1686,1686 CALLER_SAVE_REGS:1686,1686 EVEN_REG:1686,1686 GENERAL_REGS:1686,1686 VFP_D0_D7_REGS:39435,39435 VFP_LO_REGS:39435,39435 ALL_REGS:39435,39435 MEM:26290,26290
  a14(r125,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:13395,13395 VFP_LO_REGS:13395,13395 ALL_REGS:13395,13395 MEM:8930,8930
  a15(r117,l1) costs: LO_REGS:0,0 HI_REGS:1786,1786 CALLER_SAVE_REGS:1786,1786 EVEN_REG:1786,1786 GENERAL_REGS:1786,1786 VFP_D0_D7_REGS:26790,26790 VFP_LO_REGS:26790,26790 ALL_REGS:26790,26790 MEM:17860,17860

   Insn 65(l0): point = 0
   Insn 64(l0): point = 2
   Insn 85(l0): point = 4
   Insn 53(l0): point = 6
   Insn 52(l0): point = 8
   Insn 33(l0): point = 11
   Insn 30(l0): point = 14
   Insn 29(l0): point = 16
   Insn 21(l0): point = 18
   Insn 19(l0): point = 20
   Insn 18(l0): point = 22
   Insn 27(l0): point = 24
   Insn 20(l0): point = 26
   Insn 16(l0): point = 28
   Insn 13(l0): point = 30
   Insn 11(l0): point = 32
   Insn 17(l0): point = 34
   Insn 10(l0): point = 36
   Insn 15(l0): point = 38
   Insn 9(l0): point = 40
   Insn 44(l1): point = 43
   Insn 43(l1): point = 45
   Insn 37(l1): point = 47
   Insn 41(l1): point = 49
   Insn 48(l1): point = 52
 a0(r119): [5..6]
 a1(r137): [7..8]
 a2(r121): [11..18]
 a3(r125): [11..40]
 a4(r122): [17..24]
 a5(r128): [19..20]
 a6(r132): [19..26]
 a7(r130): [21..22]
 a8(r131): [23..34]
 a9(r129): [23..28]
 a10(r127): [29..38]
 a11(r114): [31..32]
 a12(r113): [33..36]
 a13(r121): [43..54]
 a14(r125): [43..54]
 a15(r117): [46..49]
      Moving ranges of a14r125 to a3r125:  [43..54]
      Moving ranges of a13r121 to a2r121:  [43..54]
 Rebuilding regno allocno list for 117
Compressing live ranges: from 55 to 18 - 32%
Ranges after the compression:
 a0(r119): [0..1]
 a1(r137): [2..3]
 a2(r121): [16..17] [4..5]
 a3(r125): [4..17]
 a4(r122): [4..11]
 a5(r128): [6..7]
 a6(r132): [6..11]
 a7(r130): [8..9]
 a8(r131): [10..15]
 a9(r129): [10..11]
 a10(r127): [12..15]
 a11(r114): [12..13]
 a12(r113): [14..15]
 a15(r117): [16..17]
+++Allocating 96 bytes for conflict table (uncompressed size 128)
;; a0(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r137,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r121,l0) conflicts: a4(r122,l0) a3(r125,l0) a15(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r125,l0) conflicts: a4(r122,l0) a2(r121,l0) a5(r128,l0) a6(r132,l0) a7(r130,l0) a9(r129,l0) a8(r131,l0) a11(r114,l0) a10(r127,l0) a12(r113,l0) a15(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r122,l0) conflicts: a2(r121,l0) a3(r125,l0) a5(r128,l0) a6(r132,l0) a7(r130,l0) a9(r129,l0) a8(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r128,l0) conflicts: a4(r122,l0) a3(r125,l0) a6(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r132,l0) conflicts: a4(r122,l0) a3(r125,l0) a5(r128,l0) a7(r130,l0) a9(r129,l0) a8(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r130,l0) conflicts: a4(r122,l0) a3(r125,l0) a6(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r131,l0) conflicts: a4(r122,l0) a3(r125,l0) a6(r132,l0) a9(r129,l0) a11(r114,l0) a10(r127,l0) a12(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r129,l0) conflicts: a4(r122,l0) a3(r125,l0) a6(r132,l0) a8(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r127,l0) conflicts: a3(r125,l0) a8(r131,l0) a11(r114,l0) a12(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r114,l0) conflicts: a3(r125,l0) a8(r131,l0) a10(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r113,l0) conflicts: a3(r125,l0) a8(r131,l0) a10(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r117,l0) conflicts: a2(r121,l0) a3(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a11(r114)<->a12(r113)@13:shuffle
  cp1:a7(r130)<->a9(r129)@13:shuffle
  cp2:a7(r130)<->a8(r131)@13:shuffle
  cp3:a5(r128)<->a7(r130)@13:shuffle
  cp4:a2(r121)<->a5(r128)@13:shuffle
  cp5:a2(r121)<->a6(r132)@13:shuffle
  regions=2, blocks=7, points=18
    allocnos=16 (big 0), copies=6, conflicts=0, ranges=15

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 6 5 4 3 2
    all: 0r119 1r137 2r121 3r125 4r122 5r128 6r132 7r130 8r131 9r129 10r127 11r114 12r113 15r117
    modified regnos: 113 114 117 119 121 122 125 127 128 129 130 131 132 137
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@165960
      Allocno a0r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a11r114-a12r113 (freq=13):
        Result (freq=428): a11r114(214) a12r113(214)
      Forming thread by copy 1:a7r130-a9r129 (freq=13):
        Result (freq=428): a7r130(214) a9r129(214)
      Forming thread by copy 3:a5r128-a7r130 (freq=13):
        Result (freq=642): a5r128(214) a7r130(214) a9r129(214)
      Forming thread by copy 4:a2r121-a5r128 (freq=13):
        Result (freq=3479): a2r121(2837) a5r128(214) a7r130(214) a9r129(214)
      Pushing a10(r127,l0)(cost 0)
      Pushing a8(r131,l0)(cost 0)
      Pushing a6(r132,l0)(cost 0)
      Pushing a4(r122,l0)(cost 0)
      Pushing a1(r137,l0)(cost 0)
      Pushing a0(r119,l0)(cost 0)
      Pushing a12(r113,l0)(cost 0)
      Pushing a11(r114,l0)(cost 0)
      Pushing a3(r125,l0)(cost 0)
      Pushing a15(r117,l0)(cost 0)
      Pushing a9(r129,l0)(cost 0)
      Pushing a7(r130,l0)(cost 0)
      Pushing a5(r128,l0)(cost 0)
      Pushing a2(r121,l0)(cost 0)
      Popping a2(r121,l0)  -- assign reg 3
      Popping a5(r128,l0)  -- assign reg 3
      Popping a7(r130,l0)  -- assign reg 3
      Popping a9(r129,l0)  -- assign reg 3
      Popping a15(r117,l0)  -- assign reg 2
      Popping a3(r125,l0)  -- assign reg 1
      Popping a11(r114,l0)  -- assign reg 2
      Popping a12(r113,l0)  -- assign reg 2
      Popping a0(r119,l0)  -- assign reg 3
      Popping a1(r137,l0)  -- assign reg 3
      Popping a4(r122,l0)  -- assign reg 2
      Popping a6(r132,l0)  -- assign reg 0
      Popping a8(r131,l0)  -- assign reg 4
      Popping a10(r127,l0)  -- assign reg 3
Disposition:
   12:r113 l0     2   11:r114 l0     2   15:r117 l0     2    0:r119 l0     3
    2:r121 l0     3    4:r122 l0     2    3:r125 l0     1   10:r127 l0     3
    5:r128 l0     3    9:r129 l0     3    7:r130 l0     3    8:r131 l0     4
    6:r132 l0     0    1:r137 l0     3
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisableLowPowerRunMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,3u} r102={1d,6u} r103={1d,5u} r113={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} r121={2d,7u} r122={1d,1u} r125={1d,4u} r127={1d,1u} r128={1d,1u,1e} r129={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r137={1d,1u} 
;;    total ref usage 99{46d,51u,2e} in 37{37 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 28 2 NOTE_INSN_FUNCTION_BEG)
(note 28 2 7 2 NOTE_INSN_DELETED)
(debug_insn 7 28 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":852:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":855:3 -1
     (nil))
(insn 9 8 15 2 (set (reg/f:SI 125)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":855:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 15 9 10 2 (set (reg/f:SI 127)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:67 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>)
        (nil)))
(insn 10 15 17 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 125) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":855:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 10 11 2 (set (reg:SI 131)
        (const_int 1125899907 [0x431bde83])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:67 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1125899907 [0x431bde83])
        (nil)))
(insn 11 17 13 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":855:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 11 14 2 (set (mem/v:SI (reg/f:SI 125) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":855:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:3 -1
     (nil))
(insn 16 14 20 2 (set (reg:SI 129 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 127) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:67 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
            (nil))))
(insn 20 16 27 2 (set (reg:SI 132)
        (const_int 50 [0x32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 50 [0x32])
        (nil)))
(insn 27 20 18 2 (set (reg:SI 122 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 27 19 2 (parallel [
            (set (reg:SI 130)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 129 [ SystemCoreClock ]))
                            (zero_extend:DI (reg:SI 131)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:67 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg:SI 129 [ SystemCoreClock ])
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 129 [ SystemCoreClock ]))
                            (const_int 1125899907 [0x431bde83]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 19 18 21 2 (set (reg:SI 128)
        (lshiftrt:SI (reg:SI 130)
            (const_int 18 [0x12]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:67 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 21 19 22 2 (set (reg/v:SI 121 [ wait_loop_index ])
        (mult:SI (reg:SI 132)
            (reg:SI 128))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:19 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_DEAD (reg:SI 128)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 128)
                    (const_int 50 [0x32]))
                (nil)))))
(debug_insn 22 21 23 2 (var_location:SI wait_loop_index (reg/v:SI 121 [ wait_loop_index ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:19 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:3 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI wait_loop_index (reg/v:SI 121 [ wait_loop_index ])) -1
     (nil))
(debug_insn 25 24 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 -1
     (nil))
(insn 29 25 30 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _16 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 122 [ _16 ])
        (nil)))
(jump_insn 30 29 31 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 49)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 49)
(note 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 32 31 33 3 NOTE_INSN_DELETED)
(jump_insn 33 32 46 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 121 [ wait_loop_index ])
                        (const_int 0 [0]))
                    (label_ref:SI 49)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:53 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 49)
(code_label 46 33 34 4 225 (nil) [1 uses])
(note 34 46 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 42 34 35 4 NOTE_INSN_DELETED)
(debug_insn 35 42 36 4 (var_location:SI wait_loop_index (reg/v:SI 121 [ wait_loop_index ])) -1
     (nil))
(debug_insn 36 35 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":861:5 -1
     (nil))
(insn 41 36 37 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 41 38 4 (set (reg/v:SI 121 [ wait_loop_index ])
        (plus:SI (reg/v:SI 121 [ wait_loop_index ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":861:20 7 {*arm_addsi3}
     (nil))
(debug_insn 38 37 39 4 (var_location:SI wait_loop_index (reg/v:SI 121 [ wait_loop_index ])) -1
     (nil))
(debug_insn 39 38 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 -1
     (nil))
(insn 43 39 44 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _5 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 49)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 49)
(note 45 44 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 47 45 48 5 NOTE_INSN_DELETED)
(jump_insn 48 47 49 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 121 [ wait_loop_index ])
                        (const_int 0 [0]))
                    (label_ref:SI 46)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:53 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 46)
(code_label 49 48 50 6 224 (nil) [3 uses])
(note 50 49 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 54 50 86 6 NOTE_INSN_DELETED)
(note 86 54 51 6 NOTE_INSN_DELETED)
(debug_insn 51 86 52 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":863:3 -1
     (nil))
(insn 52 51 53 6 (set (reg/f:SI 137)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":863:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 53 52 85 6 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 137)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":863:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 137)
        (nil)))
(insn 85 53 64 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 119 [ _7 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":865:12 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 64 85 65 6 (set (reg/i:SI 0 r0)
        (if_then_else:SI (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (const_int 3 [0x3])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":869:1 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil)))
(insn 65 64 100 6 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":869:1 -1
     (nil))
(note 100 65 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnterSTOP0Mode (HAL_PWREx_EnterSTOP0Mode, funcdef_no=354, decl_uid=8945, cgraph_uid=358, symbol_order=357)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 126: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 124 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Found def insn 9 for 113 to be not moveable
Ignoring reg 120 with equiv init insn
Ignoring reg 122 with equiv init insn
Found def insn 45 for 126 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 120: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 122: (insn_list:REG_DEP_TRUE 14 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 38 (nil))

Pass 1 for finding pseudo/allocno costs

    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r124,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r126,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a4(r122,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a5(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r120,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a8(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 42(l0): point = 0
   Insn 40(l0): point = 2
   Insn 39(l0): point = 4
   Insn 38(l0): point = 6
   Insn 34(l0): point = 9
   Insn 32(l0): point = 11
   Insn 30(l0): point = 13
   Insn 46(l0): point = 16
   Insn 24(l0): point = 18
   Insn 21(l0): point = 21
   Insn 20(l0): point = 23
   Insn 18(l0): point = 25
   Insn 16(l0): point = 27
   Insn 15(l0): point = 29
   Insn 12(l0): point = 31
   Insn 10(l0): point = 33
   Insn 45(l0): point = 35
   Insn 9(l0): point = 37
   Insn 14(l0): point = 39
   Insn 8(l0): point = 41
 a0(r124): [1..6]
 a1(r118): [1..2]
 a2(r117): [3..4]
 a3(r126): [24..35]
 a4(r122): [26..39]
 a5(r116): [26..27]
 a6(r115): [28..29]
 a7(r120): [32..41]
 a8(r114): [32..33]
 a9(r113): [34..37]
Compressing live ranges: from 44 to 12 - 27%
Ranges after the compression:
 a0(r124): [0..3]
 a1(r118): [0..1]
 a2(r117): [2..3]
 a3(r126): [4..11]
 a4(r122): [4..11]
 a5(r116): [4..5]
 a6(r115): [6..7]
 a7(r120): [8..11]
 a8(r114): [8..9]
 a9(r113): [10..11]
+++Allocating 80 bytes for conflict table (uncompressed size 80)
;; a0(r124,l0) conflicts: a1(r118,l0) a2(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r118,l0) conflicts: a0(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r117,l0) conflicts: a0(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r126,l0) conflicts: a5(r116,l0) a4(r122,l0) a6(r115,l0) a8(r114,l0) a7(r120,l0) a9(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r122,l0) conflicts: a5(r116,l0) a3(r126,l0) a6(r115,l0) a8(r114,l0) a7(r120,l0) a9(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a5(r116,l0) conflicts: a3(r126,l0) a4(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r115,l0) conflicts: a3(r126,l0) a4(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r120,l0) conflicts: a3(r126,l0) a4(r122,l0) a8(r114,l0) a9(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a8(r114,l0) conflicts: a3(r126,l0) a4(r122,l0) a7(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r113,l0) conflicts: a3(r126,l0) a4(r122,l0) a7(r120,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a1(r118)<->a2(r117)@125:shuffle
  cp1:a8(r114)<->a9(r113)@125:shuffle
  cp2:a5(r116)<->a6(r115)@125:shuffle
  pref0:a3(r126)<-hr0@2000
  regions=1, blocks=6, points=12
    allocnos=10 (big 0), copies=3, conflicts=0, ranges=10

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r124 1r118 2r117 3r126 4r122 5r116 6r115 7r120 8r114 9r113
    modified regnos: 113 114 115 116 117 118 120 122 124 126
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@376000
          2:( 1-12 14)@160000
      Allocno a0r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r126 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a4r122 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a5r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r120 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a8r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Forming thread by copy 0:a1r118-a2r117 (freq=125):
        Result (freq=4000): a1r118(2000) a2r117(2000)
      Forming thread by copy 1:a8r114-a9r113 (freq=125):
        Result (freq=4000): a8r114(2000) a9r113(2000)
      Forming thread by copy 2:a5r116-a6r115 (freq=125):
        Result (freq=4000): a5r116(2000) a6r115(2000)
      Pushing a3(r126,l0)(cost 0)
      Pushing a7(r120,l0)(cost 0)
      Pushing a4(r122,l0)(cost 0)
      Pushing a0(r124,l0)(cost 0)
      Pushing a8(r114,l0)(cost 0)
      Pushing a9(r113,l0)(cost 0)
      Pushing a6(r115,l0)(cost 0)
      Pushing a5(r116,l0)(cost 0)
      Pushing a2(r117,l0)(cost 0)
      Pushing a1(r118,l0)(cost 0)
      Popping a1(r118,l0)  -- assign reg 3
      Popping a2(r117,l0)  -- assign reg 3
      Popping a5(r116,l0)  -- assign reg 3
      Popping a6(r115,l0)  -- assign reg 3
      Popping a9(r113,l0)  -- assign reg 3
      Popping a8(r114,l0)  -- assign reg 3
      Popping a0(r124,l0)  -- assign reg 2
      Popping a4(r122,l0)  -- assign reg 2
      Popping a7(r120,l0)  -- assign reg 1
      Popping a3(r126,l0)  -- assign reg 0
Disposition:
    9:r113 l0     3    8:r114 l0     3    6:r115 l0     3    5:r116 l0     3
    2:r117 l0     3    1:r118 l0     3    7:r120 l0     1    4:r122 l0     2
    0:r124 l0     2    3:r126 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnterSTOP0Mode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,2u} r122={1d,2u} r124={1d,2u} r126={1d,1u} 
;;    total ref usage 70{36d,34u,0e} in 29{29 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":897:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":900:3 -1
     (nil))
(insn 8 7 14 2 (set (reg/f:SI 120)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":900:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 14 8 9 2 (set (reg/f:SI 122)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":903:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 9 14 45 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 120) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":900:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 9 10 2 (set (reg:SI 126)
        (reg:SI 0 r0 [ STOPEntry ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":895:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ STOPEntry ])
        (nil)))
(insn 10 45 12 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":900:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 10 13 2 (set (mem/v:SI (reg/f:SI 120) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":900:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":903:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":903:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 18 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":903:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 18 16 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":903:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":906:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":906:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":906:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 27)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":909:5 -1
     (nil))
(insn 24 23 46 3 (parallel [
            (asm_input/v ("wfi") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:909)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":909:5 -1
     (nil))
(jump_insn 46 24 47 3 (set (pc)
        (label_ref 35)) 284 {*arm_jump}
     (nil)
 -> 35)
(barrier 47 46 27)
(code_label 27 47 28 4 243 (nil) [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":914:5 -1
     (nil))
(insn 30 29 31 4 (parallel [
            (asm_input/v ("sev") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:914)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":914:5 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":915:5 -1
     (nil))
(insn 32 31 33 4 (parallel [
            (asm_input/v ("wfe") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:915)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":915:5 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":916:5 -1
     (nil))
(insn 34 33 35 4 (parallel [
            (asm_input/v ("wfe") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:916)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":916:5 -1
     (nil))
(code_label 35 34 36 5 244 (nil) [1 uses])
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":920:3 -1
     (nil))
(insn 38 37 39 5 (set (reg/f:SI 124)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":920:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 39 38 40 5 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":920:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 42 5 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":920:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 42 40 51 5 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":920:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(note 51 42 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnterSTOP1Mode (HAL_PWREx_EnterSTOP1Mode, funcdef_no=355, decl_uid=8947, cgraph_uid=359, symbol_order=358)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 124: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 128: local to bb 2 def dominates all uses has unique first use
Reg 122 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 126 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Found def insn 9 for 113 to be not moveable
Ignoring reg 121 with equiv init insn
Ignoring reg 124 with equiv init insn
Found def insn 46 for 128 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 121: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 39 (nil))

Pass 1 for finding pseudo/allocno costs

    r128: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r126,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r128,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a4(r124,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a5(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a8(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a10(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 43(l0): point = 0
   Insn 41(l0): point = 2
   Insn 40(l0): point = 4
   Insn 39(l0): point = 6
   Insn 35(l0): point = 9
   Insn 33(l0): point = 11
   Insn 31(l0): point = 13
   Insn 47(l0): point = 16
   Insn 25(l0): point = 18
   Insn 22(l0): point = 21
   Insn 21(l0): point = 23
   Insn 19(l0): point = 25
   Insn 17(l0): point = 27
   Insn 16(l0): point = 29
   Insn 13(l0): point = 31
   Insn 11(l0): point = 33
   Insn 10(l0): point = 35
   Insn 46(l0): point = 37
   Insn 9(l0): point = 39
   Insn 15(l0): point = 41
   Insn 8(l0): point = 43
 a0(r126): [1..6]
 a1(r119): [1..2]
 a2(r118): [3..4]
 a3(r128): [24..37]
 a4(r124): [26..41]
 a5(r117): [26..27]
 a6(r116): [28..29]
 a7(r121): [32..43]
 a8(r115): [32..33]
 a9(r122): [34..35]
 a10(r113): [36..39]
Compressing live ranges: from 46 to 14 - 30%
Ranges after the compression:
 a0(r126): [0..3]
 a1(r119): [0..1]
 a2(r118): [2..3]
 a3(r128): [4..13]
 a4(r124): [4..13]
 a5(r117): [4..5]
 a6(r116): [6..7]
 a7(r121): [8..13]
 a8(r115): [8..9]
 a9(r122): [10..11]
 a10(r113): [12..13]
+++Allocating 88 bytes for conflict table (uncompressed size 88)
;; a0(r126,l0) conflicts: a1(r119,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r119,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r128,l0) conflicts: a5(r117,l0) a4(r124,l0) a6(r116,l0) a8(r115,l0) a7(r121,l0) a9(r122,l0) a10(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r124,l0) conflicts: a5(r117,l0) a3(r128,l0) a6(r116,l0) a8(r115,l0) a7(r121,l0) a9(r122,l0) a10(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a5(r117,l0) conflicts: a3(r128,l0) a4(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r116,l0) conflicts: a3(r128,l0) a4(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r121,l0) conflicts: a3(r128,l0) a4(r124,l0) a8(r115,l0) a9(r122,l0) a10(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a8(r115,l0) conflicts: a3(r128,l0) a4(r124,l0) a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r122,l0) conflicts: a3(r128,l0) a4(r124,l0) a7(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r113,l0) conflicts: a3(r128,l0) a4(r124,l0) a7(r121,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0


  cp0:a1(r119)<->a2(r118)@125:shuffle
  cp1:a9(r122)<->a10(r113)@125:shuffle
  cp2:a8(r115)<->a9(r122)@125:shuffle
  cp3:a5(r117)<->a6(r116)@125:shuffle
  pref0:a3(r128)<-hr0@2000
  regions=1, blocks=6, points=14
    allocnos=11 (big 0), copies=4, conflicts=0, ranges=11

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r126 1r119 2r118 3r128 4r124 5r117 6r116 7r121 8r115 9r122 10r113
    modified regnos: 113 115 116 117 118 119 121 122 124 126 128
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@416000
          2:( 1-12 14)@160000
      Allocno a0r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r128 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a4r124 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a5r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r121 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a8r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Forming thread by copy 0:a1r119-a2r118 (freq=125):
        Result (freq=4000): a1r119(2000) a2r118(2000)
      Forming thread by copy 1:a9r122-a10r113 (freq=125):
        Result (freq=4000): a9r122(2000) a10r113(2000)
      Forming thread by copy 2:a8r115-a9r122 (freq=125):
        Result (freq=6000): a8r115(2000) a9r122(2000) a10r113(2000)
      Forming thread by copy 3:a5r117-a6r116 (freq=125):
        Result (freq=4000): a5r117(2000) a6r116(2000)
      Pushing a3(r128,l0)(cost 0)
      Pushing a7(r121,l0)(cost 0)
      Pushing a4(r124,l0)(cost 0)
      Pushing a0(r126,l0)(cost 0)
      Pushing a6(r116,l0)(cost 0)
      Pushing a5(r117,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Pushing a1(r119,l0)(cost 0)
      Pushing a9(r122,l0)(cost 0)
      Pushing a8(r115,l0)(cost 0)
      Pushing a10(r113,l0)(cost 0)
      Popping a10(r113,l0)  -- assign reg 3
      Popping a8(r115,l0)  -- assign reg 3
      Popping a9(r122,l0)  -- assign reg 3
      Popping a1(r119,l0)  -- assign reg 3
      Popping a2(r118,l0)  -- assign reg 3
      Popping a5(r117,l0)  -- assign reg 3
      Popping a6(r116,l0)  -- assign reg 3
      Popping a0(r126,l0)  -- assign reg 2
      Popping a4(r124,l0)  -- assign reg 2
      Popping a7(r121,l0)  -- assign reg 1
      Popping a3(r128,l0)  -- assign reg 0
Disposition:
   10:r113 l0     3    8:r115 l0     3    6:r116 l0     3    5:r117 l0     3
    2:r118 l0     3    1:r119 l0     3    7:r121 l0     1    9:r122 l0     3
    4:r124 l0     2    0:r126 l0     2    3:r128 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnterSTOP1Mode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r124={1d,2u} r126={1d,2u} r128={1d,1u} 
;;    total ref usage 72{37d,35u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":948:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 -1
     (nil))
(insn 8 7 15 2 (set (reg/f:SI 121)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 15 8 9 2 (set (reg/f:SI 124)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":954:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 9 15 46 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 121) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 9 10 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ STOPEntry ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":946:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ STOPEntry ])
        (nil)))
(insn 10 46 11 2 (set (reg:SI 122)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 11 10 13 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 122)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 13 11 14 2 (set (mem/v:SI (reg/f:SI 121) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":954:3 -1
     (nil))
(insn 16 14 17 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":954:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 2 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":954:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 19 17 20 2 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":954:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":957:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":957:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":957:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 28)
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":960:5 -1
     (nil))
(insn 25 24 47 3 (parallel [
            (asm_input/v ("wfi") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:960)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":960:5 -1
     (nil))
(jump_insn 47 25 48 3 (set (pc)
        (label_ref 36)) 284 {*arm_jump}
     (nil)
 -> 36)
(barrier 48 47 28)
(code_label 28 48 29 4 249 (nil) [1 uses])
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":965:5 -1
     (nil))
(insn 31 30 32 4 (parallel [
            (asm_input/v ("sev") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:965)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":965:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":966:5 -1
     (nil))
(insn 33 32 34 4 (parallel [
            (asm_input/v ("wfe") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:966)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":966:5 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":967:5 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_input/v ("wfe") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:967)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":967:5 -1
     (nil))
(code_label 36 35 37 5 250 (nil) [1 uses])
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":971:3 -1
     (nil))
(insn 39 38 40 5 (set (reg/f:SI 126)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":971:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 40 39 41 5 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 126)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":971:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 5 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":971:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 43 41 52 5 (set (mem/v:SI (plus:SI (reg/f:SI 126)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":971:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(note 52 43 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnterSHUTDOWNMode (HAL_PWREx_EnterSHUTDOWNMode, funcdef_no=356, decl_uid=8949, cgraph_uid=360, symbol_order=359)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 119 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Ignoring reg 118 with equiv init insn
Ignoring reg 121 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 6 (nil))
init_insns for 121: (insn_list:REG_DEP_TRUE 13 (nil))

Pass 1 for finding pseudo/allocno costs

    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a4(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 19(l0): point = 0
   Insn 17(l0): point = 2
   Insn 15(l0): point = 4
   Insn 14(l0): point = 6
   Insn 11(l0): point = 8
   Insn 9(l0): point = 10
   Insn 8(l0): point = 12
   Insn 7(l0): point = 14
   Insn 13(l0): point = 16
   Insn 6(l0): point = 18
 a0(r121): [3..16]
 a1(r117): [3..4]
 a2(r116): [5..6]
 a3(r118): [9..18]
 a4(r115): [9..10]
 a5(r119): [11..12]
 a6(r113): [13..14]
Compressing live ranges: from 21 to 10 - 47%
Ranges after the compression:
 a0(r121): [0..9]
 a1(r117): [0..1]
 a2(r116): [2..3]
 a3(r118): [4..9]
 a4(r115): [4..5]
 a5(r119): [6..7]
 a6(r113): [8..9]
+++Allocating 56 bytes for conflict table (uncompressed size 56)
;; a0(r121,l0) conflicts: a1(r117,l0) a2(r116,l0) a4(r115,l0) a3(r118,l0) a5(r119,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r117,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r116,l0) conflicts: a0(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a0(r121,l0) a4(r115,l0) a5(r119,l0) a6(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r115,l0) conflicts: a0(r121,l0) a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r119,l0) conflicts: a0(r121,l0) a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r113,l0) conflicts: a0(r121,l0) a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r119)<->a6(r113)@125:shuffle
  cp1:a4(r115)<->a5(r119)@125:shuffle
  cp2:a1(r117)<->a2(r116)@125:shuffle
  regions=1, blocks=3, points=10
    allocnos=7 (big 0), copies=3, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r121 1r117 2r116 3r118 4r115 5r119 6r113
    modified regnos: 113 115 116 117 118 119 121
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@320000
      Allocno a0r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a5r119-a6r113 (freq=125):
        Result (freq=4000): a5r119(2000) a6r113(2000)
      Forming thread by copy 1:a4r115-a5r119 (freq=125):
        Result (freq=6000): a4r115(2000) a5r119(2000) a6r113(2000)
      Forming thread by copy 2:a1r117-a2r116 (freq=125):
        Result (freq=4000): a1r117(2000) a2r116(2000)
      Pushing a3(r118,l0)(cost 0)
      Pushing a0(r121,l0)(cost 0)
      Pushing a2(r116,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Pushing a6(r113,l0)(cost 0)
      Pushing a5(r119,l0)(cost 0)
      Pushing a4(r115,l0)(cost 0)
      Popping a4(r115,l0)  -- assign reg 3
      Popping a5(r119,l0)  -- assign reg 3
      Popping a6(r113,l0)  -- assign reg 3
      Popping a1(r117,l0)  -- assign reg 3
      Popping a2(r116,l0)  -- assign reg 3
      Popping a0(r121,l0)  -- assign reg 2
      Popping a3(r118,l0)  -- assign reg 1
Disposition:
    6:r113 l0     3    4:r115 l0     3    2:r116 l0     3    1:r117 l0     3
    3:r118 l0     1    5:r119 l0     3    0:r121 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnterSHUTDOWNMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,1u} r121={1d,2u} 
;;    total ref usage 48{32d,16u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 -1
     (nil))
(insn 6 5 13 2 (set (reg/f:SI 118)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 13 6 7 2 (set (reg/f:SI 121)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":993:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 7 13 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 118) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg:SI 119)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 9 8 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 119)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 11 9 12 2 (set (mem/v:SI (reg/f:SI 118) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":993:3 -1
     (nil))
(insn 14 12 15 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":993:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 2 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":993:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 17 15 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":993:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1000:3 -1
     (nil))
(insn 19 18 24 2 (parallel [
            (asm_input/v ("wfi") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:1000)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1000:3 -1
     (nil))
(note 24 19 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_PVM1Callback (HAL_PWREx_PVM1Callback, funcdef_no=358, decl_uid=8953, cgraph_uid=362, symbol_order=361)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_PVM1Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1072:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_PVM2Callback (HAL_PWREx_PVM2Callback, funcdef_no=367, decl_uid=8955, cgraph_uid=363, symbol_order=362)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_PVM2Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1072:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_PVM3Callback (HAL_PWREx_PVM3Callback, funcdef_no=369, decl_uid=8957, cgraph_uid=364, symbol_order=363)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_PVM3Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1072:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_PVM4Callback (HAL_PWREx_PVM4Callback, funcdef_no=371, decl_uid=8959, cgraph_uid=365, symbol_order=364)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_PVM4Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1072:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_PVD_PVM_IRQHandler (HAL_PWREx_PVD_PVM_IRQHandler, funcdef_no=357, decl_uid=8951, cgraph_uid=361, symbol_order=360)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 6 }
;; 5 succs { 6 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 11 12 }
;; 11 succs { 12 }
;; 12 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 123 uninteresting
Reg 113 uninteresting
Reg 126 uninteresting
Reg 127 uninteresting
Reg 115 uninteresting
Reg 130 uninteresting
Reg 131 uninteresting
Reg 117 uninteresting
Reg 134 uninteresting
Reg 135 uninteresting
Reg 119 uninteresting
Reg 138 uninteresting
Reg 139 uninteresting
Reg 121 uninteresting
Reg 142 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 6 }
;; 5 succs { 6 }
;; 6 succs { 7 8 }
;; 7 succs { 8 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 11 12 }
;; 11 succs { 12 }
;; 12 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 123: (insn_list:REG_DEP_TRUE 6 (nil))
init_insns for 126: (insn_list:REG_DEP_TRUE 16 (nil))
init_insns for 127: (insn_list:REG_DEP_TRUE 21 (nil))
init_insns for 130: (insn_list:REG_DEP_TRUE 31 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 36 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 46 (nil))
init_insns for 135: (insn_list:REG_DEP_TRUE 51 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 61 (nil))
init_insns for 139: (insn_list:REG_DEP_TRUE 66 (nil))
init_insns for 142: (insn_list:REG_DEP_TRUE 76 (nil))

Pass 1 for finding pseudo/allocno costs

    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r139,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:34950,34950 VFP_LO_REGS:34950,34950 ALL_REGS:34950,34950 MEM:23300,23300
  a1(r142,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a2(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r135,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:34950,34950 VFP_LO_REGS:34950,34950 ALL_REGS:34950,34950 MEM:23300,23300
  a4(r138,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a5(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r131,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:34950,34950 VFP_LO_REGS:34950,34950 ALL_REGS:34950,34950 MEM:23300,23300
  a7(r134,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a8(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r127,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:34950,34950 VFP_LO_REGS:34950,34950 ALL_REGS:34950,34950 MEM:23300,23300
  a10(r130,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a11(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a12(r123,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:34950,34950 VFP_LO_REGS:34950,34950 ALL_REGS:34950,34950 MEM:23300,23300
  a13(r126,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:9900,9900 VFP_LO_REGS:9900,9900 ALL_REGS:9900,9900 MEM:6600,6600
  a14(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 77(l0): point = 1
   Insn 76(l0): point = 3
   Insn 73(l0): point = 5
   Insn 70(l0): point = 8
   Insn 69(l0): point = 10
   Insn 67(l0): point = 12
   Insn 66(l0): point = 14
   Insn 62(l0): point = 17
   Insn 61(l0): point = 19
   Insn 58(l0): point = 21
   Insn 55(l0): point = 24
   Insn 54(l0): point = 26
   Insn 52(l0): point = 28
   Insn 51(l0): point = 30
   Insn 47(l0): point = 33
   Insn 46(l0): point = 35
   Insn 43(l0): point = 37
   Insn 40(l0): point = 40
   Insn 39(l0): point = 42
   Insn 37(l0): point = 44
   Insn 36(l0): point = 46
   Insn 32(l0): point = 49
   Insn 31(l0): point = 51
   Insn 28(l0): point = 53
   Insn 25(l0): point = 56
   Insn 24(l0): point = 58
   Insn 22(l0): point = 60
   Insn 21(l0): point = 62
   Insn 17(l0): point = 65
   Insn 16(l0): point = 67
   Insn 13(l0): point = 69
   Insn 10(l0): point = 72
   Insn 9(l0): point = 74
   Insn 7(l0): point = 76
   Insn 6(l0): point = 78
 a0(r139): [2..14]
 a1(r142): [2..3]
 a2(r121): [11..12]
 a3(r135): [18..30]
 a4(r138): [18..19]
 a5(r119): [27..28]
 a6(r131): [34..46]
 a7(r134): [34..35]
 a8(r117): [43..44]
 a9(r127): [50..62]
 a10(r130): [50..51]
 a11(r115): [59..60]
 a12(r123): [66..78]
 a13(r126): [66..67]
 a14(r113): [75..76]
Compressing live ranges: from 81 to 20 - 24%
Ranges after the compression:
 a0(r139): [0..3]
 a1(r142): [0..1]
 a2(r121): [2..3]
 a3(r135): [4..7]
 a4(r138): [4..5]
 a5(r119): [6..7]
 a6(r131): [8..11]
 a7(r134): [8..9]
 a8(r117): [10..11]
 a9(r127): [12..15]
 a10(r130): [12..13]
 a11(r115): [14..15]
 a12(r123): [16..19]
 a13(r126): [16..17]
 a14(r113): [18..19]
+++Allocating 120 bytes for conflict table (uncompressed size 120)
;; a0(r139,l0) conflicts: a1(r142,l0) a2(r121,l0)
;;     total conflict hard regs: 12 14
;;     conflict hard regs: 12 14

;; a1(r142,l0) conflicts: a0(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r121,l0) conflicts: a0(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r135,l0) conflicts: a4(r138,l0) a5(r119,l0)
;;     total conflict hard regs: 12 14
;;     conflict hard regs: 12 14

;; a4(r138,l0) conflicts: a3(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r119,l0) conflicts: a3(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r131,l0) conflicts: a7(r134,l0) a8(r117,l0)
;;     total conflict hard regs: 12 14
;;     conflict hard regs: 12 14

;; a7(r134,l0) conflicts: a6(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r117,l0) conflicts: a6(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r127,l0) conflicts: a10(r130,l0) a11(r115,l0)
;;     total conflict hard regs: 12 14
;;     conflict hard regs: 12 14

;; a10(r130,l0) conflicts: a9(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r115,l0) conflicts: a9(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r123,l0) conflicts: a13(r126,l0) a14(r113,l0)
;;     total conflict hard regs: 12 14
;;     conflict hard regs: 12 14

;; a13(r126,l0) conflicts: a12(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r113,l0) conflicts: a12(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  regions=1, blocks=13, points=20
    allocnos=15 (big 0), copies=0, conflicts=0, ranges=15

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 12 11 10 9 8 7 6 5 4 3 2
    all: 0r139 1r142 2r121 3r135 4r138 5r119 6r131 7r134 8r117 9r127 10r130 11r115 12r123 13r126 14r113
    modified regnos: 113 115 117 119 121 123 126 127 130 131 134 135 138 139 142
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@266000
          2:( 0-11)@233000
      Allocno a0r139 of GENERAL_REGS(14) has 12 avail. regs  0-11, node:  0-11 (confl regs =  12-106)
      Allocno a1r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r135 of GENERAL_REGS(14) has 12 avail. regs  0-11, node:  0-11 (confl regs =  12-106)
      Allocno a4r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r131 of GENERAL_REGS(14) has 12 avail. regs  0-11, node:  0-11 (confl regs =  12-106)
      Allocno a7r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r127 of GENERAL_REGS(14) has 12 avail. regs  0-11, node:  0-11 (confl regs =  12-106)
      Allocno a10r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r123 of GENERAL_REGS(14) has 12 avail. regs  0-11, node:  0-11 (confl regs =  12-106)
      Allocno a13r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a13(r126,l0)(cost 0)
      Pushing a10(r130,l0)(cost 0)
      Pushing a7(r134,l0)(cost 0)
      Pushing a4(r138,l0)(cost 0)
      Pushing a1(r142,l0)(cost 0)
      Pushing a14(r113,l0)(cost 0)
      Pushing a11(r115,l0)(cost 0)
      Pushing a8(r117,l0)(cost 0)
      Pushing a5(r119,l0)(cost 0)
      Pushing a2(r121,l0)(cost 0)
      Pushing a12(r123,l0)(cost 0)
      Pushing a9(r127,l0)(cost 0)
      Pushing a6(r131,l0)(cost 0)
      Pushing a3(r135,l0)(cost 0)
      Pushing a0(r139,l0)(cost 0)
      Popping a0(r139,l0)  -- assign reg 4
      Popping a3(r135,l0)  -- assign reg 4
      Popping a6(r131,l0)  -- assign reg 4
      Popping a9(r127,l0)  -- assign reg 4
      Popping a12(r123,l0)  -- assign reg 4
      Popping a2(r121,l0)  -- assign reg 3
      Popping a5(r119,l0)  -- assign reg 3
      Popping a8(r117,l0)  -- assign reg 3
      Popping a11(r115,l0)  -- assign reg 3
      Popping a14(r113,l0)  -- assign reg 3
      Popping a1(r142,l0)  -- assign reg 3
      Popping a4(r138,l0)  -- assign reg 3
      Popping a7(r134,l0)  -- assign reg 3
      Popping a10(r130,l0)  -- assign reg 3
      Popping a13(r126,l0)  -- assign reg 3
Disposition:
   14:r113 l0     3   11:r115 l0     3    8:r117 l0     3    5:r119 l0     3
    2:r121 l0     3   12:r123 l0     4   13:r126 l0     3    9:r127 l0     4
   10:r130 l0     3    6:r131 l0     4    7:r134 l0     3    3:r135 l0     4
    4:r138 l0     3    0:r139 l0     4    1:r142 l0     3
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_PVD_PVM_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d} r1={6d} r2={6d} r3={6d} r7={1d,12u} r12={10d} r13={1d,17u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={10d,5u} r101={5d} r102={1d,12u} r103={1d,11u} r104={5d} r105={5d} r106={5d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r123={1d,2u} r126={1d,1u} r127={1d,2u} r130={1d,1u} r131={1d,2u} r134={1d,1u} r135={1d,2u} r138={1d,1u} r139={1d,2u} r142={1d,1u} 
;;    total ref usage 527{450d,77u,0e} in 50{45 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 8 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1014:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 123)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1014:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 7 6 9 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1014:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 7 10 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1014:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 18)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1014:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 18)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1017:5 -1
     (nil))
(call_insn 13 12 14 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWR_PVDCallback") [flags 0x41]  <function_decl 0000000006b39100 HAL_PWR_PVDCallback>) [0 HAL_PWR_PVDCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1017:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWR_PVDCallback") [flags 0x41]  <function_decl 0000000006b39100 HAL_PWR_PVDCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1020:5 -1
     (nil))
(insn 16 14 17 3 (set (reg:SI 126)
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1020:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 65536 [0x10000])
        (nil)))
(insn 17 16 18 3 (set (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1020:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 123)
            (nil))))
(code_label 18 17 19 4 262 (nil) [1 uses])
(note 19 18 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 23 19 20 4 NOTE_INSN_DELETED)
(debug_insn 20 23 21 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1024:3 -1
     (nil))
(insn 21 20 22 4 (set (reg/f:SI 127)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1024:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 22 21 24 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1024:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 22 25 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 115 [ _3 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1024:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 25 24 26 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1024:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 33)
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1027:5 -1
     (nil))
(call_insn 28 27 29 5 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_PWREx_PVM1Callback") [flags 0x3]  <function_decl 0000000006b33a00 HAL_PWREx_PVM1Callback>) [0 HAL_PWREx_PVM1Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1027:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_PWREx_PVM1Callback") [flags 0x3]  <function_decl 0000000006b33a00 HAL_PWREx_PVM1Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 29 28 31 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1030:5 -1
     (nil))
(insn 31 29 32 5 (set (reg:SI 130)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1030:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 8 [0x8])
        (nil)))
(insn 32 31 33 5 (set (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1030:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg/f:SI 127)
            (nil))))
(code_label 33 32 34 6 263 (nil) [1 uses])
(note 34 33 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 38 34 35 6 NOTE_INSN_DELETED)
(debug_insn 35 38 36 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1034:3 -1
     (nil))
(insn 36 35 37 6 (set (reg/f:SI 131)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1034:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 37 36 39 6 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1034:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _5 ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1034:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(jump_insn 40 39 41 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1034:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 48)
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1037:5 -1
     (nil))
(call_insn 43 42 44 7 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_PWREx_PVM2Callback") [flags 0x3]  <function_decl 0000000006b33b00 HAL_PWREx_PVM2Callback>) [0 HAL_PWREx_PVM2Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1037:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_PWREx_PVM2Callback") [flags 0x3]  <function_decl 0000000006b33b00 HAL_PWREx_PVM2Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 44 43 46 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1040:5 -1
     (nil))
(insn 46 44 47 7 (set (reg:SI 134)
        (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1040:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 16 [0x10])
        (nil)))
(insn 47 46 48 7 (set (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1040:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 131)
            (nil))))
(code_label 48 47 49 8 264 (nil) [1 uses])
(note 49 48 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 53 49 50 8 NOTE_INSN_DELETED)
(debug_insn 50 53 51 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1043:3 -1
     (nil))
(insn 51 50 52 8 (set (reg/f:SI 135)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1043:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 52 51 54 8 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1043:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 52 55 8 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 119 [ _7 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1043:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(jump_insn 55 54 56 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1043:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 63)
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1046:5 -1
     (nil))
(call_insn 58 57 59 9 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_PWREx_PVM3Callback") [flags 0x3]  <function_decl 0000000006b33c00 HAL_PWREx_PVM3Callback>) [0 HAL_PWREx_PVM3Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1046:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_PWREx_PVM3Callback") [flags 0x3]  <function_decl 0000000006b33c00 HAL_PWREx_PVM3Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 59 58 61 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1049:5 -1
     (nil))
(insn 61 59 62 9 (set (reg:SI 138)
        (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1049:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 62 61 63 9 (set (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1049:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 135)
            (nil))))
(code_label 63 62 64 10 265 (nil) [1 uses])
(note 64 63 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 68 64 65 10 NOTE_INSN_DELETED)
(debug_insn 65 68 66 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1051:3 -1
     (nil))
(insn 66 65 67 10 (set (reg/f:SI 139)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1051:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 67 66 69 10 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1051:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 67 70 10 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 121 [ _9 ])
                (const_int 1 [0x1])
                (const_int 6 [0x6]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1051:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(jump_insn 70 69 71 10 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1051:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 80)
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1054:5 -1
     (nil))
(call_insn 73 72 74 11 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_PWREx_PVM4Callback") [flags 0x3]  <function_decl 0000000006b33d00 HAL_PWREx_PVM4Callback>) [0 HAL_PWREx_PVM4Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1054:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_PWREx_PVM4Callback") [flags 0x3]  <function_decl 0000000006b33d00 HAL_PWREx_PVM4Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 74 73 76 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1057:5 -1
     (nil))
(insn 76 74 77 11 (set (reg:SI 142)
        (const_int 64 [0x40])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1057:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(insn 77 76 80 11 (set (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])
        (reg:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1057:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 139)
            (nil))))
(code_label 80 77 81 12 261 (nil) [1 uses])
(note 81 80 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 117 81 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableUCPDStandbyMode (HAL_PWREx_EnableUCPDStandbyMode, funcdef_no=362, decl_uid=8961, cgraph_uid=366, symbol_order=365)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnableUCPDStandbyMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1118:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1118:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1118:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1118:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1118:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableUCPDStandbyMode (HAL_PWREx_DisableUCPDStandbyMode, funcdef_no=363, decl_uid=8963, cgraph_uid=367, symbol_order=366)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisableUCPDStandbyMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1131:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1131:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1131:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1131:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1131:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableUCPDDeadBattery (HAL_PWREx_EnableUCPDDeadBattery, funcdef_no=364, decl_uid=8965, cgraph_uid=368, symbol_order=367)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_EnableUCPDDeadBattery

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1144:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1144:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1144:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1144:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1144:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableUCPDDeadBattery (HAL_PWREx_DisableUCPDDeadBattery, funcdef_no=365, decl_uid=8967, cgraph_uid=369, symbol_order=368)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 115 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 115: (insn_list:REG_DEP_TRUE 6 (nil))

Pass 1 for finding pseudo/allocno costs

    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 10(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
 a0(r115): [1..6]
 a1(r114): [1..2]
 a2(r113): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r115): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r115,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r113,l0) conflicts: a0(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r114)<->a2(r113)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r115 1r114 2r113
    modified regnos: 113 114 115
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@140000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 0:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a0(r115,l0)(cost 0)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Popping a1(r114,l0)  -- assign reg 3
      Popping a2(r113,l0)  -- assign reg 3
      Popping a0(r115,l0)  -- assign reg 2
Disposition:
    2:r113 l0     3    1:r114 l0     3    0:r115 l0     2
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_PWREx_DisableUCPDDeadBattery

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1160:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1160:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073770496 [0x40007000])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1160:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1160:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1160:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)
