# high-risc-high-reward
A basic single-cycle RISC-V 32I CPU core written in SystemVerilog!
