Fitter report for MANDELBROT_HW
Sat Jul  6 13:29:06 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. PLL Usage Summary
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+---------------------------------+------------------------------------------------+
; Fitter Status                   ; Successful - Sat Jul  6 13:29:06 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; MANDELBROT_HW                                  ;
; Top-level Entity Name           ; MANDELBROT_HW                                  ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CSEBA6U23I7                                   ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 473 / 41,910 ( 1 % )                           ;
; Total registers                 ; 607                                            ;
; Total pins                      ; 73 / 314 ( 23 % )                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,621,440 / 5,662,720 ( 46 % )                 ;
; Total RAM Blocks                ; 320 / 553 ( 58 % )                             ;
; Total DSP Blocks                ; 3 / 112 ( 3 % )                                ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                  ;
+---------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                ; 1                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                 ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; mandebrot_plot:u0|mandebrot_plot_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; pll:my_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; FPGA_CLK2_50~inputCLKENA0                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[1]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[1]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[1]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[1]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[1]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[1]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[2]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[2]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[2]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[2]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[2]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[2]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[3]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[3]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[3]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[3]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[3]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[3]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[4]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[4]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[4]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[4]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[4]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[4]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[7]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[7]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[7]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[7]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[7]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[7]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[8]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[8]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[8]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[8]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[8]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[8]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[9]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[9]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[9]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[9]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[9]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[9]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[10]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[10]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[10]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[10]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[10]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[10]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[11]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[11]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[11]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[11]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[11]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[11]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[12]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[12]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[12]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[12]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[12]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[12]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[13]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[13]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[13]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[13]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[13]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[13]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[14]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[14]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[14]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[14]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[14]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[14]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[14]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[14]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[14]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[15]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[15]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[15]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[15]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[15]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[15]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[15]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[15]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[15]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[16]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[16]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[16]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[16]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[16]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[16]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[16]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[16]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[16]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[17]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[17]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[17]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[17]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[17]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[17]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[17]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[17]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[17]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[18]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[18]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[18]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[18]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[18]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[18]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[18]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[18]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[18]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[19]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[19]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[19]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[19]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[19]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[19]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[19]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[19]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[19]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[20]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[20]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[20]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[20]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[20]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[20]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[20]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[20]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[20]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[21]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[21]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[21]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[21]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[21]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[21]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[21]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[21]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[21]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[22]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[22]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[22]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[22]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[22]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[22]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[22]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[22]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[22]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[23]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[23]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[23]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[23]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[23]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[23]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[23]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[23]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[23]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[24]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[24]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[24]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[24]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[24]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[24]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[24]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[24]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[24]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[25]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[25]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[25]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[25]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[25]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[25]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[25]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[25]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[25]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[26]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[26]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[26]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[26]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[26]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[26]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[26]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[26]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[26]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[0]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[0]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[0]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[0]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[0]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[0]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[1]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[1]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[1]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[1]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[1]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[1]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[2]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[2]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[2]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[2]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[2]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[2]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[3]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[3]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[3]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[3]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[3]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[3]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[4]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[4]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[4]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[4]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[4]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[4]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[5]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[5]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[5]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[5]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[5]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[5]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[6]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[6]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[6]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[6]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[6]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[6]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[7]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[7]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[7]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[7]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[7]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[7]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[8]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[8]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[8]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[8]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[8]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[8]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[9]~_Duplicate_1              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[9]~_Duplicate_1  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[9]~_Duplicate_2              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[9]~_Duplicate_2  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[9]~_Duplicate_2  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[9]~_Duplicate_3              ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[10]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[10]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[10]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[10]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[10]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[10]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[11]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[11]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[11]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[11]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[11]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[11]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[12]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[12]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[12]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[12]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[12]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[12]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[13]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[13]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[13]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[13]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[13]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[13]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[14]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[14]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[14]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[14]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[14]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[14]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[14]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[14]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[14]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[15]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[15]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[15]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[15]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[15]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[15]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[15]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[15]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[15]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[16]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[16]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[16]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[16]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[16]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[16]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[16]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[16]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[16]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[18]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[18]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[18]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[18]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[18]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[18]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[18]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[18]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[18]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[19]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[19]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[19]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[19]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[19]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[19]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[19]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[19]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[19]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[20]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[20]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[20]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[20]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[20]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[20]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[20]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[20]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[20]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[21]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[21]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[21]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[21]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[21]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[21]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[21]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[21]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[21]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[22]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[22]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[22]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[22]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[22]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[22]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[22]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[22]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[22]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[23]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[23]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[23]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[23]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[23]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[23]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[23]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[23]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[23]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[24]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[24]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[24]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[24]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[24]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[24]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[24]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[24]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[24]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[25]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[25]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[25]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[25]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[25]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[25]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[25]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[25]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[25]~_Duplicate_3             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[26]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AY               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[26]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[26]~_Duplicate_1             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[26]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[26]~_Duplicate_1 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[26]~_Duplicate_2             ; Q                ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[26]~_Duplicate_2 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; AX               ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[26]~_Duplicate_2 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[26]~_Duplicate_3             ; Q                ;                       ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SDAO                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SDAO~DUPLICATE                                                                                           ;                  ;                       ;
; counter[7]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; counter[7]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; counter[12]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; counter[12]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; counter[19]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; counter[19]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|address_reg_b[1]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|address_reg_b[1]~DUPLICATE               ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[6]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[6]~DUPLICATE                                                                                         ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[15]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[15]~DUPLICATE                                                                                        ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[2]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[2]~DUPLICATE                                                                                         ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[13]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[13]~DUPLICATE                                                                                        ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[14]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[14]~DUPLICATE                                                                                        ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[1]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[1]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[2]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[2]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[4]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[4]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[8]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[8]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[9]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[9]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[0]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[1]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[1]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[2]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[2]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[3]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[3]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[4]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[4]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[5]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[5]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[6]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[6]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[7]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[7]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[8]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[8]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[0]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[0]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[1]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[1]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[8]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[8]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|v_act                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|v_act~DUPLICATE                                                                                                      ;                  ;                       ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|v_count[6]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|v_count[6]~DUPLICATE                                                                                                 ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[4]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[4]~DUPLICATE                                                                                           ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[7]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[7]~DUPLICATE                                                                                           ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[8]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[8]~DUPLICATE                                                                                           ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[9]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[9]~DUPLICATE                                                                                           ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[19]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[19]~DUPLICATE                                                                                          ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[20]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[20]~DUPLICATE                                                                                          ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[21]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[21]~DUPLICATE                                                                                          ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[5]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[5]~DUPLICATE                                                                        ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[16]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[16]~DUPLICATE                                                                       ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[0]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[0]~DUPLICATE                                                                        ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[1]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[1]~DUPLICATE                                                                        ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[2]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[2]~DUPLICATE                                                                        ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[4]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[4]~DUPLICATE                                                                        ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[6]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[6]~DUPLICATE                                                                        ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[7]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[7]~DUPLICATE                                                                        ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[9]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[9]~DUPLICATE                                                                        ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[12]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[12]~DUPLICATE                                                                       ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[24]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[24]~DUPLICATE                                                                       ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|done                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|done~DUPLICATE                                                                           ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|done                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|done~DUPLICATE                                                      ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|iter[0]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|iter[0]~DUPLICATE                   ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|iter[2]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|iter[2]~DUPLICATE                   ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|iter[5]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|iter[5]~DUPLICATE                   ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|iter[6]                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|iter[6]~DUPLICATE                   ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|state.FIN               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|state.FIN~DUPLICATE                 ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pix_x[2]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pix_x[2]~DUPLICATE                                                                       ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pix_x[3]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pix_x[3]~DUPLICATE                                                                       ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pix_x[5]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pix_x[5]~DUPLICATE                                                                       ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pix_y[7]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pix_y[7]~DUPLICATE                                                                       ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pix_y[9]                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pix_y[9]~DUPLICATE                                                                       ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|start_en                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|start_en~DUPLICATE                                                                       ;                  ;                       ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|state.CALC                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|state.CALC~DUPLICATE                                                                     ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1806 ) ; 0.00 % ( 0 / 1806 )        ; 0.00 % ( 0 / 1806 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1806 ) ; 0.00 % ( 0 / 1806 )        ; 0.00 % ( 0 / 1806 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1789 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 17 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 473 / 41,910          ; 1 %   ;
; ALMs needed [=A-B+C]                                        ; 473                   ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 562 / 41,910          ; 1 %   ;
;         [a] ALMs used for LUT logic and registers           ; 153                   ;       ;
;         [b] ALMs used for LUT logic                         ; 299                   ;       ;
;         [c] ALMs used for registers                         ; 110                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 93 / 41,910           ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 4 / 41,910            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 4                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 109 / 4,191           ; 3 %   ;
;     -- Logic LABs                                           ; 109                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 757                   ;       ;
;     -- 7 input functions                                    ; 13                    ;       ;
;     -- 6 input functions                                    ; 172                   ;       ;
;     -- 5 input functions                                    ; 99                    ;       ;
;     -- 4 input functions                                    ; 110                   ;       ;
;     -- <=3 input functions                                  ; 363                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 118                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 607                   ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 526 / 83,820          ; < 1 % ;
;         -- Secondary logic registers                        ; 81 / 83,820           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 546                   ;       ;
;         -- Routing optimization registers                   ; 61                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 73 / 314              ; 23 %  ;
;     -- Clock pins                                           ; 5 / 8                 ; 63 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 320 / 553             ; 58 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,621,440 / 5,662,720 ; 46 %  ;
; Total block memory implementation bits                      ; 3,276,800 / 5,662,720 ; 58 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 112               ; 3 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3.3% / 3.3% / 3.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 12.8% / 12.1% / 14.9% ;       ;
; Maximum fan-out                                             ; 733                   ;       ;
; Highest non-global fan-out                                  ; 640                   ;       ;
; Total fan-out                                               ; 14732                 ;       ;
; Average fan-out                                             ; 7.42                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 473 / 41910 ( 1 % )   ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 473                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 562 / 41910 ( 1 % )   ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 153                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 299                   ; 0                              ;
;         [c] ALMs used for registers                         ; 110                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 93 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 4 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 4                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 109 / 4191 ( 3 % )    ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 109                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 757                   ; 0                              ;
;     -- 7 input functions                                    ; 13                    ; 0                              ;
;     -- 6 input functions                                    ; 172                   ; 0                              ;
;     -- 5 input functions                                    ; 99                    ; 0                              ;
;     -- 4 input functions                                    ; 110                   ; 0                              ;
;     -- <=3 input functions                                  ; 363                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 118                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 526 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 81 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 546                   ; 0                              ;
;         -- Routing optimization registers                   ; 61                    ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 70                    ; 3                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 2621440               ; 0                              ;
; Total block memory implementation bits                      ; 3276800               ; 0                              ;
; M10K block                                                  ; 320 / 553 ( 57 % )    ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 3 / 112 ( 2 % )       ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 3 / 116 ( 2 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 1051                  ; 0                              ;
;     -- Registered Input Connections                         ; 696                   ; 0                              ;
;     -- Output Connections                                   ; 23                    ; 1028                           ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 19614                 ; 1097                           ;
;     -- Registered Connections                               ; 16409                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 46                    ; 1028                           ;
;     -- hard_block:auto_generated_inst                       ; 1028                  ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 11                    ; 2                              ;
;     -- Output Ports                                         ; 39                    ; 5                              ;
;     -- Bidir Ports                                          ; 23                    ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 32                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50 ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 17                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50 ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; HDMI_TX_INT  ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 5                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]        ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK       ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI       ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_CLK   ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE    ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]  ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10] ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11] ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12] ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14] ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15] ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]  ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21] ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22] ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23] ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]  ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]  ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]  ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS    ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS    ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]        ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]        ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]        ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]        ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]        ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]        ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]        ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]        ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                               ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]   ; AG13  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[10]  ; AF15  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[11]  ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[12]  ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[13]  ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[14]  ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[15]  ; AG11  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[1]   ; AF13  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[2]   ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[3]   ; AG9   ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[4]   ; U14   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[5]   ; U13   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[6]   ; AG8   ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[7]   ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[8]   ; AF17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_IO[9]   ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; ARDUINO_RESET_N ; AH7   ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; HDMI_I2C_SCL    ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; HDMI_I2C_SDA    ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|SDAO~DUPLICATE (inverted) ;
; HDMI_I2S        ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; HDMI_LRCLK      ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; HDMI_MCLK       ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
; HDMI_SCLK       ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                 ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 12 / 16 ( 75 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 26 / 32 ( 81 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 22 / 68 ( 32 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 4 / 7 ( 57 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 6 ( 17 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B             ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B             ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; HDMI_LRCLK                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; HDMI_SCLK                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; HDMI_I2S                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; HDMI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B             ; HDMI_MCLK                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 152        ; 4A             ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A             ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A             ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; ADC_CONVST      ; Missing drive strength and slew rate ;
; ADC_SCK         ; Missing drive strength and slew rate ;
; ADC_SDI         ; Missing drive strength and slew rate ;
; HDMI_TX_CLK     ; Missing drive strength and slew rate ;
; HDMI_TX_DE      ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]    ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]   ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]   ; Missing drive strength and slew rate ;
; HDMI_TX_HS      ; Missing drive strength and slew rate ;
; HDMI_TX_VS      ; Missing drive strength and slew rate ;
; LED[0]          ; Missing drive strength and slew rate ;
; LED[1]          ; Missing drive strength and slew rate ;
; LED[2]          ; Missing drive strength and slew rate ;
; LED[3]          ; Missing drive strength and slew rate ;
; LED[4]          ; Missing drive strength and slew rate ;
; LED[5]          ; Missing drive strength and slew rate ;
; LED[6]          ; Missing drive strength and slew rate ;
; LED[7]          ; Missing drive strength and slew rate ;
; ARDUINO_IO[0]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[1]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[2]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[3]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[4]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[5]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[6]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[7]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[8]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[9]   ; Missing drive strength and slew rate ;
; ARDUINO_IO[10]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[11]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[12]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[13]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[14]  ; Missing drive strength and slew rate ;
; ARDUINO_IO[15]  ; Missing drive strength and slew rate ;
; ARDUINO_RESET_N ; Missing drive strength and slew rate ;
; HDMI_I2S        ; Missing drive strength and slew rate ;
; HDMI_LRCLK      ; Missing drive strength and slew rate ;
; HDMI_MCLK       ; Missing drive strength and slew rate ;
; HDMI_SCLK       ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL    ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA    ; Missing drive strength and slew rate ;
+-----------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                    ;                            ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+
; pll:my_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                ;                            ;
;     -- PLL Type                                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                                ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                     ; none                       ;
;     -- PLL Bandwidth                                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                     ; 300000 to 100000 Hz        ;
;     -- Reference Clock Frequency                                                                                   ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                           ; 1535.714285 MHz            ;
;     -- PLL Operation Mode                                                                                          ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                           ; 35.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                           ; 52.093023 MHz              ;
;     -- PLL Enable                                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                                     ; N/A                        ;
;     -- M Counter                                                                                                   ; 215                        ;
;     -- N Counter                                                                                                   ; 7                          ;
;     -- IOPLL Self RST                                                                                              ; Off                        ;
;     -- PLL Refclk Select                                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                                          ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                  ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                                     ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                                     ; N/A                        ;
;             -- CLKIN(3) source                                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                                          ;                            ;
;         -- pll:my_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                 ;                            ;
;             -- Output Clock Frequency                                                                              ; 25.175644 MHz              ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; On                         ;
;             -- Duty Cycle                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                           ; 61                         ;
;             -- C Counter PH Mux PRST                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                      ; 1                          ;
;                                                                                                                    ;                            ;
; mandebrot_plot:u0|mandebrot_plot_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                    ; Integer PLL                ;
;     -- PLL Location                                                                                                ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                     ; none                       ;
;     -- PLL Bandwidth                                                                                               ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                     ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                   ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                  ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                           ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                          ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                           ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                           ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                  ; On                         ;
;     -- PLL Fractional Division                                                                                     ; N/A                        ;
;     -- M Counter                                                                                                   ; 12                         ;
;     -- N Counter                                                                                                   ; 2                          ;
;     -- IOPLL Self RST                                                                                              ; Off                        ;
;     -- PLL Refclk Select                                                                                           ;                            ;
;             -- PLL Refclk Select Location                                                                          ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                  ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                  ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                     ; N/A                        ;
;             -- CORECLKIN source                                                                                    ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                  ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                   ; N/A                        ;
;             -- RXIQCLKIN source                                                                                    ; N/A                        ;
;             -- CLKIN(0) source                                                                                     ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                     ; N/A                        ;
;             -- CLKIN(2) source                                                                                     ; N/A                        ;
;             -- CLKIN(3) source                                                                                     ; N/A                        ;
;     -- PLL Output Counter                                                                                          ;                            ;
;         -- mandebrot_plot:u0|mandebrot_plot_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                              ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                               ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                              ; On                         ;
;             -- Duty Cycle                                                                                          ; 50.0000                    ;
;             -- Phase Shift                                                                                         ; 0.000000 degrees           ;
;             -- C Counter                                                                                           ; 3                          ;
;             -- C Counter PH Mux PRST                                                                               ; 0                          ;
;             -- C Counter PRST                                                                                      ; 1                          ;
;                                                                                                                    ;                            ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+
; Compilation Hierarchy Node                            ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                     ; Entity Name               ; Library Name   ;
+-------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+
; |MANDELBROT_HW                                        ; 472.5 (19.5)         ; 562.0 (20.0)                     ; 93.5 (0.5)                                        ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 757 (34)            ; 607 (30)                  ; 0 (0)         ; 2621440           ; 320   ; 3          ; 73   ; 0            ; |MANDELBROT_HW                                                                                                                                                                          ; MANDELBROT_HW             ; work           ;
;    |I2C_HDMI_Config:u_I2C_HDMI_Config|                ; 63.0 (28.0)          ; 66.0 (28.0)                      ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (50)            ; 71 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|I2C_HDMI_Config:u_I2C_HDMI_Config                                                                                                                                        ; I2C_HDMI_Config           ; work           ;
;       |I2C_Controller:u0|                             ; 35.0 (0.0)           ; 38.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0                                                                                                                      ; I2C_Controller            ; work           ;
;          |I2C_WRITE_WDATA:wrd|                        ; 35.0 (35.0)          ; 38.0 (38.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd                                                                                                  ; I2C_WRITE_WDATA           ; work           ;
;    |mandebrot_plot:u0|                                ; 390.0 (0.0)          ; 476.0 (0.0)                      ; 90.0 (0.0)                                        ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 621 (0)             ; 506 (0)                   ; 0 (0)         ; 2621440           ; 320   ; 3          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0                                                                                                                                                        ; mandebrot_plot            ; mandebrot_plot ;
;       |altera_avalon_mm_bridge:mm_bridge_0|           ; 17.0 (17.0)          ; 24.5 (24.5)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                    ; altera_avalon_mm_bridge   ; mandebrot_plot ;
;       |altera_reset_controller:rst_controller|        ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|altera_reset_controller:rst_controller                                                                                                                 ; altera_reset_controller   ; mandebrot_plot ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1| ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                      ; altera_reset_synchronizer ; mandebrot_plot ;
;       |hdmi_display_sys:hdmi_driver_0|                ; 187.8 (1.7)          ; 225.2 (2.2)                      ; 41.3 (0.5)                                        ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 256 (4)             ; 180 (3)                   ; 0 (0)         ; 2621440           ; 320   ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0                                                                                                                         ; hdmi_display_sys          ; mandebrot_plot ;
;          |framebuffer_dpram:fb|                       ; 138.7 (18.8)         ; 160.3 (35.2)                     ; 24.7 (16.4)                                       ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 178 (35)            ; 81 (72)                   ; 0 (0)         ; 2621440           ; 320   ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb                                                                                                    ; framebuffer_dpram         ; mandebrot_plot ;
;             |dpram:mem_256k|                          ; 100.9 (0.0)          ; 102.5 (0.0)                      ; 4.6 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 5 (0)                     ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k                                                                                     ; dpram                     ; mandebrot_plot ;
;                |altsyncram:ram_rtl_0|                 ; 100.9 (0.0)          ; 102.5 (0.0)                      ; 4.6 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 5 (0)                     ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0                                                                ; altsyncram                ; work           ;
;                   |altsyncram_8gn1:auto_generated|    ; 100.9 (1.4)          ; 102.5 (2.3)                      ; 4.6 (0.9)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 5 (5)                     ; 0 (0)         ; 2097152           ; 256   ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated                                 ; altsyncram_8gn1           ; work           ;
;                      |decode_sma:decode2|             ; 19.7 (19.7)          ; 22.0 (22.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2              ; decode_sma                ; work           ;
;                      |mux_chb:mux3|                   ; 79.8 (79.8)          ; 78.2 (78.2)                      ; 1.3 (1.3)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|mux_chb:mux3                    ; mux_chb                   ; work           ;
;             |dpram:mem_64k|                           ; 19.0 (0.0)           ; 22.7 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 4 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k                                                                                      ; dpram                     ; mandebrot_plot ;
;                |altsyncram:ram_rtl_0|                 ; 19.0 (0.0)           ; 22.7 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 4 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0                                                                 ; altsyncram                ; work           ;
;                   |altsyncram_gdn1:auto_generated|    ; 19.0 (0.7)           ; 22.7 (1.7)                       ; 3.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 4 (4)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated                                  ; altsyncram_gdn1           ; work           ;
;                      |decode_dla:decode2|             ; 4.7 (4.7)            ; 5.0 (5.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2               ; decode_dla                ; work           ;
;                      |mux_tfb:mux3|                   ; 13.7 (13.7)          ; 16.0 (16.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|mux_tfb:mux3                     ; mux_tfb                   ; work           ;
;          |hdmi_tx:tx|                                 ; 47.5 (47.5)          ; 62.7 (62.7)                      ; 16.2 (16.2)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx                                                                                                              ; hdmi_tx                   ; mandebrot_plot ;
;       |mand_total_sys:mand_total_single_sys_0|        ; 185.0 (1.3)          ; 224.8 (15.0)                     ; 39.8 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 361 (3)             ; 263 (37)                  ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0                                                                                                                 ; mand_total_sys            ; mandebrot_plot ;
;          |mandelbrot_single_sys:mand_sys|             ; 183.7 (58.2)         ; 209.8 (70.8)                     ; 26.2 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 358 (114)           ; 226 (127)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys                                                                                  ; mandelbrot_single_sys     ; mandebrot_plot ;
;             |fxp_add:incre_imag|                      ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|fxp_add:incre_imag                                                               ; fxp_add                   ; mandebrot_plot ;
;             |fxp_add:incre_real|                      ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|fxp_add:incre_real                                                               ; fxp_add                   ; mandebrot_plot ;
;             |mandelbrot_core:core|                    ; 99.5 (0.8)           ; 113.0 (13.0)                     ; 13.5 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 192 (1)             ; 99 (30)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core                                                             ; mandelbrot_core           ; mandebrot_plot ;
;                |mandelbrot_calc:mandelbrot_inst|      ; 98.7 (45.7)          ; 100.0 (47.0)                     ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 191 (85)            ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst                             ; mandelbrot_calc           ; mandebrot_plot ;
;                   |fxp_add:add_imag_c|                ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_add:add_imag_c          ; fxp_add                   ; mandebrot_plot ;
;                   |fxp_add:add_real_sq|               ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_add:add_real_sq         ; fxp_add                   ; mandebrot_plot ;
;                   |fxp_add:sub_real_imag|             ; 27.0 (27.0)          ; 27.0 (27.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_add:sub_real_imag       ; fxp_add                   ; mandebrot_plot ;
;                   |fxp_mult:mult_imag_sq|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq       ; fxp_mult                  ; mandebrot_plot ;
;                   |fxp_mult:mult_real_sq|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq       ; fxp_mult                  ; mandebrot_plot ;
;                   |fxp_mult:mult_two_real_imag|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag ; fxp_mult                  ; mandebrot_plot ;
;       |mandebrot_plot_pll_0:pll_0|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mandebrot_plot_pll_0:pll_0                                                                                                                             ; mandebrot_plot_pll_0      ; mandebrot_plot ;
;          |altera_pll:altera_pll_i|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|mandebrot_plot:u0|mandebrot_plot_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                     ; altera_pll                ; work           ;
;    |pll:my_pll|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|pll:my_pll                                                                                                                                                               ; pll                       ; pll            ;
;       |pll_0002:pll_inst|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|pll:my_pll|pll_0002:pll_inst                                                                                                                                             ; pll_0002                  ; pll            ;
;          |altera_pll:altera_pll_i|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MANDELBROT_HW|pll:my_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                     ; altera_pll                ; work           ;
+-------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; ADC_CONVST      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_VS      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LED[0]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[1]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ARDUINO_IO[0]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[1]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[2]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[3]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[4]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[5]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[6]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[7]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[8]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[9]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[10]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[11]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[12]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[13]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[14]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[15]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_RESET_N ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S        ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50    ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_INT     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_SDO                                                                                                    ;                   ;         ;
; FPGA_CLK3_50                                                                                               ;                   ;         ;
; KEY[1]                                                                                                     ;                   ;         ;
; SW[1]                                                                                                      ;                   ;         ;
; SW[2]                                                                                                      ;                   ;         ;
; SW[3]                                                                                                      ;                   ;         ;
; ARDUINO_IO[0]                                                                                              ;                   ;         ;
; ARDUINO_IO[1]                                                                                              ;                   ;         ;
; ARDUINO_IO[2]                                                                                              ;                   ;         ;
; ARDUINO_IO[3]                                                                                              ;                   ;         ;
; ARDUINO_IO[4]                                                                                              ;                   ;         ;
; ARDUINO_IO[5]                                                                                              ;                   ;         ;
; ARDUINO_IO[6]                                                                                              ;                   ;         ;
; ARDUINO_IO[7]                                                                                              ;                   ;         ;
; ARDUINO_IO[8]                                                                                              ;                   ;         ;
; ARDUINO_IO[9]                                                                                              ;                   ;         ;
; ARDUINO_IO[10]                                                                                             ;                   ;         ;
; ARDUINO_IO[11]                                                                                             ;                   ;         ;
; ARDUINO_IO[12]                                                                                             ;                   ;         ;
; ARDUINO_IO[13]                                                                                             ;                   ;         ;
; ARDUINO_IO[14]                                                                                             ;                   ;         ;
; ARDUINO_IO[15]                                                                                             ;                   ;         ;
; ARDUINO_RESET_N                                                                                            ;                   ;         ;
; HDMI_I2S                                                                                                   ;                   ;         ;
; HDMI_LRCLK                                                                                                 ;                   ;         ;
; HDMI_MCLK                                                                                                  ;                   ;         ;
; HDMI_SCLK                                                                                                  ;                   ;         ;
; HDMI_I2C_SCL                                                                                               ;                   ;         ;
; HDMI_I2C_SDA                                                                                               ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|ACK_OK~2                    ; 0                 ; 0       ;
; FPGA_CLK1_50                                                                                               ;                   ;         ;
; KEY[0]                                                                                                     ;                   ;         ;
;      - pll:my_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                 ; 0                 ; 0       ;
; SW[0]                                                                                                      ;                   ;         ;
;      - mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|state~14    ; 0                 ; 0       ;
;      - mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|Selector2~0 ; 0                 ; 0       ;
;      - mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|state~8                                    ; 0                 ; 0       ;
; FPGA_CLK2_50                                                                                               ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                     ; 1                 ; 0       ;
; HDMI_TX_INT                                                                                                ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[4]~0                                                    ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[3]~1                                                    ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[0]~2                                                    ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[2]~3                                                    ; 1                 ; 0       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[1]~4                                                    ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                          ; Location                   ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~5                                                                                                                                                                      ; MLABCELL_X59_Y12_N6        ; 29      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                  ; PIN_V11                    ; 30      ; Clock                                   ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; FPGA_CLK2_50                                                                                                                                                                  ; PIN_Y13                    ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK2_50                                                                                                                                                                  ; PIN_Y13                    ; 16      ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|A[8]~3                                                                                                ; LABCELL_X12_Y10_N6         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[7]~0                                                                                              ; LABCELL_X11_Y10_N57        ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[7]~1                                                                                              ; LABCELL_X12_Y9_N18         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[3]                                                                                                                                ; FF_X11_Y9_N11              ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LessThan0~4                                                                                                                                 ; MLABCELL_X8_Y10_N30        ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LessThan1~0                                                                                                                                 ; LABCELL_X11_Y9_N54         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                               ; FF_X11_Y10_N41             ; 55      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[7]~0                                                                                                                              ; LABCELL_X11_Y9_N33         ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|altera_avalon_mm_bridge:mm_bridge_0|cmd_waitrequest                                                                                                         ; MLABCELL_X39_Y18_N15       ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                 ; FF_X39_Y18_N53             ; 30      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|altera_avalon_mm_bridge:mm_bridge_0|wait_rise                                                                                                               ; MLABCELL_X39_Y18_N48       ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                   ; FF_X39_Y24_N26             ; 375     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2142w[3]~1 ; LABCELL_X45_Y23_N39        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2159w[3]~0 ; LABCELL_X45_Y23_N36        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2169w[3]~0 ; LABCELL_X45_Y24_N0         ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2179w[3]~0 ; LABCELL_X45_Y24_N18        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2189w[3]~1 ; LABCELL_X45_Y24_N3         ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2199w[3]~0 ; LABCELL_X45_Y24_N21        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2209w[3]~0 ; LABCELL_X45_Y24_N48        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2219w[3]~0 ; LABCELL_X45_Y24_N30        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2240w[3]~1 ; LABCELL_X42_Y24_N48        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2251w[3]~0 ; LABCELL_X42_Y23_N30        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2261w[3]~0 ; LABCELL_X45_Y23_N15        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2271w[3]~0 ; LABCELL_X45_Y23_N48        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2281w[3]~1 ; LABCELL_X45_Y23_N30        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2291w[3]~0 ; LABCELL_X45_Y24_N39        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2301w[3]~0 ; LABCELL_X45_Y24_N51        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2311w[3]~0 ; LABCELL_X45_Y24_N33        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2331w[3]~1 ; LABCELL_X43_Y19_N42        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2342w[3]~0 ; LABCELL_X45_Y23_N57        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2352w[3]~0 ; LABCELL_X45_Y24_N45        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2362w[3]~0 ; LABCELL_X45_Y24_N9         ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2372w[3]~1 ; LABCELL_X45_Y24_N42        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2382w[3]~0 ; LABCELL_X45_Y24_N36        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2392w[3]~0 ; LABCELL_X43_Y23_N3         ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2402w[3]~0 ; LABCELL_X43_Y23_N57        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2422w[3]~0 ; LABCELL_X45_Y23_N12        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2433w[3]~0 ; LABCELL_X45_Y24_N6         ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2443w[3]~0 ; LABCELL_X43_Y23_N39        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2453w[3]~0 ; LABCELL_X43_Y23_N21        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2463w[3]~1 ; LABCELL_X43_Y23_N36        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2473w[3]~0 ; LABCELL_X43_Y23_N18        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2483w[3]~0 ; LABCELL_X43_Y23_N0         ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|decode_sma:decode2|w_anode2493w[3]~0 ; LABCELL_X43_Y23_N54        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode543w[3]~0   ; LABCELL_X45_Y23_N27        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode560w[3]~0   ; LABCELL_X45_Y24_N12        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode570w[3]~0   ; LABCELL_X45_Y22_N48        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode580w[3]~0   ; LABCELL_X45_Y24_N15        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode590w[3]~0   ; LABCELL_X45_Y24_N24        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode600w[3]~0   ; LABCELL_X45_Y24_N27        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode610w[3]~0   ; LABCELL_X45_Y24_N57        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|decode_dla:decode2|w_anode620w[3]~0   ; LABCELL_X45_Y24_N54        ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[3]~0                                                                                           ; MLABCELL_X39_Y24_N0        ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|Equal0~2                                                                                                          ; MLABCELL_X34_Y21_N36       ; 48      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|Equal3~2                                                                                                          ; LABCELL_X35_Y21_N42        ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|boarder                                                                                                           ; FF_X34_Y21_N8              ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_act_d                                                                                                           ; FF_X34_Y21_N47             ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|v_act_d                                                                                                           ; FF_X35_Y21_N59             ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|state.DONE                                                                                                                   ; FF_X39_Y18_N14             ; 2       ; Latch enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|avm_m0_writedata[0]~0                                                                                                ; LABCELL_X35_Y18_N6         ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[23]~0                                                                            ; LABCELL_X35_Y18_N48        ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[24]~0                                                                            ; MLABCELL_X34_Y18_N21       ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|done~0                                                           ; MLABCELL_X34_Y18_N3        ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|pos_rgb_data[0]~0                                                                     ; LABCELL_X36_Y18_N33        ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; mandebrot_plot:u0|mandebrot_plot_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                           ; PLLOUTPUTCOUNTER_X0_Y5_N1  ; 733     ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; pll:my_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|locked_wire[0]                                                                                                           ; FRACTIONALPLL_X0_Y15_N0    ; 170     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; pll:my_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 97      ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                        ; PIN_V11                    ; 30      ; Global Clock         ; GCLK7            ; --                        ;
; FPGA_CLK2_50                                                                        ; PIN_Y13                    ; 16      ; Global Clock         ; GCLK4            ; --                        ;
; mandebrot_plot:u0|mandebrot_plot_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y5_N1  ; 733     ; Global Clock         ; GCLK5            ; --                        ;
; pll:my_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                 ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 97      ; Global Clock         ; GCLK6            ; --                        ;
+-------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                             ;
+-----------------------------------------------------------------------------------+---------+
; Name                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------+---------+
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[0] ; 640     ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[1] ; 640     ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[2] ; 640     ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[3] ; 640     ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[4] ; 640     ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[5] ; 640     ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[6] ; 640     ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[7] ; 640     ;
+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 262144       ; 8            ; 262144       ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2097152 ; 262144                      ; 8                           ; 262144                      ; 8                           ; 2097152             ; 256         ; 0     ; None ; M10K_X41_Y33_N0, M10K_X26_Y32_N0, M10K_X41_Y34_N0, M10K_X14_Y21_N0, M10K_X76_Y20_N0, M10K_X58_Y21_N0, M10K_X26_Y21_N0, M10K_X14_Y20_N0, M10K_X41_Y27_N0, M10K_X38_Y31_N0, M10K_X76_Y21_N0, M10K_X41_Y40_N0, M10K_X38_Y32_N0, M10K_X69_Y20_N0, M10K_X41_Y42_N0, M10K_X14_Y22_N0, M10K_X26_Y29_N0, M10K_X38_Y27_N0, M10K_X41_Y31_N0, M10K_X41_Y29_N0, M10K_X58_Y31_N0, M10K_X49_Y31_N0, M10K_X49_Y34_N0, M10K_X49_Y33_N0, M10K_X26_Y26_N0, M10K_X38_Y26_N0, M10K_X26_Y22_N0, M10K_X38_Y24_N0, M10K_X41_Y23_N0, M10K_X26_Y27_N0, M10K_X41_Y25_N0, M10K_X26_Y23_N0, M10K_X26_Y33_N0, M10K_X5_Y35_N0, M10K_X26_Y43_N0, M10K_X14_Y32_N0, M10K_X26_Y37_N0, M10K_X26_Y36_N0, M10K_X26_Y40_N0, M10K_X26_Y38_N0, M10K_X26_Y45_N0, M10K_X14_Y34_N0, M10K_X26_Y31_N0, M10K_X14_Y42_N0, M10K_X26_Y41_N0, M10K_X14_Y36_N0, M10K_X38_Y34_N0, M10K_X14_Y35_N0, M10K_X26_Y42_N0, M10K_X26_Y35_N0, M10K_X14_Y38_N0, M10K_X14_Y39_N0, M10K_X14_Y33_N0, M10K_X5_Y36_N0, M10K_X14_Y41_N0, M10K_X14_Y37_N0, M10K_X38_Y44_N0, M10K_X38_Y33_N0, M10K_X38_Y37_N0, M10K_X38_Y42_N0, M10K_X5_Y33_N0, M10K_X26_Y34_N0, M10K_X14_Y31_N0, M10K_X14_Y40_N0, M10K_X69_Y19_N0, M10K_X41_Y10_N0, M10K_X14_Y14_N0, M10K_X14_Y17_N0, M10K_X58_Y10_N0, M10K_X76_Y19_N0, M10K_X26_Y14_N0, M10K_X14_Y13_N0, M10K_X38_Y2_N0, M10K_X38_Y4_N0, M10K_X38_Y3_N0, M10K_X41_Y4_N0, M10K_X76_Y15_N0, M10K_X69_Y15_N0, M10K_X58_Y13_N0, M10K_X58_Y15_N0, M10K_X49_Y22_N0, M10K_X69_Y22_N0, M10K_X49_Y26_N0, M10K_X49_Y25_N0, M10K_X14_Y18_N0, M10K_X14_Y15_N0, M10K_X76_Y17_N0, M10K_X76_Y18_N0, M10K_X26_Y15_N0, M10K_X41_Y5_N0, M10K_X41_Y14_N0, M10K_X49_Y17_N0, M10K_X49_Y20_N0, M10K_X38_Y18_N0, M10K_X49_Y21_N0, M10K_X49_Y23_N0, M10K_X38_Y9_N0, M10K_X14_Y8_N0, M10K_X14_Y7_N0, M10K_X14_Y5_N0, M10K_X38_Y7_N0, M10K_X38_Y10_N0, M10K_X26_Y10_N0, M10K_X38_Y6_N0, M10K_X26_Y7_N0, M10K_X14_Y6_N0, M10K_X38_Y5_N0, M10K_X26_Y6_N0, M10K_X26_Y5_N0, M10K_X26_Y9_N0, M10K_X38_Y11_N0, M10K_X26_Y1_N0, M10K_X38_Y15_N0, M10K_X38_Y21_N0, M10K_X38_Y20_N0, M10K_X38_Y23_N0, M10K_X26_Y11_N0, M10K_X41_Y8_N0, M10K_X26_Y8_N0, M10K_X41_Y6_N0, M10K_X26_Y2_N0, M10K_X26_Y4_N0, M10K_X14_Y11_N0, M10K_X14_Y10_N0, M10K_X5_Y8_N0, M10K_X26_Y3_N0, M10K_X69_Y7_N0, M10K_X38_Y8_N0, M10K_X49_Y12_N0, M10K_X49_Y16_N0, M10K_X49_Y15_N0, M10K_X49_Y14_N0, M10K_X69_Y28_N0, M10K_X69_Y32_N0, M10K_X69_Y29_N0, M10K_X69_Y30_N0, M10K_X41_Y30_N0, M10K_X41_Y32_N0, M10K_X38_Y28_N0, M10K_X41_Y28_N0, M10K_X58_Y35_N0, M10K_X26_Y24_N0, M10K_X58_Y24_N0, M10K_X58_Y26_N0, M10K_X76_Y25_N0, M10K_X69_Y35_N0, M10K_X14_Y24_N0, M10K_X41_Y38_N0, M10K_X76_Y24_N0, M10K_X58_Y34_N0, M10K_X69_Y36_N0, M10K_X14_Y30_N0, M10K_X69_Y23_N0, M10K_X58_Y33_N0, M10K_X76_Y28_N0, M10K_X49_Y41_N0, M10K_X58_Y30_N0, M10K_X38_Y30_N0, M10K_X26_Y28_N0, M10K_X41_Y41_N0, M10K_X76_Y9_N0, M10K_X38_Y13_N0, M10K_X49_Y7_N0, M10K_X69_Y12_N0, M10K_X76_Y10_N0, M10K_X14_Y26_N0, M10K_X69_Y13_N0, M10K_X41_Y9_N0, M10K_X58_Y2_N0, M10K_X58_Y9_N0, M10K_X49_Y1_N0, M10K_X41_Y3_N0, M10K_X69_Y9_N0, M10K_X69_Y2_N0, M10K_X38_Y12_N0, M10K_X41_Y1_N0, M10K_X49_Y4_N0, M10K_X69_Y8_N0, M10K_X76_Y8_N0, M10K_X49_Y5_N0, M10K_X76_Y11_N0, M10K_X49_Y9_N0, M10K_X76_Y12_N0, M10K_X14_Y12_N0, M10K_X58_Y11_N0, M10K_X49_Y3_N0, M10K_X58_Y12_N0, M10K_X41_Y7_N0, M10K_X49_Y8_N0, M10K_X69_Y3_N0, M10K_X41_Y12_N0, M10K_X69_Y11_N0, M10K_X41_Y15_N0, M10K_X38_Y17_N0, M10K_X41_Y19_N0, M10K_X38_Y16_N0, M10K_X58_Y19_N0, M10K_X26_Y19_N0, M10K_X41_Y18_N0, M10K_X41_Y20_N0, M10K_X41_Y16_N0, M10K_X41_Y21_N0, M10K_X38_Y19_N0, M10K_X26_Y17_N0, M10K_X26_Y20_N0, M10K_X38_Y29_N0, M10K_X41_Y13_N0, M10K_X41_Y17_N0, M10K_X41_Y35_N0, M10K_X38_Y35_N0, M10K_X41_Y37_N0, M10K_X41_Y39_N0, M10K_X49_Y43_N0, M10K_X26_Y30_N0, M10K_X14_Y23_N0, M10K_X14_Y25_N0, M10K_X49_Y39_N0, M10K_X76_Y30_N0, M10K_X58_Y23_N0, M10K_X76_Y23_N0, M10K_X14_Y29_N0, M10K_X14_Y27_N0, M10K_X14_Y28_N0, M10K_X49_Y44_N0, M10K_X49_Y18_N0, M10K_X58_Y16_N0, M10K_X49_Y10_N0, M10K_X58_Y20_N0, M10K_X49_Y6_N0, M10K_X49_Y19_N0, M10K_X58_Y18_N0, M10K_X49_Y11_N0, M10K_X58_Y32_N0, M10K_X14_Y19_N0, M10K_X69_Y21_N0, M10K_X26_Y16_N0, M10K_X26_Y18_N0, M10K_X58_Y17_N0, M10K_X69_Y17_N0, M10K_X49_Y13_N0, M10K_X69_Y5_N0, M10K_X69_Y16_N0, M10K_X76_Y32_N0, M10K_X76_Y16_N0, M10K_X69_Y10_N0, M10K_X76_Y22_N0, M10K_X58_Y22_N0, M10K_X69_Y18_N0, M10K_X14_Y16_N0, M10K_X26_Y13_N0, M10K_X58_Y14_N0, M10K_X69_Y14_N0, M10K_X41_Y24_N0, M10K_X41_Y22_N0, M10K_X41_Y26_N0, M10K_X38_Y22_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288  ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64          ; 0     ; None ; M10K_X41_Y43_N0, M10K_X41_Y44_N0, M10K_X41_Y46_N0, M10K_X41_Y45_N0, M10K_X69_Y26_N0, M10K_X76_Y27_N0, M10K_X76_Y26_N0, M10K_X69_Y25_N0, M10K_X38_Y39_N0, M10K_X38_Y43_N0, M10K_X38_Y45_N0, M10K_X38_Y41_N0, M10K_X26_Y39_N0, M10K_X26_Y46_N0, M10K_X38_Y46_N0, M10K_X26_Y44_N0, M10K_X58_Y25_N0, M10K_X38_Y25_N0, M10K_X26_Y25_N0, M10K_X49_Y38_N0, M10K_X76_Y14_N0, M10K_X58_Y3_N0, M10K_X41_Y11_N0, M10K_X38_Y14_N0, M10K_X38_Y38_N0, M10K_X41_Y36_N0, M10K_X38_Y40_N0, M10K_X38_Y36_N0, M10K_X69_Y4_N0, M10K_X58_Y4_N0, M10K_X69_Y6_N0, M10K_X14_Y9_N0, M10K_X49_Y42_N0, M10K_X49_Y30_N0, M10K_X76_Y29_N0, M10K_X49_Y40_N0, M10K_X26_Y12_N0, M10K_X69_Y24_N0, M10K_X49_Y24_N0, M10K_X76_Y13_N0, M10K_X49_Y32_N0, M10K_X49_Y28_N0, M10K_X49_Y27_N0, M10K_X49_Y29_N0, M10K_X41_Y2_N0, M10K_X49_Y2_N0, M10K_X38_Y1_N0, M10K_X14_Y4_N0, M10K_X69_Y31_N0, M10K_X49_Y35_N0, M10K_X49_Y36_N0, M10K_X76_Y31_N0, M10K_X58_Y36_N0, M10K_X69_Y34_N0, M10K_X49_Y45_N0, M10K_X69_Y33_N0, M10K_X58_Y27_N0, M10K_X58_Y28_N0, M10K_X58_Y29_N0, M10K_X69_Y27_N0, M10K_X58_Y6_N0, M10K_X58_Y7_N0, M10K_X58_Y5_N0, M10K_X58_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------+
; Fitter DSP Block Usage Summary              ;
+-------------------------------+-------------+
; Statistic                     ; Number Used ;
+-------------------------------+-------------+
; Independent 27x27             ; 3           ;
; Total number of DSP blocks    ; 3           ;
;                               ;             ;
; Fixed Point Signed Multiplier ; 3           ;
+-------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                             ; Mode              ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_real_sq|Mult0~8       ; Independent 27x27 ; DSP_X32_Y14_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_imag_sq|Mult0~8       ; Independent 27x27 ; DSP_X32_Y16_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|fxp_mult:mult_two_real_imag|Mult0~8 ; Independent 27x27 ; DSP_X32_Y12_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 10,687 / 289,320 ( 4 % ) ;
; C12 interconnects                           ; 564 / 13,420 ( 4 % )     ;
; C2 interconnects                            ; 2,940 / 119,108 ( 2 % )  ;
; C4 interconnects                            ; 1,766 / 56,300 ( 3 % )   ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )           ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )           ;
; Direct links                                ; 211 / 289,320 ( < 1 % )  ;
; Global clocks                               ; 4 / 16 ( 25 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )           ;
; Local interconnects                         ; 346 / 84,580 ( < 1 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )           ;
; R14 interconnects                           ; 768 / 12,676 ( 6 % )     ;
; R14/C12 interconnect drivers                ; 987 / 20,720 ( 5 % )     ;
; R3 interconnects                            ; 4,047 / 130,992 ( 3 % )  ;
; R6 interconnects                            ; 6,622 / 266,960 ( 2 % )  ;
; Spine clocks                                ; 17 / 360 ( 5 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )       ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 73        ; 0            ; 73        ; 0            ; 0            ; 73        ; 73        ; 0            ; 73        ; 73        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 22           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 73           ; 0         ; 73           ; 73           ; 0         ; 0         ; 73           ; 0         ; 0         ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 51           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_CONVST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ARDUINO_RESET_N    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2S           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_MCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                       ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                        ; Destination Clock(s)                                                   ; Delay Added in ns ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------+
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk        ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk        ; 291.5             ;
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk        ; my_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 170.4             ;
; my_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk        ; 85.6              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                            ; Destination Register                                                                                                                                                       ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[3]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[3]                                                                                             ; 2.444             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[1]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[1]                                                                                             ; 2.441             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[4]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[4]                                                                                             ; 2.438             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[0]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[0]                                                                                             ; 2.438             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[2]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[2]                                                                                             ; 2.428             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[5]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.355             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[7]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.354             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[6]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.322             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[9]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.302             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_x[8]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.261             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|address_reg_b[2]                  ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 2.192             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|address_reg_b[1]                  ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[6]                                                                                                       ; 2.088             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[1]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.086             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[6]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.084             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[2]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.084             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[0]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.084             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[4]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.084             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[8]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.083             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[7]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.078             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[5]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.078             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[3]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.076             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|pixel_y[9]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[16]                                                                                            ; 2.034             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|address_reg_b[4]                  ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[6]                                                                                                       ; 1.962             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[18]                                                                                            ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[6]                                                                                                       ; 1.768             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|address_reg_b[3]                  ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_b[6]                                                                                                       ; 1.736             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|address_reg_b[2]                   ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[6]                                                                                                       ; 1.685             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|address_reg_b[0]                  ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_g[7]                                                                                                       ; 1.585             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|address_reg_b[0]                   ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_g[7]                                                                                                       ; 1.514             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_64k|altsyncram:ram_rtl_0|altsyncram_gdn1:auto_generated|address_reg_b[1]                   ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[6]                                                                                                       ; 1.302             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[14]                                                                                                                         ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[15]                                                                                                                         ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[12]                                                                                                                         ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[11]                                                                                                                         ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[9]                                                                                                                          ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[8]                                                                                                                          ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[7]                                                                                                                          ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[6]                                                                                                                          ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[5]                                                                                                                          ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[4]                                                                                                                          ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[3]                                                                                                                          ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[2]                                                                                                                          ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[10]                                                                                                                         ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[13]                                                                                                                         ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                            ; 1.199             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|state.FIN                     ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2        ; 0.666             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[1]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a198~portb_address_reg0 ; 0.618             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[0]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a106~portb_address_reg0 ; 0.609             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[1]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_1       ; 0.544             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|state.CALC                    ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2        ; 0.541             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[2]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2        ; 0.530             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[6]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2        ; 0.526             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[0]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a254~porta_address_reg0 ; 0.518             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[1]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a254~porta_address_reg0 ; 0.518             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[5]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2        ; 0.515             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[8]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[8]~_Duplicate_2        ; 0.506             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[0]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_1       ; 0.490             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a135~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.455             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a167~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.455             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a199~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.455             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a231~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.455             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[7]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_1       ; 0.451             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[3]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_1       ; 0.450             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[4]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a111~portb_address_reg0 ; 0.446             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[2]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a254~porta_address_reg0 ; 0.443             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[3]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a254~porta_address_reg0 ; 0.443             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[4]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a254~porta_address_reg0 ; 0.443             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[8]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_1       ; 0.439             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[11]                                                                                            ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a182~porta_address_reg0 ; 0.435             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[12]                                                                                            ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a182~porta_address_reg0 ; 0.435             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a143~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.434             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a175~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.434             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a207~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.434             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a239~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.434             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[10]                                                                                            ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a111~portb_address_reg0 ; 0.432             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[11]                                                                                            ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a111~portb_address_reg0 ; 0.432             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[7]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a182~porta_address_reg0 ; 0.428             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[8]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a182~porta_address_reg0 ; 0.428             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_3        ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2        ; 0.427             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[4]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2        ; 0.427             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_im[3]                                                                            ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2        ; 0.427             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[1]~_Duplicate_2        ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2        ; 0.427             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[0]~_Duplicate_2        ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[6]~_Duplicate_2        ; 0.427             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[3]                                                                                          ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a11~porta_datain_reg0   ; 0.427             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[5]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a206~portb_address_reg0 ; 0.427             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[6]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a206~portb_address_reg0 ; 0.427             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|rgb_data[0]                                                                                          ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a88~porta_datain_reg0   ; 0.422             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[7]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a238~portb_address_reg0 ; 0.421             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[12]                                                                                            ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a111~portb_address_reg0 ; 0.421             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|c_re[12]                                                                           ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_real[17]~_Duplicate_1       ; 0.420             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[5]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a182~porta_address_reg0 ; 0.420             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|waddr[6]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a182~porta_address_reg0 ; 0.420             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]~_Duplicate_3        ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|mandelbrot_core:core|mandelbrot_calc:mandelbrot_inst|z_imag[5]~_Duplicate_2        ; 0.418             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|state.IDLE                                                                         ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|state.START                                                                        ; 0.416             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_count[8]                                                                                                     ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|h_act                                                                                                          ; 0.416             ;
; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|state.CALC                                                                         ; mandebrot_plot:u0|mand_total_sys:mand_total_single_sys_0|mandelbrot_single_sys:mand_sys|data_valid                                                                         ; 0.414             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|raddr[8]                                                                                             ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a238~portb_address_reg0 ; 0.413             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a151~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.411             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a183~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.411             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a215~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.411             ;
; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|framebuffer_dpram:fb|dpram:mem_256k|altsyncram:ram_rtl_0|altsyncram_8gn1:auto_generated|ram_block1a247~portb_address_reg0 ; mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hdmi_tx:tx|vga_r[7]                                                                                                       ; 0.411             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (12473): User specified to use only one processors but 16 processors were detected which could be used to decrease run time.
Info (119006): Selected device 5CSEBA6U23I7 for design "MANDELBROT_HW"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "mandebrot_plot:u0|mandebrot_plot_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): pll:my_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 78 fanout uses global clock CLKCTRL_G6
    Info (11162): mandebrot_plot:u0|mandebrot_plot_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 692 fanout uses global clock CLKCTRL_G5
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 27 fanout uses global clock CLKCTRL_G7
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'mandebrot_plot/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'MANDELBROT_HW.SDC'
Warning (332174): Ignored filter at MANDELBROT_HW.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 14
Warning (332049): Ignored create_clock at MANDELBROT_HW.sdc(14): Argument <targets> is not an object ID File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 14
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 14
Warning (332174): Ignored filter at MANDELBROT_HW.sdc(15): altera_reserved_tdi could not be matched with a port File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 15
Warning (332174): Ignored filter at MANDELBROT_HW.sdc(15): altera_reserved_tck could not be matched with a clock File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 15
Warning (332049): Ignored set_input_delay at MANDELBROT_HW.sdc(15): Argument <targets> is an empty collection File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 15
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 15
Warning (332049): Ignored set_input_delay at MANDELBROT_HW.sdc(15): Argument -clock is not an object ID File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 15
Warning (332174): Ignored filter at MANDELBROT_HW.sdc(16): altera_reserved_tms could not be matched with a port File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 16
Warning (332049): Ignored set_input_delay at MANDELBROT_HW.sdc(16): Argument <targets> is an empty collection File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 16
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 16
Warning (332049): Ignored set_input_delay at MANDELBROT_HW.sdc(16): Argument -clock is not an object ID File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 16
Warning (332174): Ignored filter at MANDELBROT_HW.sdc(17): altera_reserved_tdo could not be matched with a port File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 17
Warning (332049): Ignored set_output_delay at MANDELBROT_HW.sdc(17): Argument <targets> is an empty collection File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 17
    Info (332050): set_output_delay -clock altera_reserved_tck 3 [get_ports altera_reserved_tdo] File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 17
Warning (332049): Ignored set_output_delay at MANDELBROT_HW.sdc(17): Argument -clock is not an object ID File: D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.sdc Line: 17
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {my_pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name {my_pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {my_pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {my_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 61 -duty_cycle 50.00 -name {my_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {my_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd|CNT[7] is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK
Warning (332060): Node: mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|state.DONE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|hps_write is being clocked by mandebrot_plot:u0|hdmi_display_sys:hdmi_driver_0|state.DONE
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: my_pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: my_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: my_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    0.651 my_pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   39.720 my_pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.333 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 159 registers into blocks of type DSP block
    Extra Info (176220): Created 159 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:09
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:10
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:17
Info (11888): Total time spent on timing analysis during the Fitter is 5.08 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:29
Warning (169064): Following 22 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 15
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 16
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 26
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 27
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 28
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 29
    Info (169065): Pin HDMI_I2C_SCL has a permanently enabled output enable File: D:/software/verilog/MANDELBROT_HW/mandelbrot_hw.v Line: 24
Info (144001): Generated suppressed messages file D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 6162 megabytes
    Info: Processing ended: Sat Jul  6 13:29:07 2024
    Info: Elapsed time: 00:02:05
    Info: Total CPU time (on all processors): 00:01:41


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/software/verilog/MANDELBROT_HW/MANDELBROT_HW.fit.smsg.


