vhdtdtfi -lib work D:/03_FPGA_Project/01_UAV_CMOS/02_FPGA/UAV_CMOS/UAV_CMOS/pulse_transfer.v -lang verilog -prj UAV_CMOS -o pulse_transfer.spl -module pulse_transfer -template D:/01_Installed_SW/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6l pulse_transfer.spl D:/03_FPGA_Project/01_UAV_CMOS/02_FPGA/UAV_CMOS/UAV_CMOS/pulse_transfer.sym 
