// Seed: 219677978
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  assign module_1.id_9 = 0;
  output tri0 id_1;
  assign id_1 = -1 ? id_4 - id_4 : -1 == -1;
endmodule
module module_1 (
    input tri0 id_0
    , id_22,
    output wor id_1,
    output wand id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri1 id_6,
    input wire id_7
    , id_23,
    output logic id_8,
    input wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    output supply1 id_12,
    output supply1 id_13,
    input uwire id_14,
    input uwire id_15,
    input tri0 id_16,
    input supply0 id_17,
    output uwire id_18,
    output supply0 id_19,
    output uwire id_20
);
  always @(posedge 1) begin : LABEL_0
    id_8 <= -1;
    if (1)
      if (-1)
        if (1) begin : LABEL_1
          deassign id_1;
        end
  end
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23,
      id_22,
      id_22,
      id_23,
      id_22
  );
endmodule
