

================================================================
== Vivado HLS Report for 'arp_pkg_receiver'
================================================================
* Date:           Thu Aug  5 18:55:54 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.10 ns | 2.900 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 3.100 ns | 3.100 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.90>
ST_1 : Operation 3 [1/1] (1.45ns)   --->   "%myIpAddress_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %myIpAddress_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:48]   --->   Operation 3 'read' 'myIpAddress_V_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %myIpAddress_V_out, i32 %myIpAddress_V_read)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 4 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i1P(i512* %arpDataIn_V_data_V, i64* %arpDataIn_V_keep_V, i1* %arpDataIn_V_last_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:59->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 5 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:59->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i1P(i512* %arpDataIn_V_data_V, i64* %arpDataIn_V_keep_V, i1* %arpDataIn_V_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:60->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 7 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:60->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 8 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:60->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 9 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = load i4* @wordCount_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:62->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 10 'load' 't_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %t_V, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:62->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 11 'icmp' 'icmp_ln879' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %1, label %._crit_edge48.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:62->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 12 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%opCode_V = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %tmp_data_V, i32 160, i32 175)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:69->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 13 'partselect' 'opCode_V' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%protoAddrDst_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 304, i32 335)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:72->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 14 'partselect' 'protoAddrDst_V' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%icmp_ln879_2 = icmp eq i16 %opCode_V, 256" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:74->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 15 'icmp' 'icmp_ln879_2' <Predicate = (tmp & icmp_ln879)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln879_3 = icmp eq i32 %protoAddrDst_V, %myIpAddress_V_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:74->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 16 'icmp' 'icmp_ln879_3' <Predicate = (tmp & icmp_ln879)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.12ns)   --->   "%and_ln74 = and i1 %icmp_ln879_2, %icmp_ln879_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:74->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 17 'and' 'and_ln74' <Predicate = (tmp & icmp_ln879)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %and_ln74, label %2, label %._crit_edge49.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:74->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 18 'br' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%icmp_ln879_4 = icmp eq i16 %opCode_V, 512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:76->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 19 'icmp' 'icmp_ln879_4' <Predicate = (tmp & icmp_ln879 & !and_ln74)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.12ns)   --->   "%and_ln76 = and i1 %icmp_ln879_4, %icmp_ln879_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:76->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 20 'and' 'and_ln76' <Predicate = (tmp & icmp_ln879 & !and_ln74)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %and_ln76, label %3, label %._crit_edge51.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:76->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 21 'br' <Predicate = (tmp & icmp_ln879 & !and_ln74)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_7_i_i = call i80 @_ssdm_op_PartSelect.i80.i512.i32.i32(i512 %tmp_data_V, i32 176, i32 255)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 22 'partselect' 'tmp_7_i_i' <Predicate = (tmp & icmp_ln879 & !and_ln74 & and_ln76)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i80 @_ssdm_op_PartSelect.i80.i512.i32.i32(i512 %tmp_data_V, i32 176, i32 255)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:75->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 23 'partselect' 'tmp_5_i_i' <Predicate = (tmp & icmp_ln879 & and_ln74)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_6_i_i = call i112 @_ssdm_op_PartSelect.i112.i512.i32.i32(i512 %tmp_data_V, i32 48, i32 159)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:75->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 24 'partselect' 'tmp_6_i_i' <Predicate = (tmp & icmp_ln879 & and_ln74)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln700 = add i4 %t_V, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:83->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 25 'add' 'add_ln700' <Predicate = (tmp)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.35ns)   --->   "%select_ln80 = select i1 %tmp_last_V, i4 0, i4 %add_ln700" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 26 'select' 'select_ln80' <Predicate = (tmp)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "store i4 %select_ln80, i4* @wordCount_V, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:83->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 27 'store' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %arpDataIn_V_data_V, i64* %arpDataIn_V_keep_V, i1* %arpDataIn_V_last_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %arpDataIn_V_data_V, i64* %arpDataIn_V_keep_V, i1* %arpDataIn_V_last_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %arpDataIn_V_data_V, i64* %arpDataIn_V_keep_V, i1* %arpDataIn_V_last_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* @arpReplyFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* @arpTableInsertFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %myIpAddress_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %myIpAddress_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* @arpReplyFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* @arpTableInsertFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %arpDataIn_V_data_V, i64* %arpDataIn_V_keep_V, i1* %arpDataIn_V_last_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:50->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 38 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = call i81 @_ssdm_op_BitConcatenate.i81.i1.i80(i1 true, i80 %tmp_7_i_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 39 'bitconcatenate' 'tmp_1' <Predicate = (tmp & icmp_ln879 & !and_ln74 & and_ln76)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* @arpTableInsertFifo_V, i81 %tmp_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 40 'write' <Predicate = (tmp & icmp_ln879 & !and_ln74 & and_ln76)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge51.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 41 'br' <Predicate = (tmp & icmp_ln879 & !and_ln74 & and_ln76)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 42 'br' <Predicate = (tmp & icmp_ln879 & !and_ln74)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp1 = call i192 @_ssdm_op_BitConcatenate.i192.i80.i112(i80 %tmp_5_i_i, i112 %tmp_6_i_i)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:75->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 43 'bitconcatenate' 'tmp1' <Predicate = (tmp & icmp_ln879 & and_ln74)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* @arpReplyFifo_V, i192 %tmp1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:75->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 44 'write' <Predicate = (tmp & icmp_ln879 & and_ln74)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:75->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 45 'br' <Predicate = (tmp & icmp_ln879 & and_ln74)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge48.i.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:78->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 46 'br' <Predicate = (tmp & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:84->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 47 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arpDataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpDataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arpDataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ myIpAddress_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ myIpAddress_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wordCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ arpReplyFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ arpTableInsertFifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
myIpAddress_V_read (read          ) [ 000]
write_ln365        (write         ) [ 000]
tmp                (nbreadreq     ) [ 011]
br_ln59            (br            ) [ 000]
empty              (read          ) [ 000]
tmp_data_V         (extractvalue  ) [ 000]
tmp_last_V         (extractvalue  ) [ 000]
t_V                (load          ) [ 000]
icmp_ln879         (icmp          ) [ 011]
br_ln62            (br            ) [ 000]
opCode_V           (partselect    ) [ 000]
protoAddrDst_V     (partselect    ) [ 000]
icmp_ln879_2       (icmp          ) [ 000]
icmp_ln879_3       (icmp          ) [ 000]
and_ln74           (and           ) [ 011]
br_ln74            (br            ) [ 000]
icmp_ln879_4       (icmp          ) [ 000]
and_ln76           (and           ) [ 011]
br_ln76            (br            ) [ 000]
tmp_7_i_i          (partselect    ) [ 011]
tmp_5_i_i          (partselect    ) [ 011]
tmp_6_i_i          (partselect    ) [ 011]
add_ln700          (add           ) [ 000]
select_ln80        (select        ) [ 000]
store_ln83         (store         ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specpipeline_ln50  (specpipeline  ) [ 000]
tmp_1              (bitconcatenate) [ 000]
write_ln77         (write         ) [ 000]
br_ln77            (br            ) [ 000]
br_ln0             (br            ) [ 000]
tmp1               (bitconcatenate) [ 000]
write_ln75         (write         ) [ 000]
br_ln75            (br            ) [ 000]
br_ln78            (br            ) [ 000]
br_ln84            (br            ) [ 000]
ret_ln365          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arpDataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arpDataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arpDataIn_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="myIpAddress_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="myIpAddress_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wordCount_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wordCount_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arpReplyFifo_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpReplyFifo_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arpTableInsertFifo_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableInsertFifo_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i1.i80"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i81P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i192.i80.i112"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="myIpAddress_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIpAddress_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln365_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln365/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="512" slack="0"/>
<pin id="105" dir="0" index="2" bw="64" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="0" index="4" bw="1" slack="0"/>
<pin id="108" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="577" slack="0"/>
<pin id="116" dir="0" index="1" bw="512" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="0" index="3" bw="1" slack="0"/>
<pin id="119" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln77_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="81" slack="0"/>
<pin id="127" dir="0" index="2" bw="81" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln75_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="192" slack="0"/>
<pin id="134" dir="0" index="2" bw="192" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="80" slack="0"/>
<pin id="140" dir="0" index="1" bw="512" slack="0"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="0" index="3" bw="9" slack="0"/>
<pin id="143" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i_i/1 tmp_5_i_i/1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="80" slack="1"/>
<pin id="149" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i tmp_5_i_i "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_data_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="577" slack="0"/>
<pin id="153" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_last_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="577" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="t_V_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln879_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="opCode_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="512" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="0" index="3" bw="9" slack="0"/>
<pin id="175" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="opCode_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="protoAddrDst_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="512" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="0" index="3" bw="10" slack="0"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="protoAddrDst_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln879_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln879_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln74_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln74/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln879_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="and_ln76_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_6_i_i_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="112" slack="0"/>
<pin id="222" dir="0" index="1" bw="512" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="0" index="3" bw="9" slack="0"/>
<pin id="225" dir="1" index="4" bw="112" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_i_i/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln700_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln80_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln83_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="81" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="80" slack="1"/>
<pin id="254" dir="1" index="3" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="192" slack="0"/>
<pin id="261" dir="0" index="1" bw="80" slack="1"/>
<pin id="262" dir="0" index="2" bw="112" slack="1"/>
<pin id="263" dir="1" index="3" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln879_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="275" class="1005" name="and_ln74_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln74 "/>
</bind>
</comp>

<comp id="279" class="1005" name="and_ln76_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln76 "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_6_i_i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="112" slack="1"/>
<pin id="285" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="88" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="129"><net_src comp="82" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="86" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="150"><net_src comp="138" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="114" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="159"><net_src comp="114" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="151" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="151" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="194"><net_src comp="170" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="180" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="88" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="190" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="170" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="196" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="151" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="160" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="156" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="147" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="250" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="264"><net_src comp="84" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="147" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="270"><net_src comp="102" pin="5"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="164" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="202" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="214" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="220" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="259" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: myIpAddress_V_out | {1 }
	Port: wordCount_V | {1 }
	Port: arpReplyFifo_V | {2 }
	Port: arpTableInsertFifo_V | {2 }
 - Input state : 
	Port: arp_pkg_receiver : arpDataIn_V_data_V | {1 }
	Port: arp_pkg_receiver : arpDataIn_V_keep_V | {1 }
	Port: arp_pkg_receiver : arpDataIn_V_last_V | {1 }
	Port: arp_pkg_receiver : myIpAddress_V | {1 }
	Port: arp_pkg_receiver : wordCount_V | {1 }
  - Chain level:
	State 1
		icmp_ln879 : 1
		br_ln62 : 2
		opCode_V : 1
		protoAddrDst_V : 1
		icmp_ln879_2 : 2
		icmp_ln879_3 : 2
		and_ln74 : 3
		br_ln74 : 3
		icmp_ln879_4 : 2
		and_ln76 : 3
		br_ln76 : 3
		tmp_7_i_i : 1
		tmp_5_i_i : 1
		tmp_6_i_i : 1
		add_ln700 : 1
		select_ln80 : 2
		store_ln83 : 3
	State 2
		write_ln77 : 1
		write_ln75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln879_fu_164       |    0    |    9    |
|   icmp   |      icmp_ln879_2_fu_190      |    0    |    13   |
|          |      icmp_ln879_3_fu_196      |    0    |    20   |
|          |      icmp_ln879_4_fu_208      |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln700_fu_230       |    0    |    12   |
|----------|-------------------------------|---------|---------|
|    and   |        and_ln74_fu_202        |    0    |    2    |
|          |        and_ln76_fu_214        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|  select  |       select_ln80_fu_236      |    0    |    4    |
|----------|-------------------------------|---------|---------|
|   read   | myIpAddress_V_read_read_fu_88 |    0    |    0    |
|          |       empty_read_fu_114       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    write_ln365_write_fu_94    |    0    |    0    |
|   write  |    write_ln77_write_fu_124    |    0    |    0    |
|          |    write_ln75_write_fu_131    |    0    |    0    |
|----------|-------------------------------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_102     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_138          |    0    |    0    |
|partselect|        opCode_V_fu_170        |    0    |    0    |
|          |     protoAddrDst_V_fu_180     |    0    |    0    |
|          |        tmp_6_i_i_fu_220       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|extractvalue|       tmp_data_V_fu_151       |    0    |    0    |
|          |       tmp_last_V_fu_156       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|          tmp_1_fu_250         |    0    |    0    |
|          |          tmp1_fu_259          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    75   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| and_ln74_reg_275 |    1   |
| and_ln76_reg_279 |    1   |
|icmp_ln879_reg_271|    1   |
|      reg_147     |   80   |
| tmp_6_i_i_reg_283|   112  |
|    tmp_reg_267   |    1   |
+------------------+--------+
|       Total      |   196  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   75   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   196  |    -   |
+-----------+--------+--------+
|   Total   |   196  |   75   |
+-----------+--------+--------+
