Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  9 20:10:34 2021
| Host         : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dvi_pass_top_control_sets_placed.rpt
| Design       : dvi_pass_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             309 |          104 |
| No           | No                    | Yes                    |              39 |           17 |
| No           | Yes                   | No                     |             111 |           39 |
| Yes          | No                    | No                     |              35 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                              Enable Signal                                             |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clkwiz_inst/inst/clk_out1                                 |                                                                                                        | dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              1 |         1.00 |
|  dvi2rgb_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                        | async_reset_i_IBUF                                                                 |                1 |              2 |         2.00 |
|  clkwiz_inst/inst/clk_out1                                 |                                                                                                        | async_reset_i_IBUF                                                                 |                1 |              2 |         2.00 |
|  dvi2rgb_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                        | rgb2dvi_inst/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  clkwiz_inst/inst/clk_out1                                 |                                                                                                        | dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/aRst_int                               |                1 |              2 |         2.00 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                        | dvi2rgb_inst/U0/TMDS_ClockingX/in0                                                 |                1 |              2 |         2.00 |
|  clkwiz_inst/inst/clk_out1                                 |                                                                                                        | dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              2 |         2.00 |
|  clkwiz_inst/inst/clk_out1                                 | dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]           |                1 |              4 |         4.00 |
|  clkwiz_inst/inst/clk_out1                                 | dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]           |                1 |              4 |         4.00 |
|  clkwiz_inst/inst/clk_out1                                 | dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[3]                    |                                                                                    |                1 |              4 |         4.00 |
|  dvi2rgb_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                        | rgb2dvi_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              5 |         5.00 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                2 |              5 |         2.50 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                   |                1 |              5 |         5.00 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | dvi2rgb_inst/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                   |                1 |              5 |         5.00 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                2 |              5 |         2.50 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                                    |                2 |              5 |         2.50 |
|  clkwiz_inst/inst/clk_out1                                 | dvi2rgb_inst/U0/TMDS_ClockingX/sel                                                                     | dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              5 |         5.00 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                                    |                3 |              5 |         1.67 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                                    |                2 |              5 |         2.50 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                2 |              5 |         2.50 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |              5 |         2.50 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                        | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |              7 |         3.50 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                        | dvi2rgb_inst/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |              7 |         3.50 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                        | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |              7 |         3.50 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                        | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_0[0]          |                2 |              8 |         4.00 |
|  clkwiz_inst/inst/clk_out1                                 | dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                                    |                2 |              8 |         4.00 |
|  clkwiz_inst/inst/clk_out1                                 | dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[2]                    |                                                                                    |                3 |              8 |         2.67 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                        | dvi2rgb_inst/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                        |                3 |              8 |         2.67 |
|  clkwiz_inst/inst/clk_out1                                 |                                                                                                        | dvi2rgb_inst/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                5 |              9 |         1.80 |
|  dvi2rgb_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                        | rgb2dvi_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |         2.50 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                        | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                        |                3 |             11 |         3.67 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                             | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                         |                3 |             11 |         3.67 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                             | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                         |                2 |             11 |         5.50 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                | dvi2rgb_inst/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                         |                3 |             11 |         3.67 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                        | dvi2rgb_inst/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                4 |             12 |         3.00 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                        | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                6 |             21 |         3.50 |
|  clkwiz_inst/inst/clk_out1                                 | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/sel                                                           | dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |         4.00 |
|  clkwiz_inst/inst/clk_out1                                 | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/sel                                                           | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |         4.00 |
|  clkwiz_inst/inst/clk_out1                                 | dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel                                                           | dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |         4.00 |
|  dvi2rgb_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                        | rgb2dvi_inst/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               15 |             32 |         2.13 |
|  clkwiz_inst/inst/clk_out1                                 |                                                                                                        |                                                                                    |               19 |             36 |         1.89 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | dvi2rgb_inst/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                                    |                6 |             48 |         8.00 |
|  dvi2rgb_inst/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                        |                                                                                    |               44 |            135 |         3.07 |
|  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                        |                                                                                    |               41 |            146 |         3.56 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+


