###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       215275   # Number of WRITE/WRITEP commands
num_reads_done                 =       486226   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       423053   # Number of read row buffer hits
num_read_cmds                  =       486224   # Number of READ/READP commands
num_writes_done                =       215275   # Number of read requests issued
num_write_row_hits             =       160382   # Number of write row buffer hits
num_act_cmds                   =       118413   # Number of ACT commands
num_pre_cmds                   =       118396   # Number of PRE commands
num_ondemand_pres              =       106201   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9408639   # Cyles of rank active rank.0
rank_active_cycles.1           =      9139527   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       591361   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       860473   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       650440   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4722   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1696   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1912   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1034   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1262   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2162   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2897   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4103   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         8564   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22709   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           47   # Write cmd latency (cycles)
write_latency[20-39]           =         1061   # Write cmd latency (cycles)
write_latency[40-59]           =         1882   # Write cmd latency (cycles)
write_latency[60-79]           =         5054   # Write cmd latency (cycles)
write_latency[80-99]           =         9965   # Write cmd latency (cycles)
write_latency[100-119]         =        12663   # Write cmd latency (cycles)
write_latency[120-139]         =        17861   # Write cmd latency (cycles)
write_latency[140-159]         =        17499   # Write cmd latency (cycles)
write_latency[160-179]         =        17229   # Write cmd latency (cycles)
write_latency[180-199]         =        16037   # Write cmd latency (cycles)
write_latency[200-]            =       115977   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       232237   # Read request latency (cycles)
read_latency[40-59]            =        74522   # Read request latency (cycles)
read_latency[60-79]            =        57361   # Read request latency (cycles)
read_latency[80-99]            =        18463   # Read request latency (cycles)
read_latency[100-119]          =        12763   # Read request latency (cycles)
read_latency[120-139]          =         9622   # Read request latency (cycles)
read_latency[140-159]          =         8257   # Read request latency (cycles)
read_latency[160-179]          =         6679   # Read request latency (cycles)
read_latency[180-199]          =         5398   # Read request latency (cycles)
read_latency[200-]             =        60923   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.07465e+09   # Write energy
read_energy                    =  1.96046e+09   # Read energy
act_energy                     =  3.23978e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.83853e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.13027e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87099e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70306e+09   # Active standby energy rank.1
average_read_latency           =      102.708   # Average read request latency (cycles)
average_interarrival           =      14.2547   # Average request interarrival latency (cycles)
total_energy                   =  1.63347e+10   # Total energy (pJ)
average_power                  =      1633.47   # Average power (mW)
average_bandwidth              =      5.98614   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       218190   # Number of WRITE/WRITEP commands
num_reads_done                 =       488916   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       436904   # Number of read row buffer hits
num_read_cmds                  =       488916   # Number of READ/READP commands
num_writes_done                =       218190   # Number of read requests issued
num_write_row_hits             =       175423   # Number of write row buffer hits
num_act_cmds                   =        95085   # Number of ACT commands
num_pre_cmds                   =        95067   # Number of PRE commands
num_ondemand_pres              =        81506   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9300129   # Cyles of rank active rank.0
rank_active_cycles.1           =      9246342   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       699871   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       753658   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       655475   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5361   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1704   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1865   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          948   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1223   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2230   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2872   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4123   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         8683   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22622   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           65   # Write cmd latency (cycles)
write_latency[20-39]           =         1300   # Write cmd latency (cycles)
write_latency[40-59]           =         2761   # Write cmd latency (cycles)
write_latency[60-79]           =         7068   # Write cmd latency (cycles)
write_latency[80-99]           =        12480   # Write cmd latency (cycles)
write_latency[100-119]         =        15269   # Write cmd latency (cycles)
write_latency[120-139]         =        18580   # Write cmd latency (cycles)
write_latency[140-159]         =        16383   # Write cmd latency (cycles)
write_latency[160-179]         =        15419   # Write cmd latency (cycles)
write_latency[180-199]         =        15063   # Write cmd latency (cycles)
write_latency[200-]            =       113802   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       242754   # Read request latency (cycles)
read_latency[40-59]            =        77266   # Read request latency (cycles)
read_latency[60-79]            =        53279   # Read request latency (cycles)
read_latency[80-99]            =        18479   # Read request latency (cycles)
read_latency[100-119]          =        12192   # Read request latency (cycles)
read_latency[120-139]          =         9013   # Read request latency (cycles)
read_latency[140-159]          =         7603   # Read request latency (cycles)
read_latency[160-179]          =         6249   # Read request latency (cycles)
read_latency[180-199]          =         4990   # Read request latency (cycles)
read_latency[200-]             =        57091   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.0892e+09   # Write energy
read_energy                    =  1.97131e+09   # Read energy
act_energy                     =  2.60153e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.35938e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.61756e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80328e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76972e+09   # Active standby energy rank.1
average_read_latency           =      100.644   # Average read request latency (cycles)
average_interarrival           =      14.1417   # Average request interarrival latency (cycles)
total_energy                   =   1.6296e+10   # Total energy (pJ)
average_power                  =       1629.6   # Average power (mW)
average_bandwidth              =      6.03397   # Average bandwidth
