<dec f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVFixupKinds.h' l='69' type='144'/>
<doc f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVFixupKinds.h' l='67'>// fixup_riscv_rvc_branch - 8-bit fixup for symbol references in the
  // compressed branch instruction</doc>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp' l='131' c='_ZNK4llvm15RISCVAsmBackend28fixupNeedsRelaxationAdvancedERKNS_7MCFixupEbmPKNS_19MCRelaxableFragmentERKNS_11MCAsmLayoutEb'/>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp' l='304' c='_ZL16adjustFixupValueRKN4llvm7MCFixupEmRNS_9MCContextE'/>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVELFObjectWriter.cpp' l='83' c='_ZNK12_GLOBAL__N_120RISCVELFObjectWriter12getRelocTypeERN4llvm9MCContextERKNS1_7MCValueERKNS1_7MCFixupEb'/>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp' l='368' u='r' c='_ZNK12_GLOBAL__N_118RISCVMCCodeEmitter13getImmOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
