INFO-FLOW: Workspace /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol opened at Wed Mar 27 22:51:02 PDT 2024
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /home/austin01/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/austin01/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command     create_platform done; 3.61 sec.
Execute     source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 3.76 sec.
Execute   add_files ../rtl_kernel_wizard_0_cmodel.cpp 
INFO: [HLS 200-1510] Running: add_files ../rtl_kernel_wizard_0_cmodel.cpp 
INFO: [HLS 200-10] Adding design file '../rtl_kernel_wizard_0_cmodel.cpp' to the project
Execute   set_top rtl_kernel_wizard_0 
INFO: [HLS 200-1510] Running: set_top rtl_kernel_wizard_0 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 453.836 MB.
INFO: [HLS 200-10] Analyzing design file '../rtl_kernel_wizard_0_cmodel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../rtl_kernel_wizard_0_cmodel.cpp as C++
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ../rtl_kernel_wizard_0_cmodel.cpp -foptimization-record-file=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/austin01/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp -hls-platform-db-name=/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.cpp.clang.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.cpp.clang.err.log 
Command       ap_eval done; 0.45 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute       set_directive_top rtl_kernel_wizard_0 -name=rtl_kernel_wizard_0 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp -hls-platform-db-name=/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/clang.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.63 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/.systemc_flag -fix-errors /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/all.directive.json -fix-errors /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.67 sec.
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.71 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.34 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.bc -hls-platform-db-name=/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp.clang.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.69 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.98 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.29 seconds; current allocated memory: 456.746 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.g.bc"  
Execute         ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_cmodel.g.bc -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.54 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.54 sec.
Execute       run_link_or_opt -opt -out /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rtl_kernel_wizard_0 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rtl_kernel_wizard_0 -reflow-float-conversion -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.92 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.92 sec.
Execute       run_link_or_opt -out /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       run_link_or_opt -opt -out /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rtl_kernel_wizard_0 
Execute         ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rtl_kernel_wizard_0 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.15 sec.
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/austin01/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=rtl_kernel_wizard_0 -mllvm -hls-db-dir -mllvm /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 > /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.68 sec.
INFO: [HLS 214-178] Inlining function 'void read_stream<256, 256, 0, 0, 0>(hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, hls::axis<ap_uint<256>, 0, 0, 0>&)' into 'void example_stream_plus1<256, 256, 0, 0, 0>(hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void parallel_adder<256, 0, 0, 0>(hls::axis<ap_uint<256>, 0, 0, 0>&, unsigned int)' into 'void example_stream_plus1<256, 256, 0, 0, 0>(hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void write_stream<256, 256, 0, 0, 0>(hls::axis<ap_uint<256>, 0, 0, 0>&, hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&)' into 'void example_stream_plus1<256, 256, 0, 0, 0>(hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void read_stream<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, hls::axis<ap_uint<512>, 0, 0, 0>&)' into 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void parallel_adder<512, 0, 0, 0>(hls::axis<ap_uint<512>, 0, 0, 0>&, unsigned int)' into 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void write_stream<512, 512, 0, 0, 0>(hls::axis<ap_uint<512>, 0, 0, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&)' into 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, unsigned int)' (../rtl_kernel_wizard_0_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void example_stream_plus1<256, 256, 0, 0, 0>(hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>&, unsigned int)' into 'rtl_kernel_wizard_0' (../rtl_kernel_wizard_0_cmodel.cpp:116:0)
INFO: [HLS 214-178] Inlining function 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0>, 0>&, unsigned int)' into 'rtl_kernel_wizard_0' (../rtl_kernel_wizard_0_cmodel.cpp:116:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<256>s.i256' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<512>s.i512' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<32>s.i32' into 'rtl_kernel_wizard_0' (/home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/../../../kernel.xml -> /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.88 seconds; current allocated memory: 457.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 457.398 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top rtl_kernel_wizard_0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.0.bc -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 465.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.1.bc -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.2.prechk.bc -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 478.211 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.g.1.bc to /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.o.1.bc -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (../rtl_kernel_wizard_0_cmodel.cpp:29) in function 'rtl_kernel_wizard_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_1' (../rtl_kernel_wizard_0_cmodel.cpp:29) in function 'rtl_kernel_wizard_0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_96_1' (../rtl_kernel_wizard_0_cmodel.cpp:29) in function 'rtl_kernel_wizard_0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_96_1' (../rtl_kernel_wizard_0_cmodel.cpp:29) in function 'rtl_kernel_wizard_0' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_1' (../rtl_kernel_wizard_0_cmodel.cpp:81) in function 'rtl_kernel_wizard_0' completely with a factor of 8.
Command         transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.o.1.tmp.bc -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 510.820 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.o.2.bc -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 528.617 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.59 sec.
Command     elaborate done; 9.79 sec.
Execute     ap_eval exec zip -j /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'rtl_kernel_wizard_0' ...
Execute       ap_set_top_model rtl_kernel_wizard_0 
Execute       get_model_list rtl_kernel_wizard_0 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model rtl_kernel_wizard_0 
Execute       preproc_iomode -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
Execute       preproc_iomode -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list rtl_kernel_wizard_0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 rtl_kernel_wizard_0
INFO-FLOW: Configuring Module : rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 ...
Execute       set_default_model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
Execute       apply_spec_resource_limit rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
INFO-FLOW: Configuring Module : rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 ...
Execute       set_default_model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
Execute       apply_spec_resource_limit rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
INFO-FLOW: Configuring Module : rtl_kernel_wizard_0 ...
Execute       set_default_model rtl_kernel_wizard_0 
Execute       apply_spec_resource_limit rtl_kernel_wizard_0 
INFO-FLOW: Model list for preprocess: rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 rtl_kernel_wizard_0
INFO-FLOW: Preprocessing Module: rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 ...
Execute       set_default_model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
Execute       cdfg_preprocess -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
Execute       rtl_gen_preprocess rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
INFO-FLOW: Preprocessing Module: rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 ...
Execute       set_default_model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
Execute       cdfg_preprocess -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
Execute       rtl_gen_preprocess rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
INFO-FLOW: Preprocessing Module: rtl_kernel_wizard_0 ...
Execute       set_default_model rtl_kernel_wizard_0 
Execute       cdfg_preprocess -model rtl_kernel_wizard_0 
Execute       rtl_gen_preprocess rtl_kernel_wizard_0 
INFO-FLOW: Model list for synthesis: rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 rtl_kernel_wizard_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
Execute       schedule -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.23 seconds; current allocated memory: 528.617 MB.
Execute       syn_report -verbosereport -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.sched.adb -f 
INFO-FLOW: Finish scheduling rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.
Execute       set_default_model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
Execute       bind -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 528.617 MB.
Execute       syn_report -verbosereport -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.bind.adb -f 
INFO-FLOW: Finish binding rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
Execute       schedule -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 528.617 MB.
Execute       syn_report -verbosereport -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.sched.adb -f 
INFO-FLOW: Finish scheduling rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.
Execute       set_default_model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
Execute       bind -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 528.617 MB.
Execute       syn_report -verbosereport -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.bind.adb -f 
INFO-FLOW: Finish binding rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_wizard_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rtl_kernel_wizard_0 
Execute       schedule -model rtl_kernel_wizard_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 528.617 MB.
Execute       syn_report -verbosereport -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.sched.adb -f 
INFO-FLOW: Finish scheduling rtl_kernel_wizard_0.
Execute       set_default_model rtl_kernel_wizard_0 
Execute       bind -model rtl_kernel_wizard_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 528.617 MB.
Execute       syn_report -verbosereport -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.bind.adb -f 
INFO-FLOW: Finish binding rtl_kernel_wizard_0.
Execute       get_model_list rtl_kernel_wizard_0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
Execute       rtl_gen_preprocess rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
Execute       rtl_gen_preprocess rtl_kernel_wizard_0 
INFO-FLOW: Model list for RTL generation: rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 rtl_kernel_wizard_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 -top_prefix rtl_kernel_wizard_0_ -sub_prefix rtl_kernel_wizard_0_ -mg_file /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 528.617 MB.
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 -style xilinx -f -lang vhdl -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/vhdl/rtl_kernel_wizard_0_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
Execute       gen_rtl rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 -style xilinx -f -lang vlog -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/verilog/rtl_kernel_wizard_0_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
Execute       syn_report -csynth -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/report/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/report/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 -f -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.adb 
Execute       db_write -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 -bindview -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 -p /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 -top_prefix rtl_kernel_wizard_0_ -sub_prefix rtl_kernel_wizard_0_ -mg_file /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 528.617 MB.
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 -style xilinx -f -lang vhdl -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/vhdl/rtl_kernel_wizard_0_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
Execute       gen_rtl rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 -style xilinx -f -lang vlog -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/verilog/rtl_kernel_wizard_0_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
Execute       syn_report -csynth -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/report/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/report/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 -f -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.adb 
Execute       db_write -model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 -bindview -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 -p /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_wizard_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rtl_kernel_wizard_0 -top_prefix  -sub_prefix rtl_kernel_wizard_0_ -mg_file /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/Message' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/PEControl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisHBMout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axisDDRout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'rtl_kernel_wizard_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Message', 'PEControl' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_wizard_0'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 528.617 MB.
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl rtl_kernel_wizard_0 -istop -style xilinx -f -lang vhdl -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/vhdl/rtl_kernel_wizard_0 
Execute       gen_rtl rtl_kernel_wizard_0 -istop -style xilinx -f -lang vlog -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/verilog/rtl_kernel_wizard_0 
Execute       syn_report -csynth -model rtl_kernel_wizard_0 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/report/rtl_kernel_wizard_0_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model rtl_kernel_wizard_0 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/report/rtl_kernel_wizard_0_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rtl_kernel_wizard_0 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model rtl_kernel_wizard_0 -f -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.adb 
Execute       db_write -model rtl_kernel_wizard_0 -bindview -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rtl_kernel_wizard_0 -p /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0 
Execute       export_constraint_db -f -tool general -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.constraint.tcl 
Execute       syn_report -designview -model rtl_kernel_wizard_0 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.design.xml 
Execute       syn_report -csynthDesign -model rtl_kernel_wizard_0 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model rtl_kernel_wizard_0 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model rtl_kernel_wizard_0 -o /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks rtl_kernel_wizard_0 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain rtl_kernel_wizard_0 
INFO-FLOW: Model list for RTL component generation: rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 rtl_kernel_wizard_0
INFO-FLOW: Handling components in module [rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1] ... 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.compgen.tcl 
INFO-FLOW: Found component rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11] ... 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.compgen.tcl 
INFO-FLOW: Found component rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rtl_kernel_wizard_0] ... 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.compgen.tcl 
INFO-FLOW: Found component rtl_kernel_wizard_0_control_s_axi.
INFO-FLOW: Append model rtl_kernel_wizard_0_control_s_axi
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Found component rtl_kernel_wizard_0_regslice_both.
INFO-FLOW: Append model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: Append model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1
INFO-FLOW: Append model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11
INFO-FLOW: Append model rtl_kernel_wizard_0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init rtl_kernel_wizard_0_control_s_axi rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_regslice_both rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 rtl_kernel_wizard_0
INFO-FLOW: Generating /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model rtl_kernel_wizard_0_control_s_axi
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_regslice_both
INFO-FLOW: To file: write model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1
INFO-FLOW: To file: write model rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11
INFO-FLOW: To file: write model rtl_kernel_wizard_0
INFO-FLOW: Generating /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/vhdl' dstVlogDir='/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/vlog' tclDir='/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db' modelList='rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init
rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init
rtl_kernel_wizard_0_control_s_axi
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1
rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11
rtl_kernel_wizard_0
' expOnly='0'
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.compgen.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.compgen.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.13 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.68 seconds; current allocated memory: 532.656 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='rtl_kernel_wizard_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name rtl_kernel_wizard_0
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init
rtl_kernel_wizard_0_flow_control_loop_pipe_sequential_init
rtl_kernel_wizard_0_control_s_axi
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_regslice_both
rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1
rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11
rtl_kernel_wizard_0
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.tbgen.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.compgen.dataonly.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.rtl_wrap.cfg.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1.tbgen.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11.tbgen.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.tbgen.tcl 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/rtl_kernel_wizard_0.constraint.tcl 
Execute       sc_get_clocks rtl_kernel_wizard_0 
Execute       source /home/austin01/vivado/rtl_kernel_wizard_0_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE rtl_kernel_wizard_0 LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST rtl_kernel_wizard_0 MODULE2INSTS {rtl_kernel_wizard_0 rtl_kernel_wizard_0 rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74 rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94} INST2MODULE {rtl_kernel_wizard_0 rtl_kernel_wizard_0 grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74 rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94 rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11} INSTDATA {rtl_kernel_wizard_0 {DEPTH 1 CHILDREN {grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74 grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94}} grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74 {DEPTH 2 CHILDREN {}} grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94 {DEPTH 2 CHILDREN {}}} MODULEDATA {rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_123_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_1_fu_139_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_1 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_2_fu_155_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_2 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_3_fu_171_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_3 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_4_fu_187_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_4 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_5_fu_203_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_5 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_6_fu_219_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_6 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_7_fu_235_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_7 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_155_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_1_fu_171_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_1 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_2_fu_187_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_2 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_3_fu_203_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_3 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_4_fu_219_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_4 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_5_fu_235_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_5 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_6_fu_251_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_6 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_7_fu_267_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_7 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_8_fu_283_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_8 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_9_fu_299_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_9 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_10_fu_315_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_10 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_11_fu_331_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_11 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_12_fu_347_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_12 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_13_fu_363_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_13 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_14_fu_379_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_14 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_15_fu_395_p2 SOURCE /home/austin01/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232_15 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rtl_kernel_wizard_0 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 536.059 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rtl_kernel_wizard_0.
INFO: [VLOG 209-307] Generating Verilog RTL for rtl_kernel_wizard_0.
Execute       syn_report -model rtl_kernel_wizard_0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1136.36 MHz
Command     autosyn done; 2.69 sec.
Command   csynth_design done; 12.6 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.88 seconds. CPU system time: 1.85 seconds. Elapsed time: 12.6 seconds; current allocated memory: 82.270 MB.
Execute   cleanup_all 
