Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8f664a9be42b48618145f75927f9b9ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot StimulatorTB_func_synth xil_defaultlib.StimulatorTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'stimulator' does not have generic 'adresswidth' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:25]
ERROR: [VRFC 10-3146] binding entity 'stimulator' does not have generic 'wordwidth' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:26]
ERROR: [VRFC 10-3146] binding entity 'stimulator' does not have generic 'transmitterwordwith' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:27]
ERROR: [VRFC 10-3146] binding entity 'stimulator' does not have generic 'multiplierwordwith' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:28]
ERROR: [VRFC 10-3146] binding entity 'stimulator' does not have generic 'clock' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:29]
ERROR: [VRFC 10-3146] binding entity 'stimulator' does not have generic 'spi_clock' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:30]
ERROR: [VRFC 10-3146] binding entity 'stimulator' does not have generic 'nwave' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:31]
ERROR: [VRFC 10-3146] binding entity 'stimulator' does not have generic 'maxdelay' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:32]
ERROR: [VRFC 10-3146] binding entity 'stimulator' does not have generic 'neurtraldw' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:33]
ERROR: [VRFC 10-3146] binding entity 'stimulator' does not have generic 'nchannels' [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:34]
ERROR: [VRFC 10-3290] entity port 'waveaddr' does not match with type integer of component port [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:39]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 1 [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:39]
ERROR: [VRFC 10-3290] entity port 'chanaddr' does not match with type integer of component port [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:40]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 1 [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:40]
ERROR: [VRFC 10-3290] entity port 'interinterval' does not match with type integer of component port [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:59]
ERROR: [VRFC 10-664] expression has 4095 elements ; expected 8 [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:59]
ERROR: [VRFC 10-3290] entity port 'interperiods' does not match with type integer of component port [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:60]
ERROR: [VRFC 10-664] expression has 4095 elements ; expected 8 [C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/StimulatorTB.vhd:60]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit stimulatortb in library work failed.
