
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.520752 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.520752 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.862305 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.862305 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.963623 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.963623 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.518066 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.518066 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.855957 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.855957 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.328369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.328369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2278.071533 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2278.071777 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.694336 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.694336 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008201    0.028955    2.726438 2282.420654 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.028955    0.000000 2282.420654 ^ output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034096    0.270714    0.324008 2282.744629 ^ output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.270714    0.000227 2282.744873 ^ io_west_out[8] (out)
                                           2282.744873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.744873   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.005371   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.520752 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.520752 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.862305 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.862305 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.963623 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.963623 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.518066 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.518066 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.855957 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.855957 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.328369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.328369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2278.071533 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2278.071777 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.694336 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.694336 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006199    0.026248    2.713250 2282.407471 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.026248    0.000000 2282.407471 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272376    0.324008 2282.731445 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.272376    0.000455 2282.731934 ^ io_south_out[8] (out)
                                           2282.731934   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.731934   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.018555   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.520752 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.520752 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.862305 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.862305 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.963623 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.963623 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.518066 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.518066 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.855957 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.855957 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.328369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.328369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2278.071533 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2278.071777 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.005798    0.027599    2.059551 2280.131348 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.027599    0.000000 2280.131348 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.270387    0.323325 2280.454590 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.270387    0.000227 2280.454834 ^ io_east_out[8] (out)
                                           2280.454834   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.454834   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.295410   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2263.251221 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2263.251221 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.333496 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.333496 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.410400 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.410400 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.660889 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.661133 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.745361 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.745361 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.982422 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.982422 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2276.097900 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2276.097900 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.736816 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.736816 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006234    0.027264    2.215529 2279.952393 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.027264    0.000000 2279.952393 ^ output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.270750    0.323325 2280.275635 ^ output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.270750    0.000227 2280.275879 ^ io_west_out[13] (out)
                                           2280.275879   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.275879   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.474121   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2263.251221 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2263.251221 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.333496 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.333496 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.410400 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.410400 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.660889 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.661133 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.745361 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.745361 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.982422 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.982422 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2276.097900 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2276.097900 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.736816 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.736816 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006213    0.027035    2.205752 2279.942627 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.027035    0.000000 2279.942627 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272371    0.324235 2280.266846 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.272371    0.000455 2280.267334 ^ io_south_out[13] (out)
                                           2280.267334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.267334   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.482910   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.574463 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.574463 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.363281 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.363281 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.446289 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.446289 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.788818 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.788818 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.702637 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.702637 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.104980 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.104980 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.929443 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.929443 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.750732 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.750732 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006140    0.032503    2.116394 2279.866943 ^ cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.032503    0.000000 2279.866943 ^ output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034128    0.270958    0.325826 2280.192871 ^ output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.270958    0.000227 2280.193115 ^ io_west_out[14] (out)
                                           2280.193115   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.193115   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.556641   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.574463 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.574463 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.363281 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.363281 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.446289 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.446289 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.788818 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.788818 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.702637 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.702637 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.104980 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.104980 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.929443 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.929443 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.750732 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.750732 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006437    0.029038    1.988155 2279.738770 ^ cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.029038    0.000000 2279.738770 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271898    0.324917 2280.063721 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.271898    0.000455 2280.064209 ^ io_south_out[14] (out)
                                           2280.064209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.064209   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.686035   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.520752 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.520752 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.862305 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.862305 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.963623 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.963623 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.518066 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.518066 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.855957 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.855957 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.328369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.328369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2278.071533 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2278.071777 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006154    0.026187    1.607987 2279.679688 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.026187    0.000000 2279.679688 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272376    0.323780 2280.003418 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.272376    0.000455 2280.003906 ^ io_south_out[24] (out)
                                           2280.003906   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.003906   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.746094   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.659180 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.659424 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.431152 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.431152 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.555908 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.555908 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.881104 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.881348 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.757812 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.757812 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.944580 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.944580 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.715820 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.715820 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.608887 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.608887 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.006178    0.035169    1.982926 2279.591797 ^ cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.035169    0.000000 2279.591797 ^ output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.270734    0.326963 2279.918945 ^ output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.270734    0.000227 2279.919189 ^ io_west_out[15] (out)
                                           2279.919189   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.919189   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.831055   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.629150 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.629150 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.406494 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.406494 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.486572 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.486572 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.838379 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.838379 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.857178 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.857178 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.957520 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.957520 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.717773 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.717773 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.625732 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.625732 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.007088    0.036885    1.958597 2279.584473 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.036885    0.000000 2279.584473 ^ output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.271196    0.328100 2279.912598 ^ output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.271196    0.000227 2279.912842 ^ io_west_out[12] (out)
                                           2279.912842   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.912842   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.837402   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.659180 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.659424 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.431152 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.431152 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.555908 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.555908 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.881104 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.881348 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.757812 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.757812 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.944580 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.944580 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.715820 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.715820 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.608887 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.608887 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.005299    0.030252    1.870831 2279.479736 ^ cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.030252    0.000000 2279.479736 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272368    0.325826 2279.805664 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.272368    0.000455 2279.806152 ^ io_south_out[15] (out)
                                           2279.806152   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.806152   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.944336   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.629150 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.629150 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.406494 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.406494 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.486572 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.486572 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.838379 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.838379 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.857178 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.857178 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.957520 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.957520 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.717773 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.717773 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.625732 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.625732 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006137    0.027507    1.708486 2279.334229 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.027507    0.000000 2279.334229 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272368    0.324462 2279.658691 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.272368    0.000455 2279.659180 ^ io_south_out[12] (out)
                                           2279.659180   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.659180   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.090820   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.776367 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.776367 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2265.306152 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2265.306152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.392334 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.392334 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.653076 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.653076 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.208984 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.208984 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.555176 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.555176 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2275.198486 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2275.198486 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.885254 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.885254 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006113    0.026701    1.950184 2278.835449 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.026701    0.000000 2278.835449 ^ output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.270677    0.323098 2279.158447 ^ output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.270677    0.000227 2279.158691 ^ io_west_out[9] (out)
                                           2279.158691   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.158691   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.591309   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.776367 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.776367 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2265.306152 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2265.306152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.392334 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.392334 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.653076 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.653076 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.208984 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.208984 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.555176 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.555176 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2275.198486 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2275.198486 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.885254 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.885254 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006675    0.026539    1.912213 2278.797363 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.026539    0.000000 2278.797363 ^ output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272374    0.324008 2279.121582 ^ output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.272374    0.000455 2279.121826 ^ io_south_out[9] (out)
                                           2279.121826   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.121826   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.627930   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2263.251221 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2263.251221 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.333496 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.333496 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.410400 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.410400 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.660889 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.661133 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.745361 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.745361 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.982422 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.982422 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2276.097900 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2276.097900 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005691    0.027163    2.057959 2278.155762 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.027163    0.000000 2278.155762 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034172    0.271281    0.323553 2278.479492 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.271281    0.000227 2278.479492 ^ io_east_out[13] (out)
                                           2278.479492   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.479492   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.270020   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.574463 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.574463 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.363281 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.363281 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.446289 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.446289 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.788818 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.788818 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.702637 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.702637 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.104980 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.104980 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.929443 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.929443 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006488    0.029200    2.064326 2277.993652 ^ cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.029200    0.000000 2277.993652 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.269837    0.323553 2278.317383 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.269837    0.000227 2278.317383 ^ io_east_out[14] (out)
                                           2278.317383   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.317383   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.432617   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.680420 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.680420 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2265.125244 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2265.125244 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.174561 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.174561 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2269.265137 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2269.265137 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.765137 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.765137 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.000732 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.000732 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2274.462158 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2274.462158 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2276.118164 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2276.118164 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006178    0.027009    1.844455 2277.962646 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.027009    0.000000 2277.962646 ^ output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.270781    0.323325 2278.285889 ^ output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.270781    0.000227 2278.286133 ^ io_west_out[10] (out)
                                           2278.286133   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.286133   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.463867   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.680420 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.680420 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2265.125244 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2265.125244 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.174561 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.174561 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2269.265137 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2269.265137 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.765137 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.765137 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.000732 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.000732 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2274.462158 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2274.462158 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2276.118164 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2276.118164 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007299    0.026917    1.776243 2277.894287 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.026917    0.000000 2277.894287 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271904    0.324008 2278.218262 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.271904    0.000455 2278.218750 ^ io_south_out[10] (out)
                                           2278.218750   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.218750   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.531250   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.520752 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.520752 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.862305 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.862305 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.963623 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.963623 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.518066 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.518066 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.855957 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.855957 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.328369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.328369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005118    0.028018    2.551587 2277.880127 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.028018    0.000000 2277.880127 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272064    0.324462 2278.204590 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.272064    0.000455 2278.204834 ^ io_north_out[24] (out)
                                           2278.204834   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.204834   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.544922   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.659180 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.659424 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.431152 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.431152 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.555908 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.555908 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.881104 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.881348 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.757812 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.757812 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.944580 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.944580 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.715820 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.715820 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005681    0.027670    2.121624 2277.837402 ^ cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.027670    0.000000 2277.837402 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.269207    0.322416 2278.159912 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.269207    0.000227 2278.160156 ^ io_east_out[15] (out)
                                           2278.160156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.160156   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.589844   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.629150 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.629150 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.406494 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.406494 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.486572 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.486572 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.838379 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.838379 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.857178 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.857178 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.957520 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.957520 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.717773 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.717773 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006381    0.028211    2.061142 2277.778809 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.028211    0.000000 2277.778809 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.269394    0.322871 2278.101807 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.269394    0.000227 2278.102051 ^ io_east_out[12] (out)
                                           2278.102051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.102051   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.647949   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.520752 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.520752 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.862305 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.862305 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.963623 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.963623 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.518066 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.518066 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.855957 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.855957 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.328369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.328369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005791    0.027585    2.442221 2277.770752 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.027585    0.000000 2277.770752 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.269398    0.322643 2278.093262 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.269398    0.000227 2278.093506 ^ io_east_out[24] (out)
                                           2278.093506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.093506   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.656738   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2263.251221 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2263.251221 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.333496 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.333496 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.410400 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.410400 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.660889 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.661133 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.745361 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.745361 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.982422 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.982422 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2276.097900 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2276.097900 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006159    0.026964    1.629587 2277.727539 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.026964    0.000000 2277.727539 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272372    0.324235 2278.051758 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.272372    0.000455 2278.052246 ^ io_south_out[29] (out)
                                           2278.052246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.052246   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.697754   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.546875 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.546875 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.966309 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.966309 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.038330 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.038330 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2269.192139 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2269.192383 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.650391 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.650391 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.788330 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.788330 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2274.299316 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2274.299316 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.943604 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.943604 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006140    0.026905    1.721219 2277.665039 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.026905    0.000000 2277.665039 ^ output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.270355    0.322871 2277.987793 ^ output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.270355    0.000227 2277.988037 ^ io_west_out[11] (out)
                                           2277.988037   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.988037   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.762207   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.546875 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.546875 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.966309 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.966309 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.038330 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.038330 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2269.192139 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2269.192383 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.650391 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.650391 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.788330 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.788330 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2274.299316 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2274.299316 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.943604 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.943604 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005650    0.025259    1.677336 2277.621094 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.025259    0.000000 2277.621094 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272381    0.323553 2277.944580 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.272381    0.000455 2277.945068 ^ io_south_out[11] (out)
                                           2277.945068   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.945068   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.805176   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.574463 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.574463 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.363281 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.363281 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.446289 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.446289 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.788818 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.788818 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.702637 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.702637 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.104980 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.104980 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.929443 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.929443 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006354    0.028905    1.693707 2277.623047 ^ cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.028905    0.000000 2277.623047 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271898    0.324917 2277.947998 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.271898    0.000455 2277.948486 ^ io_south_out[30] (out)
                                           2277.948486   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.948486   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.801270   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.659180 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.659424 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.431152 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.431152 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.555908 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.555908 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.881104 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.881348 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.757812 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.757812 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.944580 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.944580 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.715820 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.715820 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005254    0.030171    1.783064 2277.499023 ^ cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.030171    0.000000 2277.499023 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272368    0.325826 2277.824707 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.272368    0.000455 2277.825195 ^ io_south_out[31] (out)
                                           2277.825195   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.825195   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.925293   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.629150 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.629150 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.406494 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.406494 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.486572 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.486572 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.838379 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.838379 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.857178 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.857178 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.957520 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.957520 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.717773 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.717773 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006054    0.027371    1.658918 2277.376709 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.027371    0.000000 2277.376709 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272369    0.324462 2277.701172 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.272369    0.000455 2277.701416 ^ io_south_out[28] (out)
                                           2277.701416   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.701416   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.048828   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.776367 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.776367 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2265.306152 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2265.306152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.392334 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.392334 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.653076 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.653076 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.208984 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.208984 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.555176 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.555176 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2275.198486 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2275.198486 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007181    0.029272    2.066599 2277.264893 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.029272    0.000000 2277.264893 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.269838    0.323553 2277.588623 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.269838    0.000227 2277.588867 ^ io_east_out[9] (out)
                                           2277.588867   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.588867   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.161621   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.776367 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.776367 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2265.306152 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2265.306152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.392334 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.392334 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.653076 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.653076 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.208984 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.208984 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.555176 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.555176 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2275.198486 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2275.198486 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007042    0.027027    1.647322 2276.845703 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.027027    0.000000 2276.845703 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034434    0.273270    0.324917 2277.170654 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.273270    0.000455 2277.171143 ^ io_south_out[25] (out)
                                           2277.171143   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.171143   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.579102   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.680420 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.680420 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2265.125244 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2265.125244 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.174561 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.174561 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2269.265137 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2269.265137 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.765137 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.765137 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.000732 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.000732 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2274.462158 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2274.462158 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006781    0.028506    2.029992 2276.492188 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.028506    0.000000 2276.492188 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.269255    0.322871 2276.814941 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.269255    0.000227 2276.815186 ^ io_east_out[10] (out)
                                           2276.815186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.815186   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.934570   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.574463 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.574463 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.363281 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.363281 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.446289 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.446289 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.788818 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.788818 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.702637 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.702637 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.104980 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.104980 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.005442    0.027082    2.323759 2276.428711 ^ cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.027082    0.000000 2276.428711 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.272685    0.324462 2276.753174 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.272685    0.000455 2276.753662 ^ io_north_out[30] (out)
                                           2276.753662   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.753662   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.996582   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.546875 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.546875 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.966309 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.966309 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.038330 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.038330 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2269.192139 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2269.192383 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.650391 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.650391 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.788330 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.788330 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2274.299316 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2274.299316 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005798    0.026821    2.051593 2276.350830 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.026821    0.000000 2276.350830 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.269871    0.322643 2276.673584 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.269871    0.000227 2276.673828 ^ io_east_out[11] (out)
                                           2276.673828   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.673828   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.076660   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.574463 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.574463 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.363281 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.363281 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.446289 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.446289 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.788818 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.788818 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.702637 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.702637 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.104980 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.104980 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.006489    0.029202    2.217348 2276.322266 ^ cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.029202    0.000000 2276.322266 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.269607    0.323553 2276.645752 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.269607    0.000227 2276.645996 ^ io_east_out[30] (out)
                                           2276.645996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.645996   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.104004   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.629150 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.629150 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.406494 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.406494 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.486572 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.486572 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.838379 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.838379 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.857178 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.857178 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.957520 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.957520 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006005    0.029274    2.332172 2276.289795 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.029274    0.000000 2276.289795 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271784    0.324917 2276.614746 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.271784    0.000455 2276.615234 ^ io_north_out[28] (out)
                                           2276.615234   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.615234   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.134766   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.659180 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.659424 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.431152 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.431152 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.555908 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.555908 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.881104 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.881348 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.757812 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.757812 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.944580 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.944580 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.005918    0.032117    2.290562 2276.235107 ^ cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.032117    0.000000 2276.235107 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.272463    0.326736 2276.562012 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.272463    0.000455 2276.562500 ^ io_north_out[31] (out)
                                           2276.562500   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.562500   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.187500   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2263.251221 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2263.251221 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.333496 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.333496 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.410400 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.410400 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.660889 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.661133 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.745361 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.745361 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.982422 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.982422 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005205    0.026929    2.230763 2276.213135 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.026929    0.000000 2276.213135 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034485    0.273639    0.325144 2276.538330 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.273639    0.000455 2276.538818 ^ io_north_out[29] (out)
                                           2276.538818   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.538818   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.210938   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2263.251221 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2263.251221 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.333496 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.333496 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.410400 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.410400 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.660889 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.661133 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.745361 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.745361 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.982422 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.982422 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005873    0.027492    2.120487 2276.102783 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.027492    0.000000 2276.102783 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033937    0.269519    0.322643 2276.425537 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.269519    0.000227 2276.425781 ^ io_east_out[29] (out)
                                           2276.425781   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.425781   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.324219   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.629150 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.629150 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.406494 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.406494 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.486572 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.486572 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.838379 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.838379 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.857178 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.857178 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.957520 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.957520 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006598    0.028562    2.125034 2276.082520 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.028562    0.000000 2276.082520 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034081    0.270588    0.323780 2276.406494 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.270588    0.000227 2276.406738 ^ io_east_out[28] (out)
                                           2276.406738   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.406738   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.343262   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.680420 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.680420 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2265.125244 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2265.125244 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.174561 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.174561 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2269.265137 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2269.265137 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.765137 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.765137 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.000732 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.000732 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2274.462158 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2274.462158 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007411    0.027037    1.587296 2276.049316 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.027037    0.000000 2276.049316 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034329    0.272470    0.324462 2276.373779 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.272470    0.000455 2276.374268 ^ io_south_out[26] (out)
                                           2276.374268   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.374268   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.375977   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.659180 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.659424 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.431152 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.431152 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.555908 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.555908 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.881104 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.881348 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.757812 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.757812 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.944580 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.944580 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.005809    0.027913    2.078650 2276.023193 ^ cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.027913    0.000000 2276.023193 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034143    0.271059    0.323780 2276.347168 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.271059    0.000227 2276.347412 ^ io_east_out[31] (out)
                                           2276.347412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.347412   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.402832   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.546875 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.546875 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.966309 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.966309 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.038330 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.038330 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2269.192139 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2269.192383 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.650391 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.650391 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.788330 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.788330 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2274.299316 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2274.299316 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005707    0.025335    1.599347 2275.898682 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.025335    0.000000 2275.898682 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271913    0.323098 2276.221680 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.271913    0.000455 2276.222168 ^ io_south_out[27] (out)
                                           2276.222168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.222168   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.527832   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.776367 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.776367 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2265.306152 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2265.306152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.392334 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.392334 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.653076 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.653076 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.208984 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.208984 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.555176 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.555176 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.005442    0.029990    2.257138 2275.812256 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.029990    0.000000 2275.812256 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271785    0.325144 2276.137451 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.271785    0.000455 2276.137939 ^ io_north_out[25] (out)
                                           2276.137939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.137939   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.612305   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.776367 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.776367 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2265.306152 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2265.306152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.392334 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.392334 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.653076 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.653076 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.208984 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.208984 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.555176 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.555176 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.007101    0.029143    2.042725 2275.597900 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.029143    0.000000 2275.597900 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.269607    0.323325 2275.921143 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.269607    0.000227 2275.921387 ^ io_east_out[25] (out)
                                           2275.921387   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.921387   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.828613   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.520752 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.520752 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.862305 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.862305 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.963623 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.963623 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.518066 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.518066 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.855957 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.855957 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008245    0.029005    2.726665 2275.582520 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.029005    0.000000 2275.582520 ^ output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.270764    0.324235 2275.906982 ^ output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.270764    0.000227 2275.906982 ^ io_west_out[24] (out)
                                           2275.906982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.906982   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.843262   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.520752 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.520752 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.862305 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.862305 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.963623 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.963623 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.518066 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.518066 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.855957 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.855957 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.005032    0.027864    2.539991 2275.395996 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.027864    0.000000 2275.395996 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.271808    0.324235 2275.720215 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.271808    0.000455 2275.720703 ^ io_north_out[8] (out)
                                           2275.720703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.720703   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.029785   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.680420 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.680420 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2265.125244 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2265.125244 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.174561 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.174561 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2269.265137 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2269.265137 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.765137 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.765137 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.000732 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.000732 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007305    0.032799    2.087063 2275.087891 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.032799    0.000000 2275.087891 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272070    0.326736 2275.414551 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.272070    0.000455 2275.415039 ^ io_north_out[26] (out)
                                           2275.415039   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.415039   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.335449   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.546875 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.546875 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.966309 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.966309 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.038330 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.038330 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2269.192139 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2269.192383 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.650391 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.650391 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.788330 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.788330 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.005980    0.030633    2.129127 2274.917236 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.030633    0.000000 2274.917236 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272067    0.325599 2275.242920 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.272067    0.000455 2275.243408 ^ io_north_out[27] (out)
                                           2275.243408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.243408   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.506836   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.680420 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.680420 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2265.125244 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2265.125244 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.174561 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.174561 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2269.265137 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2269.265137 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.765137 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.765137 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.000732 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.000732 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.006901    0.028701    1.887884 2274.888672 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.028701    0.000000 2274.888672 ^ output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.270131    0.323553 2275.212158 ^ output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.270131    0.000227 2275.212402 ^ io_east_out[26] (out)
                                           2275.212402   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.212402   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.537598   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.546875 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.546875 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.966309 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.966309 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.038330 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.038330 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2269.192139 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2269.192383 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.650391 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.650391 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.788330 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.788330 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.005601    0.026445    1.943590 2274.731689 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.026445    0.000000 2274.731689 ^ output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033914    0.269355    0.321961 2275.053711 ^ output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.269355    0.000227 2275.053955 ^ io_east_out[27] (out)
                                           2275.053955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.053955   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.696289   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.574463 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.574463 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.363281 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.363281 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.446289 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.446289 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.788818 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.788818 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.702637 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.702637 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.005518    0.027222    2.489969 2274.192627 ^ cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.027222    0.000000 2274.192627 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272069    0.324235 2274.516846 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.272069    0.000455 2274.517334 ^ io_north_out[14] (out)
                                           2274.517334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.517334   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.232910   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.659180 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.659424 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.431152 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.431152 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.555908 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.555908 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.881104 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.881348 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.757812 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.757812 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.005842    0.032001    2.395609 2274.153320 ^ cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.032001    0.000000 2274.153320 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271788    0.326054 2274.479492 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.271788    0.000455 2274.479980 ^ io_north_out[15] (out)
                                           2274.479980   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.479980   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.270020   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.629150 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.629150 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.406494 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.406494 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.486572 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.486572 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.838379 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.838379 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.857178 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.857178 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006080    0.029391    2.289426 2274.146484 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.029391    0.000000 2274.146484 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271784    0.324917 2274.471436 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.271784    0.000455 2274.471924 ^ io_north_out[12] (out)
                                           2274.471924   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.471924   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.278320   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2263.251221 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2263.251221 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.333496 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.333496 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.410400 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.410400 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.660889 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.661133 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.745361 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.745361 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.005242    0.026995    2.329216 2274.074463 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.026995    0.000000 2274.074463 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272070    0.324008 2274.398438 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.272070    0.000455 2274.398926 ^ io_north_out[13] (out)
                                           2274.398926   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.398926   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.351074   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2263.251221 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2263.251221 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2265.333496 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2265.333496 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.410400 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.410400 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.660889 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.661133 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.745361 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.745361 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.006269    0.027309    2.215529 2273.960693 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.027309    0.000000 2273.960693 ^ output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.270820    0.323325 2274.284180 ^ output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.270820    0.000227 2274.284424 ^ io_west_out[29] (out)
                                           2274.284424   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.284424   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.465820   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.629150 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.629150 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2265.406494 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2265.406494 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.486572 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.486572 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.838379 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.838379 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.857178 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.857178 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006889    0.036592    1.958369 2273.815430 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.036592    0.000000 2273.815430 ^ output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034050    0.270383    0.327418 2274.142822 ^ output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.270383    0.000227 2274.143066 ^ io_west_out[28] (out)
                                           2274.143066   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.143066   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.606934   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.574463 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.574463 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2265.363281 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2265.363281 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.446289 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.446289 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.788818 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.788818 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.702637 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.702637 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.006217    0.032618    2.116394 2273.819092 ^ cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.032618    0.000000 2273.819092 ^ output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.270696    0.325826 2274.145020 ^ output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.270696    0.000227 2274.145264 ^ io_west_out[30] (out)
                                           2274.145264   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.145264   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.604980   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.776367 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.776367 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2265.306152 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2265.306152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.392334 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.392334 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.653076 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.653076 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.208984 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.208984 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.005383    0.029883    2.540901 2273.749756 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.029883    0.000000 2273.749756 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272066    0.325372 2274.075195 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.272066    0.000455 2274.075684 ^ io_north_out[9] (out)
                                           2274.075684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.075684   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.674316   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.659180 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.659424 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2265.431152 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2265.431152 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.555908 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.555908 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.881104 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.881348 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.757812 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.757812 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006145    0.035121    1.982926 2273.740723 ^ cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.035121    0.000000 2273.740723 ^ output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034135    0.271014    0.327191 2274.067871 ^ output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.271014    0.000227 2274.068115 ^ io_west_out[31] (out)
                                           2274.068115   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.068115   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.682129   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.680420 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.680420 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2265.125244 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2265.125244 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.174561 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.174561 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2269.265137 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2269.265137 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.765137 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.765137 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007380    0.032913    2.415845 2273.180908 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.032913    0.000000 2273.180908 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272070    0.326736 2273.507568 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.272070    0.000455 2273.508057 ^ io_north_out[10] (out)
                                           2273.508057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.508057   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.242188   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.776367 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.776367 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2265.306152 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2265.306152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.392334 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.392334 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.653076 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.653076 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.208984 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.208984 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.006217    0.026837    1.950184 2273.159180 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.026837    0.000000 2273.159180 ^ output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.270783    0.323098 2273.482178 ^ output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.270783    0.000227 2273.482422 ^ io_west_out[25] (out)
                                           2273.482422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.482422   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.268066   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.546875 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.546875 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.966309 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.966309 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.038330 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.038330 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2269.192139 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2269.192383 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.650391 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.650391 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006100    0.030818    2.302613 2272.953125 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.030818    0.000000 2272.953125 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272067    0.325826 2273.278809 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.272067    0.000455 2273.279297 ^ io_north_out[11] (out)
                                           2273.279297   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.279297   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.470703   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.680420 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.680420 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2265.125244 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2265.125244 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.174561 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.174561 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2269.265137 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2269.265137 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.765137 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.765137 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006169    0.026999    1.844455 2272.609619 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.026999    0.000000 2272.609619 ^ output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034142    0.271062    0.323325 2272.932861 ^ output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.271062    0.000227 2272.933105 ^ io_west_out[26] (out)
                                           2272.933105   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.933105   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.817383   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.546875 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.546875 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.966309 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.966309 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.038330 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.038330 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2269.192139 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2269.192383 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.650391 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.650391 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006182    0.026959    1.721446 2272.371826 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.026959    0.000000 2272.371826 ^ output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034164    0.271224    0.323553 2272.695557 ^ output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.271224    0.000227 2272.695557 ^ io_west_out[27] (out)
                                           2272.695557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.695557   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.054688   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007875    0.038775    9.938049 2263.518311 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.038775    0.000000 2263.518311 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272381    0.329692 2263.847900 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.272381    0.000455 2263.848389 ^ io_south_out[2] (out)
                                           2263.848389   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.848389   data arrival time
---------------------------------------------------------------------------------------------
                                           5735.901855   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008668    0.037615    9.875294 2263.455322 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.037615    0.000000 2263.455322 ^ output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034223    0.271677    0.328782 2263.784180 ^ output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.271677    0.000227 2263.784424 ^ io_west_out[2] (out)
                                           2263.784424   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.784424   data arrival time
---------------------------------------------------------------------------------------------
                                           5735.965820   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006314    0.034461    9.742962 2263.322998 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.034461    0.000000 2263.322998 ^ output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034049    0.270373    0.326281 2263.649414 ^ output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.270373    0.000227 2263.649658 ^ io_west_out[6] (out)
                                           2263.649658   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.649658   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.100586   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006327    0.034470    9.708402 2263.288574 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.034470    0.000000 2263.288574 ^ output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.270699    0.326509 2263.614990 ^ output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.270699    0.000227 2263.615234 ^ io_west_out[0] (out)
                                           2263.615234   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.615234   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.135254   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006140    0.028190    9.586529 2263.166748 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.028190    0.000000 2263.166748 ^ output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.270776    0.323780 2263.490479 ^ output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.270776    0.000227 2263.490723 ^ io_west_out[3] (out)
                                           2263.490723   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.490723   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.259766   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005666    0.035956    9.553560 2263.133789 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.035956    0.000000 2263.133789 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.272455    0.328328 2263.461914 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.272455    0.000455 2263.462402 ^ io_south_out[6] (out)
                                           2263.462402   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.462402   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.287598   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005299    0.026370    9.527184 2263.107422 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.026370    0.000000 2263.107422 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271907    0.323553 2263.430908 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.271907    0.000455 2263.431396 ^ io_south_out[3] (out)
                                           2263.431396   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.431396   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.318848   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006013    0.027697    9.530141 2263.110352 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.027697    0.000000 2263.110352 ^ output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034040    0.270298    0.323098 2263.433350 ^ output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.270298    0.000227 2263.433594 ^ io_west_out[1] (out)
                                           2263.433594   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.433594   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.316406   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005999    0.026992    9.487166 2263.067383 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.026992    0.000000 2263.067383 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272371    0.324235 2263.391602 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.272371    0.000455 2263.392090 ^ io_south_out[1] (out)
                                           2263.392090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.392090   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.357910   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007737    0.029773    9.464430 2263.044678 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.029773    0.000000 2263.044678 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271899    0.325144 2263.369629 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.271899    0.000455 2263.370117 ^ io_south_out[0] (out)
                                           2263.370117   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.370117   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.379883   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006193    0.027048    9.426913 2263.007080 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.027048    0.000000 2263.007080 ^ output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.270696    0.323098 2263.330078 ^ output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.270696    0.000227 2263.330322 ^ io_west_out[5] (out)
                                           2263.330322   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.330322   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.419922   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005237    0.024142    9.353471 2262.933594 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.024142    0.000000 2262.933594 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272388    0.322871 2263.256592 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.272388    0.000455 2263.256836 ^ io_south_out[5] (out)
                                           2263.256836   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.256836   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.493164   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005840    0.025533    9.357336 2262.937500 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.025533    0.000000 2262.937500 ^ output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.270683    0.322416 2263.260010 ^ output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.270683    0.000227 2263.260010 ^ io_west_out[4] (out)
                                           2263.260010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.260010   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.489746   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005250    0.024309    9.337328 2262.917480 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.024309    0.000000 2262.917480 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272387    0.323098 2263.240479 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.272387    0.000455 2263.240967 ^ io_south_out[4] (out)
                                           2263.240967   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.240967   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.508789   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006694    0.028791    9.329824 2262.909912 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.028791    0.000000 2262.909912 ^ output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.271252    0.324462 2263.234375 ^ output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.271252    0.000227 2263.234619 ^ io_west_out[7] (out)
                                           2263.234619   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.234619   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.515137   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.580078 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.580078 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005637    0.025699    9.255473 2262.835693 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.025699    0.000000 2262.835693 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271911    0.323325 2263.158936 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.271911    0.000455 2263.159424 ^ io_south_out[7] (out)
                                           2263.159424   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.159424   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.590820   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005520    0.026444    2.181650 2253.873535 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.026444    0.000000 2253.873535 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034082    0.270610    0.322871 2254.196289 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.270610    0.000227 2254.196533 ^ io_east_out[7] (out)
                                           2254.196533   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2254.196533   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.553711   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.691895 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.691895 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005554    0.025588    1.793978 2253.485840 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.025588    0.000000 2253.485840 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271912    0.323325 2253.809082 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.271912    0.000455 2253.809570 ^ io_south_out[23] (out)
                                           2253.809570   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.809570   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.940430   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005242    0.027630    2.441766 2252.320312 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.027630    0.000000 2252.320312 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272066    0.324235 2252.644531 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.272066    0.000455 2252.645020 ^ io_north_out[23] (out)
                                           2252.645020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.645020   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.105469   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.878418 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.878418 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005710    0.026805    2.185288 2252.063721 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.026805    0.000000 2252.063721 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034064    0.270476    0.322871 2252.386719 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.270476    0.000227 2252.386963 ^ io_east_out[23] (out)
                                           2252.386963   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.386963   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.363281   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006192    0.028627   10.217264 2250.423340 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.028627    0.000000 2250.423340 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272064    0.324690 2250.748047 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.272064    0.000455 2250.748535 ^ io_north_out[2] (out)
                                           2250.748535   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.748535   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.001465   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005121    0.028472   10.211352 2250.417480 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.028472    0.000000 2250.417480 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272064    0.324690 2250.741943 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.272064    0.000455 2250.742432 ^ io_north_out[0] (out)
                                           2250.742432   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.742432   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.007812   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.004842    0.026967   10.096073 2250.302002 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.026967    0.000000 2250.302002 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271789    0.323780 2250.625977 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.271789    0.000455 2250.626221 ^ io_north_out[1] (out)
                                           2250.626221   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.626221   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.123535   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005524    0.028372   10.058330 2250.264404 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.028372    0.000000 2250.264404 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034500    0.273748    0.325826 2250.590088 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.273748    0.000455 2250.590576 ^ io_north_out[3] (out)
                                           2250.590576   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.590576   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.159668   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006403    0.029533   10.042414 2250.248535 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.029533    0.000000 2250.248535 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272065    0.325144 2250.573486 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.272065    0.000455 2250.573975 ^ io_north_out[4] (out)
                                           2250.573975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.573975   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.176270   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005880    0.029076   10.025588 2250.231689 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.029076    0.000000 2250.231689 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271784    0.324690 2250.556396 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.271784    0.000455 2250.556641 ^ io_north_out[5] (out)
                                           2250.556641   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.556641   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.193359   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005370    0.027864    9.903715 2250.109619 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.027864    0.000000 2250.109619 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034496    0.273717    0.325599 2250.435303 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.273717    0.000455 2250.435791 ^ io_north_out[7] (out)
                                           2250.435791   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.435791   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.314453   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005442    0.027792    9.887344 2250.093262 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.027792    0.000000 2250.093262 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272065    0.324462 2250.417725 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.272065    0.000455 2250.418213 ^ io_north_out[6] (out)
                                           2250.418213   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.418213   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.332031   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008717    0.037671    9.878704 2250.084717 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.037671    0.000000 2250.084717 ^ output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.270329    0.327873 2250.412598 ^ output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.270329    0.000227 2250.412842 ^ io_west_out[18] (out)
                                           2250.412842   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.412842   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.337402   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006409    0.034602    9.746373 2249.952393 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.034602    0.000000 2249.952393 ^ output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.271172    0.326963 2250.279297 ^ output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.271172    0.000227 2250.279541 ^ io_west_out[22] (out)
                                           2250.279541   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.279541   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.470703   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006069    0.034088    9.711130 2249.917236 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.034088    0.000000 2249.917236 ^ output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034134    0.271004    0.326736 2250.243896 ^ output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.271004    0.000227 2250.244141 ^ io_west_out[16] (out)
                                           2250.244141   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.244141   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.505859   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006169    0.028227    9.589712 2249.795654 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.028227    0.000000 2249.795654 ^ output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.270763    0.323780 2250.119629 ^ output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.270763    0.000227 2250.119629 ^ io_west_out[19] (out)
                                           2250.119629   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.119629   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.629883   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006117    0.027864    9.533551 2249.739502 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.027864    0.000000 2249.739502 ^ output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.271163    0.323780 2250.063232 ^ output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.271163    0.000227 2250.063477 ^ io_west_out[17] (out)
                                           2250.063477   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.063477   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.686523   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006169    0.027018    9.430096 2249.636230 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.027018    0.000000 2249.636230 ^ output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.271079    0.323325 2249.959473 ^ output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.271079    0.000227 2249.959717 ^ io_west_out[21] (out)
                                           2249.959717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.959717   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.790039   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005886    0.025593    9.360519 2249.566650 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.025593    0.000000 2249.566650 ^ output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034245    0.271843    0.323325 2249.889893 ^ output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.271843    0.000227 2249.890137 ^ io_west_out[20] (out)
                                           2249.890137   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.890137   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.860352   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.206055 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.206055 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006509    0.028557    9.332780 2249.538818 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.028557    0.000000 2249.538818 ^ output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.270315    0.323553 2249.862305 ^ output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.270315    0.000227 2249.862549 ^ io_west_out[23] (out)
                                           2249.862549   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.862549   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.887695   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005401    0.037571    1.703029 2240.432373 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.037571    0.000000 2240.432373 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.269409    0.327191 2240.759521 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.269409    0.000227 2240.759766 ^ io_east_out[22] (out)
                                           2240.759766   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.759766   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.990723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.729248 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.729248 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005405    0.027726    1.624812 2240.354004 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.027726    0.000000 2240.354004 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272066    0.324462 2240.678467 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.272066    0.000455 2240.678955 ^ io_north_out[22] (out)
                                           2240.678955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.678955   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.071289   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005588    0.038333    2.223942 2238.845947 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.038333    0.000000 2238.845947 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.269879    0.327873 2239.173828 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.269879    0.000227 2239.174072 ^ io_east_out[6] (out)
                                           2239.174072   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.174072   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.575684   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.799072 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.799072 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.886963 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.886963 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.621826 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.621826 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005559    0.035737    1.772833 2238.394775 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.035737    0.000000 2238.394775 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272376    0.328328 2238.723145 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.272376    0.000455 2238.723633 ^ io_south_out[22] (out)
                                           2238.723633   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.723633   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.026367   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.005805    0.028957    2.056822 2225.383057 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.028957    0.000000 2225.383057 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.271807    0.324690 2225.707764 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.271807    0.000455 2225.708252 ^ io_north_out[21] (out)
                                           2225.708252   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.708252   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.041992   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2223.326172 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2223.326172 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006304    0.027808    1.859689 2225.186035 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.027808    0.000000 2225.186035 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033993    0.269933    0.323098 2225.509033 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.269933    0.000227 2225.509277 ^ io_east_out[21] (out)
                                           2225.509277   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.509277   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.241211   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006181    0.027608    2.178922 2223.127197 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.027608    0.000000 2223.127197 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.269208    0.322416 2223.449707 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.269208    0.000227 2223.449951 ^ io_east_out[5] (out)
                                           2223.449951   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2223.449951   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.300293   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.276611 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.276611 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.121582 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.121582 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.948242 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.948486 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005154    0.024028    1.706667 2222.655029 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.024028    0.000000 2222.655029 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272389    0.322871 2222.978027 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.272389    0.000455 2222.978271 ^ io_south_out[21] (out)
                                           2222.978271   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.978271   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.771484   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006323    0.029405    2.133220 2209.940430 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.029405    0.000000 2209.940430 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034492    0.273689    0.326281 2210.266602 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.273689    0.000455 2210.267090 ^ io_north_out[20] (out)
                                           2210.267090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.267090   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.483398   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.807129 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.807129 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006301    0.028022    1.921762 2209.728760 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.028022    0.000000 2209.728760 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.269637    0.322871 2210.051758 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.269637    0.000227 2210.052002 ^ io_east_out[20] (out)
                                           2210.052002   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.052002   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.697754   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006381    0.028151    2.145953 2207.593262 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.028151    0.000000 2207.593262 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033973    0.269787    0.323098 2207.916504 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.269787    0.000227 2207.916748 ^ io_east_out[4] (out)
                                           2207.916748   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.916748   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.833496   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.728271 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.728271 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.565674 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.565674 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2205.447266 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2205.447510 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005307    0.024385    1.655735 2207.103027 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.024385    0.000000 2207.103027 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271919    0.322643 2207.425781 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.271919    0.000455 2207.426270 ^ io_south_out[20] (out)
                                           2207.426270   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.426270   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.323730   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005405    0.028153    1.944727 2194.205322 ^ cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.028153    0.000000 2194.205322 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272063    0.324462 2194.529785 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.272063    0.000455 2194.530273 ^ io_north_out[19] (out)
                                           2194.530273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.530273   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.219727   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2192.260742 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2192.260742 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.013091    0.039201    1.863782 2194.124512 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.039201    0.000000 2194.124512 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.269393    0.327873 2194.452393 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.269393    0.000227 2194.452637 ^ io_east_out[19] (out)
                                           2194.452637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.452637   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.297363   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.013098    0.039205    2.276238 2192.178955 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.039205    0.000000 2192.178955 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.270401    0.328555 2192.507568 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.270401    0.000227 2192.507812 ^ io_east_out[3] (out)
                                           2192.507812   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2192.507812   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.242188   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.096680 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.096680 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.108643 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.108643 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.902588 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.902832 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.005411    0.026577    1.828312 2191.731201 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.026577    0.000000 2191.731201 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272374    0.324008 2192.055176 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.272374    0.000455 2192.055664 ^ io_south_out[19] (out)
                                           2192.055664   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2192.055664   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.694336   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.006242    0.028708    2.118895 2178.452393 ^ cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.028708    0.000000 2178.452393 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271783    0.324690 2178.777100 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.271783    0.000455 2178.777588 ^ io_north_out[18] (out)
                                           2178.777588   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.777588   data arrival time
---------------------------------------------------------------------------------------------
                                           5820.972656   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2176.333496 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2176.333496 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.007604    0.027228    2.103207 2178.436768 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.027228    0.000000 2178.436768 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.270455    0.323098 2178.759766 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.270455    0.000227 2178.760010 ^ io_east_out[18] (out)
                                           2178.760010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.760010   data arrival time
---------------------------------------------------------------------------------------------
                                           5820.990234   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007483    0.027092    2.240313 2176.317871 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.027092    0.000000 2176.317871 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.270524    0.323098 2176.640869 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.270524    0.000227 2176.641113 ^ io_east_out[2] (out)
                                           2176.641113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2176.641113   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.108887   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.023438 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.023438 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.267578 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.267578 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2174.077393 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2174.077637 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007807    0.038640    1.977696 2176.055176 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.038640    0.000000 2176.055176 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272381    0.329692 2176.385010 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.272381    0.000455 2176.385498 ^ io_south_out[18] (out)
                                           2176.385498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2176.385498   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.364746   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004918    0.027104    2.141178 2162.595215 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.027104    0.000000 2162.595215 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272069    0.324008 2162.919189 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.272069    0.000455 2162.919678 ^ io_north_out[17] (out)
                                           2162.919678   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.919678   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.830566   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2160.454102 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2160.454102 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014101    0.040239    2.062279 2162.516357 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.040239    0.000000 2162.516357 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.269396    0.328328 2162.844727 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.269396    0.000227 2162.844971 ^ io_east_out[17] (out)
                                           2162.844971   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.844971   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.905273   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.014298    0.040555    2.476554 2160.370117 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.040555    0.000000 2160.370117 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.033977    0.269834    0.328782 2160.698975 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.269834    0.000227 2160.699219 ^ io_east_out[1] (out)
                                           2160.699219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.699219   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.050781   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.180176 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.180176 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.201660 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.201660 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.893311 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.893555 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.005954    0.026917    1.951321 2159.844971 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.026917    0.000000 2159.844971 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272372    0.324235 2160.169189 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.272372    0.000455 2160.169678 ^ io_south_out[17] (out)
                                           2160.169678   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.169678   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.580566   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.005042    0.028331    2.247589 2146.659424 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.028331    0.000000 2146.659424 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272063    0.324690 2146.984131 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.272063    0.000455 2146.984619 ^ io_north_out[16] (out)
                                           2146.984619   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.984619   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.765625   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2144.411865 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2144.411865 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.013704    0.040117    1.994977 2146.406982 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.040117    0.000000 2146.406982 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.033979    0.269851    0.328555 2146.735352 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.269851    0.000227 2146.735596 ^ io_east_out[16] (out)
                                           2146.735596   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.735596   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.014160   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.013581    0.039922    2.376282 2144.154785 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.039922    0.000000 2144.154785 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.269273    0.328100 2144.482910 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.269273    0.000227 2144.483154 ^ io_east_out[0] (out)
                                           2144.483154   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2144.483154   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.267090   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2012.054077 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2012.054077 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.606323 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.606567 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.118286 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.118286 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.826660 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.826660 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2028.046875 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2028.046875 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.595947 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.596191 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.002930 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.002930 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.204346 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.204346 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2044.393799 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2044.393799 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2046.260620 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2046.260864 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.535156 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.535156 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.240479 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.240479 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2060.292480 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2060.292480 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.715332 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.715332 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.032715 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.032715 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.871094 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.871094 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.883301 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.883301 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2077.342529 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2077.342529 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.526611 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.526611 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.417969 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.417969 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2091.425537 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2091.425537 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.832520 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.832520 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.047363 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.047363 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.939209 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.939209 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.806885 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.806885 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2108.113281 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2108.113281 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.439941 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.439941 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.344727 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.344727 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2122.254150 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2122.254150 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.662598 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.662598 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.870605 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.870605 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2128.318848 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2128.318848 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.811035 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.811035 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.795410 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.795410 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.778320 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.778564 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.007654    0.029652    1.886519 2143.665039 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.029652    0.000000 2143.665039 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271899    0.325144 2143.990234 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.271899    0.000455 2143.990479 ^ io_south_out[16] (out)
                                           2143.990479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2143.990479   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.759277   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     3    0.036919    0.182593    1.953336    2.776956 ^ cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.182605    0.004736    2.781692 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034290    0.272450    0.396549    3.178241 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.272450    0.000366    3.178607 ^ config_data_out (out)
                                              3.178607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.178607   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.571289   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011090    0.051797    0.034561 2000.034668 v config_en (in)
                                                         config_en (net)
                      0.051797    0.000000 2000.034668 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124974    0.125821    0.286946 2000.321533 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.125860    0.001819 2000.323364 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191582    0.179817    0.324462 2000.647827 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.234406    0.076625 2000.724487 v cell0/config_en (fpgacell)
                                           2000.724487   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004547 10000.453125 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.351974 10000.804688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.006366 10000.811523 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.561523   clock uncertainty
                                  0.000000 10000.561523   clock reconvergence pessimism
                                 -3.151180 9997.410156   library setup time
                                           9997.410156   data required time
---------------------------------------------------------------------------------------------
                                           9997.410156   data required time
                                           -2000.724487   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.685059   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011090    0.051797    0.034561 2000.034668 v config_en (in)
                                                         config_en (net)
                      0.051797    0.000000 2000.034668 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124974    0.125821    0.286946 2000.321533 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.125860    0.001819 2000.323364 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191582    0.179817    0.324462 2000.647827 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.222683    0.066393 2000.714233 v cell1/config_en (fpgacell)
                                           2000.714233   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000909 10000.449219 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368345 10000.817383 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019099 10000.836914 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.586914   clock uncertainty
                                  0.000000 10000.586914   clock reconvergence pessimism
                                 -3.151180 9997.435547   library setup time
                                           9997.435547   data required time
---------------------------------------------------------------------------------------------
                                           9997.435547   data required time
                                           -2000.714233   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.721680   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011090    0.051797    0.034561 2000.034668 v config_en (in)
                                                         config_en (net)
                      0.051797    0.000000 2000.034668 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124974    0.125821    0.286946 2000.321533 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.128722    0.015007 2000.336548 v cell2/config_en (fpgacell)
                                           2000.336548   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004547 10000.453125 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.351974 10000.804688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006366 10000.811523 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.561523   clock uncertainty
                                  0.000000 10000.561523   clock reconvergence pessimism
                                 -3.151180 9997.410156   library setup time
                                           9997.410156   data required time
---------------------------------------------------------------------------------------------
                                           9997.410156   data required time
                                           -2000.336548   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.073242   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011090    0.051797    0.034561 2000.034668 v config_en (in)
                                                         config_en (net)
                      0.051797    0.000000 2000.034668 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124974    0.125821    0.286946 2000.321533 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.125972    0.003638 2000.325195 v cell3/config_en (fpgacell)
                                           2000.325195   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000909 10000.449219 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368345 10000.817383 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006366 10000.824219 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.574219   clock uncertainty
                                  0.000000 10000.574219   clock reconvergence pessimism
                                 -3.151180 9997.422852   library setup time
                                           9997.422852   data required time
---------------------------------------------------------------------------------------------
                                           9997.422852   data required time
                                           -2000.325195   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.097168   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.010993    0.051397    0.034333 2000.034424 v en (in)
                                                         en (net)
                      0.051397    0.000000 2000.034424 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120582    0.121805    0.284899 2000.319336 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.121885    0.002728 2000.322021 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196565    0.184348    0.323780 2000.645752 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.239975    0.078671 2000.724487 v cell0/en (fpgacell)
                                           2000.724487   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004547 10000.453125 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.351974 10000.804688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.006366 10000.811523 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.561523   clock uncertainty
                                  0.000000 10000.561523   clock reconvergence pessimism
                                 -2.663260 9997.898438   library setup time
                                           9997.898438   data required time
---------------------------------------------------------------------------------------------
                                           9997.898438   data required time
                                           -2000.724487   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.173340   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.010993    0.051397    0.034333 2000.034424 v en (in)
                                                         en (net)
                      0.051397    0.000000 2000.034424 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120582    0.121805    0.284899 2000.319336 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.121885    0.002728 2000.322021 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196565    0.184348    0.323780 2000.645752 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.229314    0.069122 2000.714966 v cell1/en (fpgacell)
                                           2000.714966   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000909 10000.449219 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368345 10000.817383 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019099 10000.836914 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.586914   clock uncertainty
                                  0.000000 10000.586914   clock reconvergence pessimism
                                 -2.663260 9997.923828   library setup time
                                           9997.923828   data required time
---------------------------------------------------------------------------------------------
                                           9997.923828   data required time
                                           -2000.714966   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.208984   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.010993    0.051397    0.034333 2000.034424 v en (in)
                                                         en (net)
                      0.051397    0.000000 2000.034424 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120582    0.121805    0.284899 2000.319336 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.124202    0.013415 2000.332642 v cell2/en (fpgacell)
                                           2000.332642   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004547 10000.453125 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.351974 10000.804688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006366 10000.811523 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.561523   clock uncertainty
                                  0.000000 10000.561523   clock reconvergence pessimism
                                 -2.663260 9997.898438   library setup time
                                           9997.898438   data required time
---------------------------------------------------------------------------------------------
                                           9997.898438   data required time
                                           -2000.332642   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.565430   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.010993    0.051397    0.034333 2000.034424 v en (in)
                                                         en (net)
                      0.051397    0.000000 2000.034424 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120582    0.121805    0.284899 2000.319336 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.121962    0.003638 2000.322876 v cell3/en (fpgacell)
                                           2000.322876   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000909 10000.449219 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368345 10000.817383 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006366 10000.824219 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.574219   clock uncertainty
                                  0.000000 10000.574219   clock reconvergence pessimism
                                 -2.663260 9997.911133   library setup time
                                           9997.911133   data required time
---------------------------------------------------------------------------------------------
                                           9997.911133   data required time
                                           -2000.322876   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.588379   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
                                           2000.816284   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004547 10000.453125 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.351974 10000.804688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.006366 10000.811523 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.561523   clock uncertainty
                                  0.000000 10000.561523   clock reconvergence pessimism
                                 -1.017710 9999.543945   library setup time
                                           9999.543945   data required time
---------------------------------------------------------------------------------------------
                                           9999.543945   data required time
                                           -2000.816284   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.727051   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.331287    0.060709 2000.807861 ^ cell1/nrst (fpgacell)
                                           2000.807861   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000909 10000.449219 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368345 10000.817383 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019099 10000.836914 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.586914   clock uncertainty
                                  0.000000 10000.586914   clock reconvergence pessimism
                                 -1.017710 9999.569336   library setup time
                                           9999.569336   data required time
---------------------------------------------------------------------------------------------
                                           9999.569336   data required time
                                           -2000.807861   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.760742   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.218079    0.012278 2000.372925 ^ cell2/nrst (fpgacell)
                                           2000.372925   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004547 10000.453125 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.351974 10000.804688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006366 10000.811523 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.561523   clock uncertainty
                                  0.000000 10000.561523   clock reconvergence pessimism
                                 -1.017710 9999.543945   library setup time
                                           9999.543945   data required time
---------------------------------------------------------------------------------------------
                                           9999.543945   data required time
                                           -2000.372925   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.170898   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217067    0.002956 2000.363647 ^ cell3/nrst (fpgacell)
                                           2000.363647   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000909 10000.449219 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368345 10000.817383 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006366 10000.824219 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.574219   clock uncertainty
                                  0.000000 10000.574219   clock reconvergence pessimism
                                 -1.017710 9999.556641   library setup time
                                           9999.556641   data required time
---------------------------------------------------------------------------------------------
                                           9999.556641   data required time
                                           -2000.363647   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.192383   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003402    0.020784    0.011141 2000.011230 v config_data_in (in)
                                                         config_data_in (net)
                      0.020784    0.000000 2000.011230 v input1/A (sky130_fd_sc_hd__buf_2)
     1    0.037735    0.180001    0.332648 2000.343872 v input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.180015    0.001819 2000.345703 v cell0/config_data_in (fpgacell)
                                           2000.345703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004547 10000.453125 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.351974 10000.804688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.006366 10000.811523 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.561523   clock uncertainty
                                  0.000000 10000.561523   clock reconvergence pessimism
                                  0.267300 10000.828125   library setup time
                                           10000.828125   data required time
---------------------------------------------------------------------------------------------
                                           10000.828125   data required time
                                           -2000.345703   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.482910   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     3    0.108126    0.518501    2.187339    3.024061 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.518560    0.005748    3.029809 ^ cell2/config_data_in (fpgacell)
                                              3.029809   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004547 10000.453125 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.351974 10000.804688 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006366 10000.811523 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.561523   clock uncertainty
                                  0.000000 10000.561523   clock reconvergence pessimism
                                  0.413900 10000.974609   library setup time
                                           10000.974609   data required time
---------------------------------------------------------------------------------------------
                                           10000.974609   data required time
                                             -3.029809   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.945312   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     3    0.115487    0.555531    2.194312    3.005138 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.557802    0.031014    3.036152 ^ cell1/config_data_in (fpgacell)
                                              3.036152   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000909 10000.449219 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368345 10000.817383 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019099 10000.836914 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.586914   clock uncertainty
                                  0.000000 10000.586914   clock reconvergence pessimism
                                  0.413900 10001.000000   library setup time
                                           10001.000000   data required time
---------------------------------------------------------------------------------------------
                                           10001.000000   data required time
                                             -3.036152   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.964844   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     3    0.088015    0.425990    2.111741    2.923220 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.427510    0.022142    2.945362 ^ cell3/config_data_in (fpgacell)
                                              2.945362   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025320    0.187247    0.129148 10000.128906 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000 10000.128906 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319233 10000.448242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000909 10000.449219 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368345 10000.817383 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006366 10000.824219 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.574219   clock uncertainty
                                  0.000000 10000.574219   clock reconvergence pessimism
                                  0.413900 10000.987305   library setup time
                                           10000.987305   data required time
---------------------------------------------------------------------------------------------
                                           10000.987305   data required time
                                             -2.945362   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.042969   slack (MET)



