
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1260)
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1261)
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1263)
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1264)
Generating RTLIL representation for module `\softusb_dpram'.
Generating RTLIL representation for module `\softusb_filter'.
Generating RTLIL representation for module `\softusb_hostif'.
Generating RTLIL representation for module `\softusb_navre'.
Generating RTLIL representation for module `\softusb_phy'.
Generating RTLIL representation for module `\softusb_ram'.
Generating RTLIL representation for module `\softusb_rx'.
Generating RTLIL representation for module `\softusb_sie'.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:0: Warning: System task `$display' outside initial block is unsupported.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:0: Warning: System task `$display' outside initial block is unsupported.
Generating RTLIL representation for module `\softusb_timer'.
Generating RTLIL representation for module `\softusb_tx'.
Generating RTLIL representation for module `\softusb'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   3 design levels: softusb             
root of   0 design levels: softusb_tx          
root of   0 design levels: softusb_timer       
root of   2 design levels: softusb_sie         
root of   0 design levels: softusb_rx          
root of   1 design levels: softusb_ram         
root of   1 design levels: softusb_phy         
root of   0 design levels: softusb_navre       
root of   0 design levels: softusb_hostif      
root of   0 design levels: softusb_filter      
root of   0 design levels: softusb_dpram       
Automatically selected softusb as design top module.

2.2. Analyzing design hierarchy..
Top module:  \softusb
Used module:     \softusb_navre
Used module:     \softusb_ram
Used module:         \softusb_dpram
Used module:     \softusb_sie
Used module:         \softusb_phy
Used module:             \softusb_rx
Used module:             \softusb_tx
Used module:             \softusb_filter
Used module:     \softusb_hostif
Used module:     \softusb_timer
Parameter \depth = 11
Parameter \width = 8

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\softusb_dpram'.
Parameter \depth = 11
Parameter \width = 8
Generating RTLIL representation for module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Parameter \depth = 11
Parameter \width = 8
Found cached RTLIL representation for module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Parameter \depth = 11
Parameter \width = 8
Found cached RTLIL representation for module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Parameter \depth = 11
Parameter \width = 8
Found cached RTLIL representation for module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Parameter \depth = 11
Parameter \width = 16
Parameter \initfile = 56'01110100011100100111100000101110011100100110111101101101

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\softusb_dpram'.
Parameter \depth = 11
Parameter \width = 16
Parameter \initfile = 56'01110100011100100111100000101110011100100110111101101101
Generating RTLIL representation for module `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram'.
Parameter \pmem_width = 11
Parameter \dmem_width = 13

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\softusb_navre'.
Parameter \pmem_width = 11
Parameter \dmem_width = 13
Generating RTLIL representation for module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre'.
Parameter \pmem_width = 11
Parameter \dmem_width = 13

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\softusb_ram'.
Parameter \pmem_width = 11
Parameter \dmem_width = 13
Generating RTLIL representation for module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram'.
Parameter \csr_addr = 4'0000

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\softusb_hostif'.
Parameter \csr_addr = 4'0000
Generating RTLIL representation for module `$paramod\softusb_hostif\csr_addr=4'0000'.

2.8. Analyzing design hierarchy..
Top module:  \softusb
Used module:     $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre
Used module:     $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram
Used module:         \softusb_dpram
Used module:     \softusb_sie
Used module:         \softusb_phy
Used module:             \softusb_rx
Used module:             \softusb_tx
Used module:             \softusb_filter
Used module:     $paramod\softusb_hostif\csr_addr=4'0000
Used module:     \softusb_timer
Parameter \depth = 11
Parameter \width = 8
Found cached RTLIL representation for module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Parameter \depth = 11
Parameter \width = 8
Found cached RTLIL representation for module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Parameter \depth = 11
Parameter \width = 8
Found cached RTLIL representation for module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Parameter \depth = 11
Parameter \width = 8
Found cached RTLIL representation for module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Parameter \depth = 11
Parameter \width = 16
Parameter \initfile = 56'01110100011100100111100000101110011100100110111101101101
Found cached RTLIL representation for module `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram'.

2.9. Analyzing design hierarchy..
Top module:  \softusb
Used module:     $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre
Used module:     $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram
Used module:         $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram
Used module:         $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram
Used module:     \softusb_sie
Used module:         \softusb_phy
Used module:             \softusb_rx
Used module:             \softusb_tx
Used module:             \softusb_filter
Used module:     $paramod\softusb_hostif\csr_addr=4'0000
Used module:     \softusb_timer

2.10. Analyzing design hierarchy..
Top module:  \softusb
Used module:     $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre
Used module:     $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram
Used module:         $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram
Used module:         $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram
Used module:     \softusb_sie
Used module:         \softusb_phy
Used module:             \softusb_rx
Used module:             \softusb_tx
Used module:             \softusb_filter
Used module:     $paramod\softusb_hostif\csr_addr=4'0000
Used module:     \softusb_timer
Removing unused module `\softusb_ram'.
Removing unused module `\softusb_navre'.
Removing unused module `\softusb_hostif'.
Removing unused module `\softusb_dpram'.
Removed 4 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$382 in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$374 in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370 in module softusb_tx.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370 in module softusb_tx.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2131$369 in module softusb_tx.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2116$366 in module softusb_tx.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2102$363 in module softusb_tx.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2053$355 in module softusb_tx.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2013$343 in module softusb_tx.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1995$338 in module softusb_tx.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1929$327 in module softusb_timer.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326 in module softusb_sie.
Marked 12 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1686$317 in module softusb_rx.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1679$314 in module softusb_rx.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1663$306 in module softusb_rx.
Marked 10 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1600$292 in module softusb_rx.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1581$286 in module softusb_rx.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1531$283 in module softusb_rx.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1522$282 in module softusb_rx.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:194$632 in module $paramod\softusb_hostif\csr_addr=4'0000.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:169$630 in module $paramod\softusb_hostif\csr_addr=4'0000.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1283$226 in module softusb_phy.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1270$221 in module softusb_phy.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1462$626 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1462$626 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1345$583 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
Marked 12 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:819$574 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:789$573 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:789$573 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:765$571 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:745$563 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Removed 2 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 19 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:394$438 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:361$436 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:361$436 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:345$434 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:331$433 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:299$422 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:269$415 in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$403 in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$395 in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
Removed a total of 6 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 18 redundant assignments.
Promoted 94 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$382'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$373_EN[7:0]$391
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$373_DATA[7:0]$390
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$373_ADDR[10:0]$389
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$373_EN[7:0]$388
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$373_DATA[7:0]$387
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$373_ADDR[10:0]$386
     7/7: $0\do2[7:0]
Creating decoders for process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$374'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$372_EN[7:0]$380
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$372_DATA[7:0]$379
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$372_ADDR[10:0]$378
     4/4: $0\do[7:0]
Creating decoders for process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
     1/22: $4\tx_ready0[0:0]
     2/22: $5\sr_load[0:0]
     3/22: $5\next_state[2:0]
     4/22: $3\tx_ready0[0:0]
     5/22: $4\sr_load[0:0]
     6/22: $4\next_state[2:0]
     7/22: $3\next_state[2:0]
     8/22: $3\sr_load[0:0]
     9/22: $3\sr_rst[0:0]
    10/22: $2\next_state[2:0]
    11/22: $2\tx_ready0[0:0]
    12/22: $2\sr_load[0:0]
    13/22: $2\sr_rst[0:0]
    14/22: $1\tx_ready0[0:0]
    15/22: $1\sr_load[0:0]
    16/22: $1\sr_rst[0:0]
    17/22: $1\next_state[2:0]
    18/22: $1\txoe_ctl[0:0]
    19/22: $1\generate_eop_clear[0:0]
    20/22: $1\transmission_end_ack[0:0]
    21/22: $1\generate_j[0:0]
    22/22: $1\generate_se0[0:0]
Creating decoders for process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2131$369'.
     1/1: $0\generate_eop_pending[0:0]
Creating decoders for process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2116$366'.
     1/2: $0\tx_valid_r[0:0]
     2/2: $0\transmission_continue[0:0]
Creating decoders for process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2110$364'.
Creating decoders for process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2102$363'.
     1/1: $0\state[2:0]
Creating decoders for process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2053$355'.
     1/3: $0\txoe_r[0:0]
     2/3: $0\txm_r[0:0]
     3/3: $0\txp_r[0:0]
Creating decoders for process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2013$343'.
     1/8: $4\onecount[2:0]
     2/8: $3\onecount[2:0]
     3/8: $2\onecount[2:0]
     4/8: $1\onecount[2:0]
     5/8: $0\sr[6:0]
     6/8: $0\sr_out[0:0]
     7/8: $0\sr_done[0:0]
     8/8: $0\bitcount[2:0]
Creating decoders for process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1995$338'.
     1/2: $0\gce_counter[4:0]
     2/2: $0\gce[0:0]
Creating decoders for process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1986$337'.
Creating decoders for process `\softusb_timer.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1929$327'.
     1/2: $0\io_do[7:0]
     2/2: $0\counter[31:0]
Creating decoders for process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
     1/12: $0\io_do[7:0]
     2/12: $0\generate_eop[0:0]
     3/12: $0\rx_pending[0:0]
     4/12: $0\data_in[7:0]
     5/12: $0\tx_pending[0:0]
     6/12: $0\low_speed[1:0]
     7/12: $0\tx_low_speed[0:0]
     8/12: $0\generate_reset[1:0]
     9/12: $0\tx_valid[0:0]
    10/12: $0\tx_data[7:0]
    11/12: $0\port_sel_tx[1:0]
    12/12: $0\port_sel_rx[0:0]
Creating decoders for process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1686$317'.
     1/14: $3\startrx[0:0]
     2/14: $11\fs_next_state[3:0]
     3/14: $2\startrx[0:0]
     4/14: $10\fs_next_state[3:0]
     5/14: $9\fs_next_state[3:0]
     6/14: $8\fs_next_state[3:0]
     7/14: $7\fs_next_state[3:0]
     8/14: $6\fs_next_state[3:0]
     9/14: $5\fs_next_state[3:0]
    10/14: $4\fs_next_state[3:0]
    11/14: $3\fs_next_state[3:0]
    12/14: $2\fs_next_state[3:0]
    13/14: $1\fs_next_state[3:0]
    14/14: $1\startrx[0:0]
Creating decoders for process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1679$314'.
     1/1: $0\fs_state[3:0]
Creating decoders for process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1663$306'.
     1/2: $0\fs_timeout[0:0]
     2/2: $0\fs_timeout_counter[5:0]
Creating decoders for process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1600$292'.
     1/40: $7\lastrx[0:0]
     2/40: $9\onecount[2:0]
     3/40: $6\bitcount[2:0]
     4/40: $7\rx_active[0:0]
     5/40: $8\onecount[2:0]
     6/40: $7\onecount[2:0]
     7/40: $6\lastrx[0:0]
     8/40: $6\onecount[2:0]
     9/40: $6\rx_data[7:0]
    10/40: $6\rx_active[0:0]
    11/40: $5\lastrx[0:0]
    12/40: $5\rx_active[0:0]
    13/40: $5\onecount[2:0]
    14/40: $5\bitcount[2:0]
    15/40: $5\rx_valid[0:0]
    16/40: $5\rx_data[7:0]
    17/40: $4\lastrx[0:0]
    18/40: $4\onecount[2:0]
    19/40: $4\bitcount[2:0]
    20/40: $4\rx_active[0:0]
    21/40: $4\rx_valid[0:0]
    22/40: $4\rx_data[7:0]
    23/40: $3\lastrx[0:0]
    24/40: $3\onecount[2:0]
    25/40: $3\bitcount[2:0]
    26/40: $3\rx_active[0:0]
    27/40: $3\rx_valid[0:0]
    28/40: $3\rx_data[7:0]
    29/40: $2\rx_active[0:0]
    30/40: $2\lastrx[0:0]
    31/40: $2\onecount[2:0]
    32/40: $2\bitcount[2:0]
    33/40: $2\rx_valid[0:0]
    34/40: $2\rx_data[7:0]
    35/40: $1\rx_valid[0:0]
    36/40: $1\rx_active[0:0]
    37/40: $1\lastrx[0:0]
    38/40: $1\onecount[2:0]
    39/40: $1\bitcount[2:0]
    40/40: $1\rx_data[7:0]
Creating decoders for process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1581$286'.
     1/2: $0\dpll_ce[0:0]
     2/2: $0\dpll_counter[4:0]
Creating decoders for process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1575$284'.
Creating decoders for process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1531$283'.
     1/10: $4\eop_detected[0:0]
     2/10: $6\eop_next_state[2:0]
     3/10: $3\eop_detected[0:0]
     4/10: $5\eop_next_state[2:0]
     5/10: $2\eop_detected[0:0]
     6/10: $4\eop_next_state[2:0]
     7/10: $3\eop_next_state[2:0]
     8/10: $2\eop_next_state[2:0]
     9/10: $1\eop_next_state[2:0]
    10/10: $1\eop_detected[0:0]
Creating decoders for process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1522$282'.
     1/1: $0\eop_state[2:0]
Creating decoders for process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:205$636'.
Creating decoders for process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:194$632'.
     1/1: $0\irq_flip[0:0]
Creating decoders for process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:186$631'.
Creating decoders for process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:169$630'.
     1/2: $0\csr_do[31:0]
     2/2: $0\usb_rst0[0:0]
Creating decoders for process `\softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1283$226'.
     1/1: $0\usbb_discon_cnt[6:0]
Creating decoders for process `\softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1270$221'.
     1/1: $0\usba_discon_cnt[6:0]
Creating decoders for process `\softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1233$201'.
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1472$627'.
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1462$626'.
     1/1: $1\dmem_do[7:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1461$625'.
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1345$583'.
     1/1: $0\wb_ack_o[0:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
     1/53: $11\next_state[3:0]
     2/53: $10\next_state[3:0]
     3/53: $9\next_state[3:0]
     4/53: $6\pmem_ce[0:0]
     5/53: $7\pc_sel[3:0]
     6/53: $5\pmem_ce[0:0]
     7/53: $6\pc_sel[3:0]
     8/53: $5\dmem_we[0:0]
     9/53: $5\dmem_sel[3:0]
    10/53: $4\push[0:0]
    11/53: $8\next_state[3:0]
    12/53: $4\pop[0:0]
    13/53: $7\next_state[3:0]
    14/53: $4\dmem_sel[3:0]
    15/53: $5\pc_sel[3:0]
    16/53: $3\pop[0:0]
    17/53: $3\push[0:0]
    18/53: $4\dmem_we[0:0]
    19/53: $4\pmem_ce[0:0]
    20/53: $3\dmem_we[0:0]
    21/53: $3\pmem_ce[0:0]
    22/53: $4\pc_sel[3:0]
    23/53: $6\next_state[3:0]
    24/53: $3\dmem_sel[3:0]
    25/53: $5\next_state[3:0]
    26/53: $3\pc_sel[3:0]
    27/53: $4\next_state[3:0]
    28/53: $3\next_state[3:0]
    29/53: $2\next_state[3:0]
    30/53: $2\pc_sel[3:0]
    31/53: $2\normal_en[0:0]
    32/53: $2\dmem_sel[3:0]
    33/53: $2\pmem_selz[0:0]
    34/53: $2\pop[0:0]
    35/53: $2\push[0:0]
    36/53: $2\io_re[0:0]
    37/53: $2\dmem_we[0:0]
    38/53: $2\pmem_ce[0:0]
    39/53: $2\io_we[0:0]
    40/53: $1\next_state[3:0]
    41/53: $1\normal_en[0:0]
    42/53: $1\dmem_sel[3:0]
    43/53: $1\pmem_selz[0:0]
    44/53: $1\pc_sel[3:0]
    45/53: $1\pop[0:0]
    46/53: $1\push[0:0]
    47/53: $1\io_re[0:0]
    48/53: $1\dmem_we[0:0]
    49/53: $1\pmem_ce[0:0]
    50/53: $1\io_we[0:0]
    51/53: $1\lds_writeback[0:0]
    52/53: $1\regmem_ce[0:0]
    53/53: $1\lpm_en[0:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:819$574'.
     1/1: $0\state[3:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:789$573'.
     1/1: $1\sreg_read[0:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:765$571'.
     1/1: $1\dmem_do[7:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:745$563'.
     1/1: $1\dmem_a[12:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
     1/108: $6\pX[15:0]
     2/108: $6\pZ[15:0]
     3/108: $6\pY[15:0]
     4/108: $5\pZ[15:0] [15:8]
     5/108: $5\pY[15:0] [15:8]
     6/108: $5\U[15:0] [15:8]
     7/108: $5\U[15:0] [7:0]
     8/108: $4$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_EN[7:0]$556
     9/108: $4$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_DATA[7:0]$555
    10/108: $4$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_ADDR[4:0]$554
    11/108: $5\pX[15:0] [15:8]
    12/108: $5\pY[15:0] [7:0]
    13/108: $5\pX[15:0] [7:0]
    14/108: $5\pZ[15:0] [7:0]
    15/108: $4\U[15:0]
    16/108: $4\pZ[15:0]
    17/108: $4\pY[15:0]
    18/108: $4\pX[15:0]
    19/108: $3\pZ[15:0]
    20/108: $3\pY[15:0]
    21/108: $3\pX[15:0]
    22/108: $3\U[15:0]
    23/108: $3$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_EN[7:0]$553
    24/108: $3$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_DATA[7:0]$552
    25/108: $3$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_ADDR[4:0]$551
    26/108: $2$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_EN[7:0]$550
    27/108: $2$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_DATA[7:0]$549
    28/108: $2$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_ADDR[4:0]$548
    29/108: $2\pZ[15:0]
    30/108: $2\pY[15:0]
    31/108: $2\pX[15:0]
    32/108: $2\U[15:0]
    33/108: $6\S[0:0]
    34/108: $6\V[0:0]
    35/108: $6\N[0:0]
    36/108: $6\Z[0:0]
    37/108: $5\H[0:0]
    38/108: $6\T[0:0]
    39/108: $6\C[0:0]
    40/108: $5\Z[0:0]
    41/108: $5\S[0:0]
    42/108: $5\N[0:0]
    43/108: $6\writeback[0:0]
    44/108: $8\R[7:0]
    45/108: $5\writeback[0:0]
    46/108: $7\R[7:0]
    47/108: $6\R[7:0]
    48/108: $5\R[7:0]
    49/108: $4\writeback[0:0]
    50/108: $5\T[0:0]
    51/108: $4\R[7:0]
    52/108: $5\V[0:0]
    53/108: { $5\C[0:0] $4\R16[15:0] }
    54/108: $4\C[0:0]
    55/108: $4\Z[0:0]
    56/108: $4\V[0:0]
    57/108: $4\T[0:0]
    58/108: $4\S[0:0]
    59/108: $4\N[0:0]
    60/108: $4\H[0:0]
    61/108: $3\C[0:0]
    62/108: $3\R[7:0]
    63/108: $4\change_z[0:0]
    64/108: $3\V[0:0]
    65/108: $3\H[0:0]
    66/108: $5\change_z[0:0]
    67/108: $3\mode16[0:0]
    68/108: $3\R16[15:0]
    69/108: $3\change_z[0:0]
    70/108: $3\update_nsz[0:0]
    71/108: $3\writeback[0:0]
    72/108: $3\Z[0:0]
    73/108: $3\T[0:0]
    74/108: $3\S[0:0]
    75/108: $3\N[0:0]
    76/108: $2\mode16[0:0]
    77/108: $2\R16[15:0]
    78/108: $2\change_z[0:0]
    79/108: $2\update_nsz[0:0]
    80/108: $2\writeback[0:0]
    81/108: $2\Z[0:0]
    82/108: $2\V[0:0]
    83/108: $2\T[0:0]
    84/108: $2\S[0:0]
    85/108: $2\R[7:0]
    86/108: $2\N[0:0]
    87/108: $2\H[0:0]
    88/108: $2\C[0:0]
    89/108: $1\C[0:0]
    90/108: $1\Z[0:0]
    91/108: $1\N[0:0]
    92/108: $1\V[0:0]
    93/108: $1\S[0:0]
    94/108: $1\H[0:0]
    95/108: $1\T[0:0]
    96/108: $1$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_EN[7:0]$455
    97/108: $1$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_DATA[7:0]$454
    98/108: $1$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_ADDR[4:0]$453
    99/108: $1\mode16[0:0]
   100/108: $1\R16[15:0]
   101/108: $1\change_z[0:0]
   102/108: $1\update_nsz[0:0]
   103/108: $1\writeback[0:0]
   104/108: $1\pZ[15:0]
   105/108: $1\pY[15:0]
   106/108: $1\pX[15:0]
   107/108: $1\U[15:0]
   108/108: $1\R[7:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:394$438'.
     1/2: $0\PC[10:0] [10:8]
     2/2: $0\PC[10:0] [7:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:375$437'.
     1/1: $0\Rd_r[4:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:361$436'.
     1/1: $1\GPR_Rd16[15:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:345$434'.
     1/1: $1\GPR_Rr[7:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:331$433'.
     1/1: $1\GPR_Rd[7:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:299$422'.
     1/1: $0\io_sel[1:0]
Creating decoders for process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:269$415'.
     1/3: $0\SP[15:0] [15:8]
     2/3: $0\SP[15:0] [7:0]
     3/3: $0\io_sp[7:0]
Creating decoders for process `\softusb_filter.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:101$22'.
Creating decoders for process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$403'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$394_EN[15:0]$412
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$394_DATA[15:0]$411
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$394_ADDR[10:0]$410
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$394_EN[15:0]$409
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$394_DATA[15:0]$408
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$394_ADDR[10:0]$407
     7/7: $0\do2[15:0]
Creating decoders for process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$395'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$393_EN[15:0]$401
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$393_DATA[15:0]$400
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$393_ADDR[10:0]$399
     4/4: $0\do[15:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\softusb_tx.\next_state' from process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
No latch inferred for signal `\softusb_tx.\sr_rst' from process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
No latch inferred for signal `\softusb_tx.\sr_load' from process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
No latch inferred for signal `\softusb_tx.\txoe_ctl' from process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
No latch inferred for signal `\softusb_tx.\generate_se0' from process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
No latch inferred for signal `\softusb_tx.\generate_j' from process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
No latch inferred for signal `\softusb_tx.\tx_ready0' from process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
No latch inferred for signal `\softusb_tx.\transmission_end_ack' from process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
No latch inferred for signal `\softusb_tx.\generate_eop_clear' from process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
No latch inferred for signal `\softusb_rx.\startrx' from process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1686$317'.
No latch inferred for signal `\softusb_rx.\fs_next_state' from process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1686$317'.
No latch inferred for signal `\softusb_rx.\eop_next_state' from process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1531$283'.
No latch inferred for signal `\softusb_rx.\eop_detected' from process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1531$283'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.\dmem_do' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1462$626'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\io_we' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\pmem_ce' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\dmem_we' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\io_re' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\push' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\pop' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\lpm_en' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\regmem_ce' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\pc_sel' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\pmem_selz' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\dmem_sel' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\normal_en' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\lds_writeback' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\next_state' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\sreg_read' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:789$573'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\dmem_do' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:765$571'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\dmem_a' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:745$563'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\GPR_Rd16' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:361$436'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\GPR_Rr' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:345$434'.
No latch inferred for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\GPR_Rd' from process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:331$433'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.\do2' using process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$382'.
  created $dff cell `$procdff$4723' with positive edge clock.
Creating register for signal `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$373_ADDR' using process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$382'.
  created $dff cell `$procdff$4724' with positive edge clock.
Creating register for signal `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$373_DATA' using process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$382'.
  created $dff cell `$procdff$4725' with positive edge clock.
Creating register for signal `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$373_EN' using process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$382'.
  created $dff cell `$procdff$4726' with positive edge clock.
Creating register for signal `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.\do' using process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$374'.
  created $dff cell `$procdff$4727' with positive edge clock.
Creating register for signal `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$372_ADDR' using process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$374'.
  created $dff cell `$procdff$4728' with positive edge clock.
Creating register for signal `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$372_DATA' using process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$374'.
  created $dff cell `$procdff$4729' with positive edge clock.
Creating register for signal `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$372_EN' using process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$374'.
  created $dff cell `$procdff$4730' with positive edge clock.
Creating register for signal `\softusb_tx.\generate_eop_pending' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2131$369'.
  created $dff cell `$procdff$4731' with positive edge clock.
Creating register for signal `\softusb_tx.\tx_valid_r' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2116$366'.
  created $dff cell `$procdff$4732' with positive edge clock.
Creating register for signal `\softusb_tx.\transmission_continue' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2116$366'.
  created $dff cell `$procdff$4733' with positive edge clock.
Creating register for signal `\softusb_tx.\tx_ready' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2110$364'.
  created $dff cell `$procdff$4734' with positive edge clock.
Creating register for signal `\softusb_tx.\state' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2102$363'.
  created $dff cell `$procdff$4735' with positive edge clock.
Creating register for signal `\softusb_tx.\txp_r' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2053$355'.
  created $dff cell `$procdff$4736' with positive edge clock.
Creating register for signal `\softusb_tx.\txm_r' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2053$355'.
  created $dff cell `$procdff$4737' with positive edge clock.
Creating register for signal `\softusb_tx.\txoe_r' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2053$355'.
  created $dff cell `$procdff$4738' with positive edge clock.
Creating register for signal `\softusb_tx.\bitcount' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2013$343'.
  created $dff cell `$procdff$4739' with positive edge clock.
Creating register for signal `\softusb_tx.\onecount' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2013$343'.
  created $dff cell `$procdff$4740' with positive edge clock.
Creating register for signal `\softusb_tx.\sr_done' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2013$343'.
  created $dff cell `$procdff$4741' with positive edge clock.
Creating register for signal `\softusb_tx.\sr_out' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2013$343'.
  created $dff cell `$procdff$4742' with positive edge clock.
Creating register for signal `\softusb_tx.\sr' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2013$343'.
  created $dff cell `$procdff$4743' with positive edge clock.
Creating register for signal `\softusb_tx.\gce' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1995$338'.
  created $dff cell `$procdff$4744' with positive edge clock.
Creating register for signal `\softusb_tx.\gce_counter' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1995$338'.
  created $dff cell `$procdff$4745' with positive edge clock.
Creating register for signal `\softusb_tx.\txp' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1986$337'.
  created $dff cell `$procdff$4746' with positive edge clock.
Creating register for signal `\softusb_tx.\txm' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1986$337'.
  created $dff cell `$procdff$4747' with positive edge clock.
Creating register for signal `\softusb_tx.\txoe' using process `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1986$337'.
  created $dff cell `$procdff$4748' with positive edge clock.
Creating register for signal `\softusb_timer.\io_do' using process `\softusb_timer.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1929$327'.
  created $dff cell `$procdff$4749' with positive edge clock.
Creating register for signal `\softusb_timer.\counter' using process `\softusb_timer.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1929$327'.
  created $dff cell `$procdff$4750' with positive edge clock.
Creating register for signal `\softusb_sie.\io_do' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4751' with positive edge clock.
Creating register for signal `\softusb_sie.\port_sel_rx' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4752' with positive edge clock.
Creating register for signal `\softusb_sie.\port_sel_tx' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4753' with positive edge clock.
Creating register for signal `\softusb_sie.\tx_data' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4754' with positive edge clock.
Creating register for signal `\softusb_sie.\tx_valid' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4755' with positive edge clock.
Creating register for signal `\softusb_sie.\generate_reset' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4756' with positive edge clock.
Creating register for signal `\softusb_sie.\tx_low_speed' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4757' with positive edge clock.
Creating register for signal `\softusb_sie.\low_speed' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4758' with positive edge clock.
Creating register for signal `\softusb_sie.\generate_eop' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4759' with positive edge clock.
Creating register for signal `\softusb_sie.\tx_pending' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4760' with positive edge clock.
Creating register for signal `\softusb_sie.\data_in' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4761' with positive edge clock.
Creating register for signal `\softusb_sie.\rx_pending' using process `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
  created $dff cell `$procdff$4762' with positive edge clock.
Creating register for signal `\softusb_rx.\fs_state' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1679$314'.
  created $dff cell `$procdff$4763' with positive edge clock.
Creating register for signal `\softusb_rx.\fs_timeout_counter' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1663$306'.
  created $dff cell `$procdff$4764' with positive edge clock.
Creating register for signal `\softusb_rx.\fs_timeout' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1663$306'.
  created $dff cell `$procdff$4765' with positive edge clock.
Creating register for signal `\softusb_rx.\rx_data' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1600$292'.
  created $dff cell `$procdff$4766' with positive edge clock.
Creating register for signal `\softusb_rx.\rx_valid' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1600$292'.
  created $dff cell `$procdff$4767' with positive edge clock.
Creating register for signal `\softusb_rx.\rx_active' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1600$292'.
  created $dff cell `$procdff$4768' with positive edge clock.
Creating register for signal `\softusb_rx.\bitcount' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1600$292'.
  created $dff cell `$procdff$4769' with positive edge clock.
Creating register for signal `\softusb_rx.\onecount' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1600$292'.
  created $dff cell `$procdff$4770' with positive edge clock.
Creating register for signal `\softusb_rx.\lastrx' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1600$292'.
  created $dff cell `$procdff$4771' with positive edge clock.
Creating register for signal `\softusb_rx.\dpll_counter' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1581$286'.
  created $dff cell `$procdff$4772' with positive edge clock.
Creating register for signal `\softusb_rx.\dpll_ce' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1581$286'.
  created $dff cell `$procdff$4773' with positive edge clock.
Creating register for signal `\softusb_rx.\rx_r' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1575$284'.
  created $dff cell `$procdff$4774' with positive edge clock.
Creating register for signal `\softusb_rx.\eop_state' using process `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1522$282'.
  created $dff cell `$procdff$4775' with positive edge clock.
Creating register for signal `$paramod\softusb_hostif\csr_addr=4'0000.\irq_flip0' using process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:205$636'.
  created $dff cell `$procdff$4776' with positive edge clock.
Creating register for signal `$paramod\softusb_hostif\csr_addr=4'0000.\irq_flip1' using process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:205$636'.
  created $dff cell `$procdff$4777' with positive edge clock.
Creating register for signal `$paramod\softusb_hostif\csr_addr=4'0000.\irq_flip2' using process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:205$636'.
  created $dff cell `$procdff$4778' with positive edge clock.
Creating register for signal `$paramod\softusb_hostif\csr_addr=4'0000.\irq_flip' using process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:194$632'.
  created $dff cell `$procdff$4779' with positive edge clock.
Creating register for signal `$paramod\softusb_hostif\csr_addr=4'0000.\usb_rst' using process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:186$631'.
  created $dff cell `$procdff$4780' with positive edge clock.
Creating register for signal `$paramod\softusb_hostif\csr_addr=4'0000.\usb_rst1' using process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:186$631'.
  created $dff cell `$procdff$4781' with positive edge clock.
Creating register for signal `$paramod\softusb_hostif\csr_addr=4'0000.\csr_do' using process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:169$630'.
  created $dff cell `$procdff$4782' with positive edge clock.
Creating register for signal `$paramod\softusb_hostif\csr_addr=4'0000.\usb_rst0' using process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:169$630'.
  created $dff cell `$procdff$4783' with positive edge clock.
Creating register for signal `\softusb_phy.\usbb_discon_cnt' using process `\softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1283$226'.
  created $dff cell `$procdff$4784' with positive edge clock.
Creating register for signal `\softusb_phy.\usba_discon_cnt' using process `\softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1270$221'.
  created $dff cell `$procdff$4785' with positive edge clock.
Creating register for signal `\softusb_phy.\txoe0' using process `\softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1233$201'.
  created $dff cell `$procdff$4786' with positive edge clock.
Creating register for signal `\softusb_phy.\txoe1' using process `\softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1233$201'.
  created $dff cell `$procdff$4787' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.\datasel' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1472$627'.
  created $dff cell `$procdff$4788' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.\dmem_a01' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1461$625'.
  created $dff cell `$procdff$4789' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.\wb_ack_o' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1345$583'.
  created $dff cell `$procdff$4790' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\state' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:819$574'.
  created $dff cell `$procdff$4791' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\C' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4792' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\H' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4793' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\N' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4794' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\R' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4795' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\S' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4796' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\T' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4797' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\U' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4798' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\V' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4799' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\pX' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4800' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\pY' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4801' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\pZ' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4802' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\Z' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4803' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\writeback' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4804' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\update_nsz' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4805' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\change_z' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4806' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\R16' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4807' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\mode16' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4808' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_ADDR' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4809' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_DATA' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4810' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_EN' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
  created $dff cell `$procdff$4811' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\PC' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:394$438'.
  created $dff cell `$procdff$4812' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\Rd_r' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:375$437'.
  created $dff cell `$procdff$4813' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\GPR_Rd_r' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:375$437'.
  created $dff cell `$procdff$4814' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\io_sel' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:299$422'.
  created $dff cell `$procdff$4815' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\io_sp' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:269$415'.
  created $dff cell `$procdff$4816' with positive edge clock.
Creating register for signal `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.\SP' using process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:269$415'.
  created $dff cell `$procdff$4817' with positive edge clock.
Creating register for signal `\softusb_filter.\rcv_s' using process `\softusb_filter.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:101$22'.
  created $dff cell `$procdff$4818' with positive edge clock.
Creating register for signal `\softusb_filter.\vp_s' using process `\softusb_filter.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:101$22'.
  created $dff cell `$procdff$4819' with positive edge clock.
Creating register for signal `\softusb_filter.\vm_s' using process `\softusb_filter.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:101$22'.
  created $dff cell `$procdff$4820' with positive edge clock.
Creating register for signal `\softusb_filter.\rcv_s0' using process `\softusb_filter.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:101$22'.
  created $dff cell `$procdff$4821' with positive edge clock.
Creating register for signal `\softusb_filter.\vp_s0' using process `\softusb_filter.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:101$22'.
  created $dff cell `$procdff$4822' with positive edge clock.
Creating register for signal `\softusb_filter.\vm_s0' using process `\softusb_filter.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:101$22'.
  created $dff cell `$procdff$4823' with positive edge clock.
Creating register for signal `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.\do2' using process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$403'.
  created $dff cell `$procdff$4824' with positive edge clock.
Creating register for signal `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$394_ADDR' using process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$403'.
  created $dff cell `$procdff$4825' with positive edge clock.
Creating register for signal `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$394_DATA' using process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$403'.
  created $dff cell `$procdff$4826' with positive edge clock.
Creating register for signal `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:57$394_EN' using process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$403'.
  created $dff cell `$procdff$4827' with positive edge clock.
Creating register for signal `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.\do' using process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$395'.
  created $dff cell `$procdff$4828' with positive edge clock.
Creating register for signal `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$393_ADDR' using process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$395'.
  created $dff cell `$procdff$4829' with positive edge clock.
Creating register for signal `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$393_DATA' using process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$395'.
  created $dff cell `$procdff$4830' with positive edge clock.
Creating register for signal `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:49$393_EN' using process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$395'.
  created $dff cell `$procdff$4831' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$382'.
Removing empty process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$382'.
Found and cleaned up 1 empty switch in `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$374'.
Removing empty process `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$374'.
Found and cleaned up 5 empty switches in `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
Removing empty process `softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2142$370'.
Found and cleaned up 3 empty switches in `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2131$369'.
Removing empty process `softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2131$369'.
Found and cleaned up 3 empty switches in `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2116$366'.
Removing empty process `softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2116$366'.
Removing empty process `softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2110$364'.
Found and cleaned up 2 empty switches in `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2102$363'.
Removing empty process `softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2102$363'.
Found and cleaned up 5 empty switches in `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2053$355'.
Removing empty process `softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2053$355'.
Found and cleaned up 9 empty switches in `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2013$343'.
Removing empty process `softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2013$343'.
Found and cleaned up 1 empty switch in `\softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1995$338'.
Removing empty process `softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1995$338'.
Removing empty process `softusb_tx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1986$337'.
Found and cleaned up 3 empty switches in `\softusb_timer.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1929$327'.
Removing empty process `softusb_timer.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1929$327'.
Found and cleaned up 7 empty switches in `\softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
Removing empty process `softusb_sie.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1788$326'.
Found and cleaned up 12 empty switches in `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1686$317'.
Removing empty process `softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1686$317'.
Found and cleaned up 1 empty switch in `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1679$314'.
Removing empty process `softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1679$314'.
Found and cleaned up 3 empty switches in `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1663$306'.
Removing empty process `softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1663$306'.
Found and cleaned up 10 empty switches in `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1600$292'.
Removing empty process `softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1600$292'.
Found and cleaned up 2 empty switches in `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1581$286'.
Removing empty process `softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1581$286'.
Removing empty process `softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1575$284'.
Found and cleaned up 7 empty switches in `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1531$283'.
Removing empty process `softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1531$283'.
Found and cleaned up 1 empty switch in `\softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1522$282'.
Removing empty process `softusb_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1522$282'.
Removing empty process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:205$636'.
Found and cleaned up 2 empty switches in `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:194$632'.
Removing empty process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:194$632'.
Removing empty process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:186$631'.
Found and cleaned up 3 empty switches in `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:169$630'.
Removing empty process `$paramod\softusb_hostif\csr_addr=4'0000.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:169$630'.
Found and cleaned up 3 empty switches in `\softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1283$226'.
Removing empty process `softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1283$226'.
Found and cleaned up 3 empty switches in `\softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1270$221'.
Removing empty process `softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1270$221'.
Removing empty process `softusb_phy.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1233$201'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1472$627'.
Found and cleaned up 1 empty switch in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1462$626'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1462$626'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1461$625'.
Found and cleaned up 2 empty switches in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1345$583'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1345$583'.
Found and cleaned up 12 empty switches in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:826$575'.
Found and cleaned up 1 empty switch in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:819$574'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:819$574'.
Found and cleaned up 1 empty switch in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:789$573'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:789$573'.
Found and cleaned up 1 empty switch in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:765$571'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:765$571'.
Found and cleaned up 1 empty switch in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:745$563'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:745$563'.
Found and cleaned up 19 empty switches in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:456$449'.
Found and cleaned up 2 empty switches in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:394$438'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:394$438'.
Found and cleaned up 1 empty switch in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:375$437'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:375$437'.
Found and cleaned up 1 empty switch in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:361$436'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:361$436'.
Found and cleaned up 1 empty switch in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:345$434'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:345$434'.
Found and cleaned up 1 empty switch in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:331$433'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:331$433'.
Found and cleaned up 2 empty switches in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:299$422'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:299$422'.
Found and cleaned up 6 empty switches in `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:269$415'.
Removing empty process `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:269$415'.
Removing empty process `softusb_filter.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:101$22'.
Found and cleaned up 2 empty switches in `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$403'.
Removing empty process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:54$403'.
Found and cleaned up 1 empty switch in `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$395'.
Removing empty process `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:47$395'.
Cleaned up 143 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
Optimizing module softusb.
Optimizing module softusb_tx.
<suppressed ~27 debug messages>
Optimizing module softusb_timer.
Optimizing module softusb_sie.
<suppressed ~1 debug messages>
Optimizing module softusb_rx.
<suppressed ~11 debug messages>
Optimizing module $paramod\softusb_hostif\csr_addr=4'0000.
<suppressed ~1 debug messages>
Optimizing module softusb_phy.
<suppressed ~4 debug messages>
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
<suppressed ~2 debug messages>
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
<suppressed ~70 debug messages>
Optimizing module softusb_filter.
Optimizing module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
Optimizing module softusb.
Optimizing module softusb_tx.
Optimizing module softusb_timer.
Optimizing module softusb_sie.
Optimizing module softusb_rx.
Optimizing module $paramod\softusb_hostif\csr_addr=4'0000.
Optimizing module softusb_phy.
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Optimizing module softusb_filter.
Optimizing module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Finding identical cells in module `\softusb'.
Finding identical cells in module `\softusb_tx'.
<suppressed ~249 debug messages>
Finding identical cells in module `\softusb_timer'.
<suppressed ~12 debug messages>
Finding identical cells in module `\softusb_sie'.
<suppressed ~33 debug messages>
Finding identical cells in module `\softusb_rx'.
<suppressed ~105 debug messages>
Finding identical cells in module `$paramod\softusb_hostif\csr_addr=4'0000'.
Finding identical cells in module `\softusb_phy'.
Finding identical cells in module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram'.
<suppressed ~48 debug messages>
Finding identical cells in module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre'.
<suppressed ~2472 debug messages>
Finding identical cells in module `\softusb_filter'.
Finding identical cells in module `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram'.
Removed a total of 973 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$654.
    dead port 2/2 on $mux $procmux$648.
    dead port 2/2 on $mux $procmux$642.
Running muxtree optimizer on module \softusb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softusb_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$1063: \sr_done -> 1'1
      Replacing known input bits on port A of cell $procmux$1059: \sr_done -> 1'0
      Replacing known input bits on port A of cell $procmux$1056: \sr_done -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1022.
    dead port 1/2 on $mux $procmux$1016.
    dead port 2/2 on $mux $procmux$1013.
    dead port 1/2 on $mux $procmux$999.
    dead port 2/2 on $mux $procmux$996.
    dead port 2/2 on $mux $procmux$994.
    dead port 2/2 on $mux $procmux$849.
    dead port 2/2 on $mux $procmux$837.
    dead port 2/2 on $mux $procmux$825.
    dead port 2/2 on $mux $procmux$813.
    dead port 2/2 on $mux $procmux$801.
    dead port 1/2 on $mux $procmux$799.
    dead port 2/2 on $mux $procmux$786.
    dead port 1/2 on $mux $procmux$784.
    dead port 2/2 on $mux $procmux$771.
    dead port 1/2 on $mux $procmux$769.
    dead port 2/2 on $mux $procmux$756.
    dead port 2/2 on $mux $procmux$745.
    dead port 2/2 on $mux $procmux$734.
    dead port 2/2 on $mux $procmux$723.
    dead port 2/2 on $mux $procmux$721.
    dead port 2/2 on $mux $procmux$709.
    dead port 2/2 on $mux $procmux$707.
    dead port 2/2 on $mux $procmux$695.
    dead port 2/2 on $mux $procmux$693.
Running muxtree optimizer on module \softusb_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_sie..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$1582: \rx_active -> 1'1
      Replacing known input bits on port A of cell $procmux$1550: \rx_active -> 1'1
      Replacing known input bits on port A of cell $procmux$1437: \rx_active -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1874.
    dead port 2/2 on $mux $procmux$1867.
    dead port 1/2 on $mux $procmux$1865.
    dead port 2/2 on $mux $procmux$1857.
    dead port 1/2 on $mux $procmux$1855.
    dead port 2/2 on $mux $procmux$1847.
    dead port 1/2 on $mux $procmux$1814.
    dead port 1/2 on $mux $procmux$1808.
    dead port 1/2 on $mux $procmux$1802.
    dead port 1/2 on $mux $procmux$1796.
    dead port 1/2 on $mux $procmux$1790.
    dead port 1/2 on $mux $procmux$1784.
    dead port 1/2 on $mux $procmux$1778.
    dead port 1/2 on $mux $procmux$1775.
    dead port 1/2 on $mux $procmux$1769.
    dead port 1/2 on $mux $procmux$1766.
    dead port 1/2 on $mux $procmux$1760.
    dead port 1/2 on $mux $procmux$1757.
    dead port 1/2 on $mux $procmux$1751.
    dead port 1/2 on $mux $procmux$1748.
    dead port 1/2 on $mux $procmux$1742.
    dead port 1/2 on $mux $procmux$1739.
    dead port 1/2 on $mux $procmux$1733.
    dead port 1/2 on $mux $procmux$1730.
    dead port 1/2 on $mux $procmux$1724.
    dead port 1/2 on $mux $procmux$1721.
    dead port 2/2 on $mux $procmux$1718.
    dead port 1/2 on $mux $procmux$1712.
    dead port 1/2 on $mux $procmux$1709.
    dead port 2/2 on $mux $procmux$1706.
    dead port 1/2 on $mux $procmux$1700.
    dead port 1/2 on $mux $procmux$1697.
    dead port 2/2 on $mux $procmux$1694.
    dead port 1/2 on $mux $procmux$1688.
    dead port 1/2 on $mux $procmux$1685.
    dead port 2/2 on $mux $procmux$1682.
    dead port 1/2 on $mux $procmux$1676.
    dead port 1/2 on $mux $procmux$1673.
    dead port 2/2 on $mux $procmux$1670.
    dead port 1/2 on $mux $procmux$1664.
    dead port 1/2 on $mux $procmux$1661.
    dead port 2/2 on $mux $procmux$1658.
    dead port 1/2 on $mux $procmux$1652.
    dead port 1/2 on $mux $procmux$1649.
    dead port 2/2 on $mux $procmux$1646.
    dead port 2/2 on $mux $procmux$1644.
    dead port 1/2 on $mux $procmux$1637.
    dead port 1/2 on $mux $procmux$1634.
    dead port 2/2 on $mux $procmux$1631.
    dead port 2/2 on $mux $procmux$1629.
    dead port 1/2 on $mux $procmux$1622.
    dead port 1/2 on $mux $procmux$1619.
    dead port 2/2 on $mux $procmux$1616.
    dead port 2/2 on $mux $procmux$1614.
    dead port 1/2 on $mux $procmux$1607.
    dead port 1/2 on $mux $procmux$1604.
    dead port 2/2 on $mux $procmux$1601.
    dead port 2/2 on $mux $procmux$1599.
    dead port 1/2 on $mux $procmux$1592.
    dead port 1/2 on $mux $procmux$1589.
    dead port 2/2 on $mux $procmux$1586.
    dead port 2/2 on $mux $procmux$1584.
    dead port 1/2 on $mux $procmux$1577.
    dead port 1/2 on $mux $procmux$1574.
    dead port 2/2 on $mux $procmux$1571.
    dead port 2/2 on $mux $procmux$1569.
    dead port 1/2 on $mux $procmux$1562.
    dead port 1/2 on $mux $procmux$1559.
    dead port 2/2 on $mux $procmux$1556.
    dead port 2/2 on $mux $procmux$1554.
    dead port 2/2 on $mux $procmux$1552.
    dead port 1/2 on $mux $procmux$1544.
    dead port 1/2 on $mux $procmux$1541.
    dead port 2/2 on $mux $procmux$1538.
    dead port 2/2 on $mux $procmux$1536.
    dead port 1/2 on $mux $procmux$1534.
    dead port 1/2 on $mux $procmux$1526.
    dead port 1/2 on $mux $procmux$1523.
    dead port 2/2 on $mux $procmux$1520.
    dead port 2/2 on $mux $procmux$1518.
    dead port 1/2 on $mux $procmux$1516.
    dead port 1/2 on $mux $procmux$1508.
    dead port 1/2 on $mux $procmux$1505.
    dead port 2/2 on $mux $procmux$1502.
    dead port 2/2 on $mux $procmux$1500.
    dead port 1/2 on $mux $procmux$1498.
    dead port 1/2 on $mux $procmux$1490.
    dead port 1/2 on $mux $procmux$1487.
    dead port 2/2 on $mux $procmux$1484.
    dead port 2/2 on $mux $procmux$1482.
    dead port 1/2 on $mux $procmux$1480.
    dead port 2/2 on $mux $procmux$1477.
    dead port 1/2 on $mux $procmux$1469.
    dead port 1/2 on $mux $procmux$1466.
    dead port 2/2 on $mux $procmux$1463.
    dead port 2/2 on $mux $procmux$1461.
    dead port 1/2 on $mux $procmux$1459.
    dead port 1/2 on $mux $procmux$1456.
    dead port 1/2 on $mux $procmux$1448.
    dead port 1/2 on $mux $procmux$1445.
    dead port 2/2 on $mux $procmux$1442.
    dead port 1/2 on $mux $procmux$1440.
    dead port 1/2 on $mux $procmux$1433.
    dead port 1/2 on $mux $procmux$1430.
    dead port 2/2 on $mux $procmux$1427.
    dead port 1/2 on $mux $procmux$1425.
    dead port 1/2 on $mux $procmux$1418.
    dead port 1/2 on $mux $procmux$1415.
    dead port 2/2 on $mux $procmux$1412.
    dead port 1/2 on $mux $procmux$1410.
    dead port 1/2 on $mux $procmux$1403.
    dead port 1/2 on $mux $procmux$1400.
    dead port 2/2 on $mux $procmux$1397.
    dead port 1/2 on $mux $procmux$1395.
    dead port 2/2 on $mux $procmux$1359.
    dead port 2/2 on $mux $procmux$1345.
    dead port 2/2 on $mux $procmux$1332.
    dead port 2/2 on $mux $procmux$1320.
    dead port 2/2 on $mux $procmux$1309.
    dead port 2/2 on $mux $procmux$1299.
    dead port 2/2 on $mux $procmux$1290.
    dead port 2/2 on $mux $procmux$1282.
    dead port 2/2 on $mux $procmux$1275.
    dead port 2/2 on $mux $procmux$1273.
    dead port 2/2 on $mux $procmux$1265.
    dead port 2/2 on $mux $procmux$1259.
    dead port 2/2 on $mux $procmux$1253.
    dead port 2/2 on $mux $procmux$1251.
    dead port 2/2 on $mux $procmux$1908.
    dead port 2/2 on $mux $procmux$1898.
    dead port 2/2 on $mux $procmux$1889.
    dead port 2/2 on $mux $procmux$1881.
Running muxtree optimizer on module $paramod\softusb_hostif\csr_addr=4'0000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_phy..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4135.
    dead port 2/2 on $mux $procmux$4132.
    dead port 2/2 on $mux $procmux$4130.
    dead port 2/2 on $mux $procmux$2981.
    dead port 1/2 on $mux $procmux$4114.
    dead port 2/2 on $mux $procmux$4111.
    dead port 2/2 on $mux $procmux$4109.
    dead port 1/2 on $mux $procmux$4090.
    dead port 2/2 on $mux $procmux$4087.
    dead port 2/2 on $mux $procmux$4085.
    dead port 1/2 on $mux $procmux$4068.
    dead port 2/2 on $mux $procmux$4065.
    dead port 2/2 on $mux $procmux$4063.
    dead port 1/2 on $mux $procmux$4048.
    dead port 2/2 on $mux $procmux$2950.
    dead port 2/2 on $mux $procmux$4045.
    dead port 2/2 on $mux $procmux$4043.
    dead port 1/2 on $mux $procmux$4025.
    dead port 2/2 on $mux $procmux$4022.
    dead port 2/2 on $mux $procmux$4020.
    dead port 1/2 on $mux $procmux$4000.
    dead port 2/2 on $mux $procmux$3997.
    dead port 2/2 on $mux $procmux$3995.
    dead port 1/2 on $mux $procmux$3974.
    dead port 2/2 on $mux $procmux$3971.
    dead port 2/2 on $mux $procmux$2919.
    dead port 2/2 on $mux $procmux$3969.
    dead port 1/2 on $mux $procmux$3956.
    dead port 2/2 on $mux $procmux$3953.
    dead port 2/2 on $mux $procmux$3951.
    dead port 1/2 on $mux $procmux$3938.
    dead port 2/2 on $mux $procmux$3935.
    dead port 2/2 on $mux $procmux$3933.
    dead port 1/2 on $mux $procmux$3923.
    dead port 2/2 on $mux $procmux$3920.
    dead port 2/2 on $mux $procmux$3918.
    dead port 1/2 on $mux $procmux$3908.
    dead port 2/2 on $mux $procmux$3905.
    dead port 2/2 on $mux $procmux$3903.
    dead port 2/2 on $mux $procmux$2888.
    dead port 2/2 on $mux $procmux$2886.
    dead port 1/2 on $mux $procmux$3893.
    dead port 2/2 on $mux $procmux$2857.
    dead port 2/2 on $mux $procmux$3890.
    dead port 2/2 on $mux $procmux$2855.
    dead port 2/2 on $mux $procmux$3888.
    dead port 2/2 on $mux $procmux$2827.
    dead port 2/2 on $mux $procmux$2825.
    dead port 1/2 on $mux $procmux$3886.
    dead port 2/2 on $mux $procmux$2798.
    dead port 2/2 on $mux $procmux$2796.
    dead port 2/2 on $mux $procmux$2769.
    dead port 2/2 on $mux $procmux$2767.
    dead port 1/2 on $mux $procmux$3869.
    dead port 2/2 on $mux $procmux$3866.
    dead port 2/2 on $mux $procmux$3864.
    dead port 2/2 on $mux $procmux$2733.
    dead port 2/2 on $mux $procmux$2731.
    dead port 1/2 on $mux $procmux$3855.
    dead port 1/2 on $mux $procmux$3849.
    dead port 2/2 on $mux $procmux$2705.
    dead port 2/2 on $mux $procmux$2703.
    dead port 1/2 on $mux $procmux$3831.
    dead port 1/2 on $mux $procmux$3825.
    dead port 1/2 on $mux $procmux$3819.
    dead port 1/2 on $mux $procmux$3813.
    dead port 2/2 on $mux $procmux$2677.
    dead port 2/2 on $mux $procmux$2675.
    dead port 1/2 on $mux $procmux$3807.
    dead port 1/2 on $mux $procmux$3801.
    dead port 1/2 on $mux $procmux$3795.
    dead port 1/2 on $mux $procmux$3789.
    dead port 1/2 on $mux $procmux$3783.
    dead port 2/2 on $mux $procmux$2649.
    dead port 2/2 on $mux $procmux$2647.
    dead port 1/2 on $mux $procmux$3777.
    dead port 1/2 on $mux $procmux$3771.
    dead port 1/2 on $mux $procmux$3765.
    dead port 1/2 on $mux $procmux$3759.
    dead port 1/2 on $mux $procmux$3753.
    dead port 2/2 on $mux $procmux$2621.
    dead port 1/2 on $mux $procmux$3747.
    dead port 1/2 on $mux $procmux$3741.
    dead port 1/2 on $mux $procmux$3735.
    dead port 1/2 on $mux $procmux$3729.
    dead port 2/2 on $mux $procmux$3726.
    dead port 1/2 on $mux $procmux$3720.
    dead port 2/2 on $mux $procmux$3717.
    dead port 1/2 on $mux $procmux$3711.
    dead port 2/2 on $mux $procmux$3708.
    dead port 1/9 on $pmux $procmux$2612.
    dead port 2/9 on $pmux $procmux$2612.
    dead port 3/9 on $pmux $procmux$2612.
    dead port 4/9 on $pmux $procmux$2612.
    dead port 5/9 on $pmux $procmux$2612.
    dead port 6/9 on $pmux $procmux$2612.
    dead port 7/9 on $pmux $procmux$2612.
    dead port 8/9 on $pmux $procmux$2612.
    dead port 1/2 on $mux $procmux$3702.
    dead port 2/2 on $mux $procmux$2610.
    dead port 2/2 on $mux $procmux$3699.
    dead port 2/2 on $mux $procmux$2587.
    dead port 1/2 on $mux $procmux$3693.
    dead port 2/2 on $mux $procmux$3690.
    dead port 1/2 on $mux $procmux$3684.
    dead port 2/2 on $mux $procmux$3681.
    dead port 1/2 on $mux $procmux$3675.
    dead port 2/2 on $mux $procmux$3672.
    dead port 1/2 on $mux $procmux$3666.
    dead port 2/2 on $mux $procmux$3663.
    dead port 2/2 on $mux $procmux$3661.
    dead port 1/9 on $pmux $procmux$2578.
    dead port 2/9 on $pmux $procmux$2578.
    dead port 3/9 on $pmux $procmux$2578.
    dead port 4/9 on $pmux $procmux$2578.
    dead port 5/9 on $pmux $procmux$2578.
    dead port 6/9 on $pmux $procmux$2578.
    dead port 7/9 on $pmux $procmux$2578.
    dead port 8/9 on $pmux $procmux$2578.
    dead port 2/2 on $mux $procmux$2576.
    dead port 2/2 on $mux $procmux$2553.
    dead port 1/2 on $mux $procmux$3652.
    dead port 2/2 on $mux $procmux$3649.
    dead port 2/2 on $mux $procmux$3647.
    dead port 1/2 on $mux $procmux$3638.
    dead port 2/2 on $mux $procmux$3635.
    dead port 2/2 on $mux $procmux$3633.
    dead port 1/9 on $pmux $procmux$2544.
    dead port 2/9 on $pmux $procmux$2544.
    dead port 3/9 on $pmux $procmux$2544.
    dead port 4/9 on $pmux $procmux$2544.
    dead port 5/9 on $pmux $procmux$2544.
    dead port 6/9 on $pmux $procmux$2544.
    dead port 7/9 on $pmux $procmux$2544.
    dead port 8/9 on $pmux $procmux$2544.
    dead port 1/2 on $mux $procmux$3624.
    dead port 2/2 on $mux $procmux$2542.
    dead port 2/2 on $mux $procmux$3621.
    dead port 2/2 on $mux $procmux$2519.
    dead port 2/2 on $mux $procmux$3619.
    dead port 1/2 on $mux $procmux$3610.
    dead port 2/2 on $mux $procmux$3607.
    dead port 1/2 on $mux $procmux$3605.
    dead port 1/2 on $mux $procmux$3597.
    dead port 2/2 on $mux $procmux$3594.
    dead port 1/2 on $mux $procmux$3592.
    dead port 1/9 on $pmux $procmux$2510.
    dead port 2/9 on $pmux $procmux$2510.
    dead port 3/9 on $pmux $procmux$2510.
    dead port 4/9 on $pmux $procmux$2510.
    dead port 5/9 on $pmux $procmux$2510.
    dead port 6/9 on $pmux $procmux$2510.
    dead port 7/9 on $pmux $procmux$2510.
    dead port 8/9 on $pmux $procmux$2510.
    dead port 1/2 on $mux $procmux$3580.
    dead port 2/2 on $mux $procmux$2508.
    dead port 2/2 on $mux $procmux$3577.
    dead port 2/2 on $mux $procmux$2485.
    dead port 1/2 on $mux $procmux$3575.
    dead port 1/2 on $mux $procmux$3565.
    dead port 2/2 on $mux $procmux$3562.
    dead port 1/2 on $mux $procmux$3560.
    dead port 1/2 on $mux $procmux$3549.
    dead port 2/2 on $mux $procmux$3546.
    dead port 1/2 on $mux $procmux$3544.
    dead port 1/2 on $mux $procmux$4531.
    dead port 1/2 on $mux $procmux$4525.
    dead port 1/9 on $pmux $procmux$2476.
    dead port 2/9 on $pmux $procmux$2476.
    dead port 3/9 on $pmux $procmux$2476.
    dead port 4/9 on $pmux $procmux$2476.
    dead port 5/9 on $pmux $procmux$2476.
    dead port 6/9 on $pmux $procmux$2476.
    dead port 7/9 on $pmux $procmux$2476.
    dead port 8/9 on $pmux $procmux$2476.
    dead port 2/2 on $mux $procmux$2474.
    dead port 2/2 on $mux $procmux$2451.
    dead port 1/2 on $mux $procmux$3530.
    dead port 2/2 on $mux $procmux$3527.
    dead port 1/2 on $mux $procmux$3525.
    dead port 1/2 on $mux $procmux$4519.
    dead port 1/2 on $mux $procmux$4513.
    dead port 1/2 on $mux $procmux$4507.
    dead port 1/2 on $mux $procmux$4501.
    dead port 1/2 on $mux $procmux$3511.
    dead port 2/2 on $mux $procmux$3508.
    dead port 1/9 on $pmux $procmux$2442.
    dead port 2/9 on $pmux $procmux$2442.
    dead port 3/9 on $pmux $procmux$2442.
    dead port 4/9 on $pmux $procmux$2442.
    dead port 5/9 on $pmux $procmux$2442.
    dead port 6/9 on $pmux $procmux$2442.
    dead port 7/9 on $pmux $procmux$2442.
    dead port 8/9 on $pmux $procmux$2442.
    dead port 1/2 on $mux $procmux$3506.
    dead port 2/2 on $mux $procmux$2440.
    dead port 2/2 on $mux $procmux$2417.
    dead port 1/2 on $mux $procmux$4483.
    dead port 1/2 on $mux $procmux$3492.
    dead port 2/2 on $mux $procmux$3489.
    dead port 1/2 on $mux $procmux$3487.
    dead port 1/2 on $mux $procmux$3473.
    dead port 2/2 on $mux $procmux$3470.
    dead port 1/2 on $mux $procmux$3468.
    dead port 1/9 on $pmux $procmux$2408.
    dead port 2/9 on $pmux $procmux$2408.
    dead port 3/9 on $pmux $procmux$2408.
    dead port 4/9 on $pmux $procmux$2408.
    dead port 5/9 on $pmux $procmux$2408.
    dead port 6/9 on $pmux $procmux$2408.
    dead port 7/9 on $pmux $procmux$2408.
    dead port 8/9 on $pmux $procmux$2408.
    dead port 2/2 on $mux $procmux$2406.
    dead port 2/2 on $mux $procmux$2383.
    dead port 1/2 on $mux $procmux$3455.
    dead port 2/2 on $mux $procmux$3452.
    dead port 1/2 on $mux $procmux$3450.
    dead port 1/2 on $mux $procmux$3441.
    dead port 2/2 on $mux $procmux$3438.
    dead port 1/2 on $mux $procmux$3436.
    dead port 1/2 on $mux $procmux$3429.
    dead port 1/2 on $mux $procmux$3426.
    dead port 1/2 on $mux $procmux$3417.
    dead port 1/9 on $pmux $procmux$2374.
    dead port 2/9 on $pmux $procmux$2374.
    dead port 3/9 on $pmux $procmux$2374.
    dead port 4/9 on $pmux $procmux$2374.
    dead port 5/9 on $pmux $procmux$2374.
    dead port 6/9 on $pmux $procmux$2374.
    dead port 7/9 on $pmux $procmux$2374.
    dead port 8/9 on $pmux $procmux$2374.
    dead port 1/2 on $mux $procmux$3414.
    dead port 2/2 on $mux $procmux$2372.
    dead port 2/2 on $mux $procmux$2370.
    dead port 2/2 on $mux $procmux$2346.
    dead port 1/2 on $mux $procmux$3407.
    dead port 1/2 on $mux $procmux$3404.
    dead port 2/2 on $mux $procmux$3039.
    dead port 1/2 on $mux $procmux$4453.
    dead port 2/2 on $mux $procmux$4450.
    dead port 1/9 on $pmux $procmux$2337.
    dead port 2/9 on $pmux $procmux$2337.
    dead port 3/9 on $pmux $procmux$2337.
    dead port 4/9 on $pmux $procmux$2337.
    dead port 5/9 on $pmux $procmux$2337.
    dead port 6/9 on $pmux $procmux$2337.
    dead port 7/9 on $pmux $procmux$2337.
    dead port 8/9 on $pmux $procmux$2337.
    dead port 2/2 on $mux $procmux$2335.
    dead port 2/2 on $mux $procmux$2333.
    dead port 2/2 on $mux $procmux$2309.
    dead port 1/2 on $mux $procmux$4437.
    dead port 2/2 on $mux $procmux$4434.
    dead port 1/2 on $mux $procmux$4421.
    dead port 2/2 on $mux $procmux$4418.
    dead port 1/2 on $mux $procmux$4408.
    dead port 1/9 on $pmux $procmux$2300.
    dead port 2/9 on $pmux $procmux$2300.
    dead port 3/9 on $pmux $procmux$2300.
    dead port 4/9 on $pmux $procmux$2300.
    dead port 5/9 on $pmux $procmux$2300.
    dead port 6/9 on $pmux $procmux$2300.
    dead port 7/9 on $pmux $procmux$2300.
    dead port 8/9 on $pmux $procmux$2300.
    dead port 2/2 on $mux $procmux$4405.
    dead port 2/2 on $mux $procmux$2298.
    dead port 2/2 on $mux $procmux$2296.
    dead port 2/2 on $mux $procmux$2272.
    dead port 1/2 on $mux $procmux$4392.
    dead port 2/2 on $mux $procmux$4389.
    dead port 1/2 on $mux $procmux$3354.
    dead port 2/2 on $mux $procmux$3354.
    dead port 1/9 on $pmux $procmux$2263.
    dead port 2/9 on $pmux $procmux$2263.
    dead port 3/9 on $pmux $procmux$2263.
    dead port 4/9 on $pmux $procmux$2263.
    dead port 5/9 on $pmux $procmux$2263.
    dead port 6/9 on $pmux $procmux$2263.
    dead port 7/9 on $pmux $procmux$2263.
    dead port 8/9 on $pmux $procmux$2263.
    dead port 2/2 on $mux $procmux$2261.
    dead port 2/2 on $mux $procmux$2259.
    dead port 2/2 on $mux $procmux$2236.
    dead port 1/2 on $mux $procmux$4377.
    dead port 1/9 on $pmux $procmux$2227.
    dead port 2/9 on $pmux $procmux$2227.
    dead port 3/9 on $pmux $procmux$2227.
    dead port 4/9 on $pmux $procmux$2227.
    dead port 5/9 on $pmux $procmux$2227.
    dead port 6/9 on $pmux $procmux$2227.
    dead port 7/9 on $pmux $procmux$2227.
    dead port 8/9 on $pmux $procmux$2227.
    dead port 2/2 on $mux $procmux$4374.
    dead port 2/2 on $mux $procmux$2225.
    dead port 2/2 on $mux $procmux$2223.
    dead port 2/2 on $mux $procmux$2199.
    dead port 1/9 on $pmux $procmux$2190.
    dead port 2/9 on $pmux $procmux$2190.
    dead port 3/9 on $pmux $procmux$2190.
    dead port 4/9 on $pmux $procmux$2190.
    dead port 5/9 on $pmux $procmux$2190.
    dead port 6/9 on $pmux $procmux$2190.
    dead port 7/9 on $pmux $procmux$2190.
    dead port 8/9 on $pmux $procmux$2190.
    dead port 2/2 on $mux $procmux$2188.
    dead port 2/2 on $mux $procmux$2186.
    dead port 2/2 on $mux $procmux$2162.
    dead port 1/2 on $mux $procmux$4361.
    dead port 2/2 on $mux $procmux$4358.
    dead port 1/9 on $pmux $procmux$2153.
    dead port 2/9 on $pmux $procmux$2153.
    dead port 3/9 on $pmux $procmux$2153.
    dead port 4/9 on $pmux $procmux$2153.
    dead port 5/9 on $pmux $procmux$2153.
    dead port 6/9 on $pmux $procmux$2153.
    dead port 7/9 on $pmux $procmux$2153.
    dead port 8/9 on $pmux $procmux$2153.
    dead port 2/2 on $mux $procmux$2151.
    dead port 2/2 on $mux $procmux$2149.
    dead port 2/2 on $mux $procmux$2125.
    dead port 1/2 on $mux $procmux$4331.
    dead port 2/2 on $mux $procmux$4328.
    dead port 1/2 on $mux $procmux$4316.
    dead port 2/2 on $mux $procmux$4313.
    dead port 2/2 on $mux $procmux$3203.
    dead port 1/2 on $mux $procmux$4301.
    dead port 2/2 on $mux $procmux$3180.
    dead port 2/2 on $mux $procmux$4298.
    dead port 1/9 on $pmux $procmux$2116.
    dead port 2/9 on $pmux $procmux$2116.
    dead port 3/9 on $pmux $procmux$2116.
    dead port 4/9 on $pmux $procmux$2116.
    dead port 5/9 on $pmux $procmux$2116.
    dead port 6/9 on $pmux $procmux$2116.
    dead port 7/9 on $pmux $procmux$2116.
    dead port 8/9 on $pmux $procmux$2116.
    dead port 2/2 on $mux $procmux$2114.
    dead port 1/2 on $mux $procmux$2112.
    dead port 2/2 on $mux $procmux$2088.
    dead port 2/2 on $mux $procmux$4296.
    dead port 1/2 on $mux $procmux$4269.
    dead port 2/2 on $mux $procmux$4266.
    dead port 1/9 on $pmux $procmux$2079.
    dead port 2/9 on $pmux $procmux$2079.
    dead port 3/9 on $pmux $procmux$2079.
    dead port 4/9 on $pmux $procmux$2079.
    dead port 5/9 on $pmux $procmux$2079.
    dead port 6/9 on $pmux $procmux$2079.
    dead port 7/9 on $pmux $procmux$2079.
    dead port 8/9 on $pmux $procmux$2079.
    dead port 2/2 on $mux $procmux$2077.
    dead port 1/2 on $mux $procmux$2075.
    dead port 2/2 on $mux $procmux$2051.
    dead port 2/2 on $mux $procmux$3150.
    dead port 1/2 on $mux $procmux$4158.
    dead port 2/2 on $mux $procmux$4155.
    dead port 1/2 on $mux $procmux$4249.
    dead port 2/2 on $mux $procmux$4246.
    dead port 1/9 on $pmux $procmux$2042.
    dead port 2/9 on $pmux $procmux$2042.
    dead port 3/9 on $pmux $procmux$2042.
    dead port 4/9 on $pmux $procmux$2042.
    dead port 5/9 on $pmux $procmux$2042.
    dead port 6/9 on $pmux $procmux$2042.
    dead port 7/9 on $pmux $procmux$2042.
    dead port 8/9 on $pmux $procmux$2042.
    dead port 2/2 on $mux $procmux$2040.
    dead port 1/2 on $mux $procmux$2038.
    dead port 2/2 on $mux $procmux$2014.
    dead port 2/2 on $mux $procmux$3122.
    dead port 2/2 on $mux $procmux$3098.
    dead port 1/9 on $pmux $procmux$2005.
    dead port 2/9 on $pmux $procmux$2005.
    dead port 3/9 on $pmux $procmux$2005.
    dead port 4/9 on $pmux $procmux$2005.
    dead port 5/9 on $pmux $procmux$2005.
    dead port 6/9 on $pmux $procmux$2005.
    dead port 7/9 on $pmux $procmux$2005.
    dead port 8/9 on $pmux $procmux$2005.
    dead port 2/2 on $mux $procmux$2003.
    dead port 1/2 on $mux $procmux$2001.
    dead port 2/2 on $mux $procmux$1998.
    dead port 2/2 on $mux $procmux$1974.
    dead port 2/2 on $mux $procmux$3010.
    dead port 1/2 on $mux $procmux$4219.
    dead port 2/2 on $mux $procmux$4216.
    dead port 2/2 on $mux $procmux$4214.
    dead port 1/2 on $mux $procmux$4186.
    dead port 2/2 on $mux $procmux$4183.
    dead port 2/2 on $mux $procmux$3070.
Running muxtree optimizer on module \softusb_filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4694.
    dead port 2/2 on $mux $procmux$4688.
    dead port 2/2 on $mux $procmux$4682.
Removed 553 multiplexer ports.
<suppressed ~142 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
    Consolidated identical input bits for $mux cell $procmux$672:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$672_Y
      New ports: A=1'0, B=1'1, Y=$procmux$672_Y [0]
      New connections: $procmux$672_Y [7:1] = { $procmux$672_Y [0] $procmux$672_Y [0] $procmux$672_Y [0] $procmux$672_Y [0] $procmux$672_Y [0] $procmux$672_Y [0] $procmux$672_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$640:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$640_Y
      New ports: A=1'0, B=1'1, Y=$procmux$640_Y [0]
      New connections: $procmux$640_Y [7:1] = { $procmux$640_Y [0] $procmux$640_Y [0] $procmux$640_Y [0] $procmux$640_Y [0] $procmux$640_Y [0] $procmux$640_Y [0] $procmux$640_Y [0] }
  Optimizing cells in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
    Consolidated identical input bits for $mux cell $procmux$657:
      Old ports: A=8'00000000, B=$procmux$640_Y, Y=$procmux$657_Y
      New ports: A=1'0, B=$procmux$640_Y [0], Y=$procmux$657_Y [0]
      New connections: $procmux$657_Y [7:1] = { $procmux$657_Y [0] $procmux$657_Y [0] $procmux$657_Y [0] $procmux$657_Y [0] $procmux$657_Y [0] $procmux$657_Y [0] $procmux$657_Y [0] }
  Optimizing cells in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
  Optimizing cells in module \softusb.
  Optimizing cells in module \softusb_tx.
    New ctrl vector for $pmux cell $procmux$896: { $auto$opt_reduce.cc:134:opt_mux$4838 $procmux$924_CMP }
    New ctrl vector for $pmux cell $procmux$887: { $procmux$931_CMP $auto$opt_reduce.cc:134:opt_mux$4840 }
    New ctrl vector for $pmux cell $procmux$878: { $procmux$931_CMP $procmux$930_CMP $procmux$929_CMP $procmux$928_CMP $procmux$926_CMP $procmux$925_CMP $auto$opt_reduce.cc:134:opt_mux$4842 }
    New ctrl vector for $pmux cell $procmux$869: { $procmux$931_CMP $procmux$930_CMP $auto$opt_reduce.cc:134:opt_mux$4844 }
    New ctrl vector for $pmux cell $procmux$860: { $procmux$931_CMP $procmux$930_CMP $auto$opt_reduce.cc:134:opt_mux$4846 }
    New ctrl vector for $pmux cell $procmux$851: { $procmux$931_CMP $procmux$930_CMP $auto$opt_reduce.cc:134:opt_mux$4848 }
    New ctrl vector for $pmux cell $procmux$923: { $auto$opt_reduce.cc:134:opt_mux$4852 $auto$opt_reduce.cc:134:opt_mux$4850 }
    New ctrl vector for $pmux cell $procmux$914: { $auto$opt_reduce.cc:134:opt_mux$4856 $auto$opt_reduce.cc:134:opt_mux$4854 }
    New ctrl vector for $pmux cell $procmux$905: { $procmux$929_CMP $auto$opt_reduce.cc:134:opt_mux$4858 }
  Optimizing cells in module \softusb_tx.
  Optimizing cells in module \softusb_timer.
  Optimizing cells in module \softusb_sie.
  Optimizing cells in module \softusb_rx.
  Optimizing cells in module $paramod\softusb_hostif\csr_addr=4'0000.
  Optimizing cells in module \softusb_phy.
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
    New ctrl vector for $pmux cell $procmux$3614: { $procmux$4619_CMP $auto$opt_reduce.cc:134:opt_mux$4860 }
    New ctrl vector for $pmux cell $procmux$3061: $auto$opt_reduce.cc:134:opt_mux$4862
    New ctrl vector for $pmux cell $procmux$3534: $auto$opt_reduce.cc:134:opt_mux$4864
    New ctrl vector for $pmux cell $procmux$3515: $auto$opt_reduce.cc:134:opt_mux$4866
    Consolidated identical input bits for $pmux cell $procmux$3496:
      Old ports: A=8'11111111, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$procmux$3496_Y
      New ports: A=1'1, B=8'00000000, Y=$procmux$3496_Y [0]
      New connections: $procmux$3496_Y [7:1] = { $procmux$3496_Y [0] $procmux$3496_Y [0] $procmux$3496_Y [0] $procmux$3496_Y [0] $procmux$3496_Y [0] $procmux$3496_Y [0] $procmux$3496_Y [0] }
    New ctrl vector for $pmux cell $procmux$3496: $auto$opt_reduce.cc:134:opt_mux$4868
    New ctrl vector for $pmux cell $procmux$2941: { $procmux$3179_CMP $procmux$3175_CMP $procmux$3064_CTRL $auto$opt_reduce.cc:134:opt_mux$4872 $auto$opt_reduce.cc:134:opt_mux$4870 }
    New ctrl vector for $pmux cell $procmux$2935: { $procmux$3170_CMP $procmux$3168_CMP $auto$opt_reduce.cc:134:opt_mux$4874 }
    New ctrl vector for $pmux cell $procmux$4145: { $procmux$4265_CMP $procmux$4153_CTRL $procmux$4152_CTRL $procmux$4237_CMP $procmux$4262_CMP $auto$opt_reduce.cc:134:opt_mux$4876 $procmux$4449_CMP $procmux$4327_CMP }
    New ctrl vector for $pmux cell $procmux$4383: { $procmux$4153_CTRL $procmux$4152_CTRL $procmux$4416_CMP $auto$opt_reduce.cc:134:opt_mux$4878 }
    New ctrl vector for $pmux cell $procmux$3320: { $procmux$3342_CMP $auto$opt_reduce.cc:134:opt_mux$4880 }
    New ctrl vector for $pmux cell $procmux$3314: { $procmux$3342_CMP $auto$opt_reduce.cc:134:opt_mux$4882 }
    New ctrl vector for $pmux cell $procmux$3289: { $procmux$3342_CMP $auto$opt_reduce.cc:134:opt_mux$4884 }
    New ctrl vector for $pmux cell $procmux$3252: { $procmux$3342_CMP $procmux$3317_CMP $procmux$3316_CMP $procmux$3276_CMP $procmux$3260_CMP $procmux$3259_CMP $auto$opt_reduce.cc:134:opt_mux$4886 }
    New ctrl vector for $pmux cell $procmux$2972: $auto$opt_reduce.cc:134:opt_mux$4888
    New ctrl vector for $pmux cell $procmux$4365: $auto$opt_reduce.cc:134:opt_mux$4890
    New ctrl vector for $pmux cell $procmux$3001: { $procmux$3178_CMP $procmux$3064_CTRL $auto$opt_reduce.cc:134:opt_mux$4892 }
    New ctrl vector for $pmux cell $procmux$3229: { $procmux$3342_CMP $auto$opt_reduce.cc:134:opt_mux$4896 $procmux$3276_CMP $auto$opt_reduce.cc:134:opt_mux$4894 }
    New ctrl vector for $pmux cell $procmux$3206: { $procmux$3342_CMP $procmux$3276_CMP $procmux$3260_CMP $auto$opt_reduce.cc:134:opt_mux$4900 $procmux$3355_CMP $procmux$3323_CMP $auto$opt_reduce.cc:134:opt_mux$4898 }
    New ctrl vector for $pmux cell $procmux$2966: $auto$opt_reduce.cc:134:opt_mux$4902
    New ctrl vector for $pmux cell $procmux$3171: { $procmux$3064_CTRL $auto$opt_reduce.cc:134:opt_mux$4906 $auto$opt_reduce.cc:134:opt_mux$4904 }
    New ctrl vector for $pmux cell $procmux$3656: { $procmux$4618_CMP $auto$opt_reduce.cc:134:opt_mux$4908 }
    New ctrl vector for $pmux cell $procmux$3166: { $procmux$3170_CMP $auto$opt_reduce.cc:134:opt_mux$4910 }
    New ctrl vector for $pmux cell $procmux$3030: $auto$opt_reduce.cc:134:opt_mux$4912
    New ctrl vector for $pmux cell $procmux$3141: { $procmux$3178_CMP $procmux$3064_CTRL $auto$opt_reduce.cc:134:opt_mux$4914 }
    New ctrl vector for $pmux cell $procmux$3642: { $procmux$4617_CMP $auto$opt_reduce.cc:134:opt_mux$4916 }
    New ctrl vector for $pmux cell $procmux$4229: { $procmux$4265_CMP $procmux$4153_CTRL $procmux$4152_CTRL $auto$opt_reduce.cc:134:opt_mux$4918 $procmux$4262_CMP $procmux$4235_CMP $procmux$4234_CMP $procmux$4233_CMP $procmux$4232_CMP $procmux$4449_CMP $procmux$4327_CMP }
    New ctrl vector for $pmux cell $procmux$3628: { $auto$opt_reduce.cc:134:opt_mux$4920 $procmux$4616_CMP }
    New ctrl vector for $pmux cell $procmux$3089: { $procmux$3178_CMP $auto$opt_reduce.cc:134:opt_mux$4922 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4861: { $procmux$4367_CMP [9:1] $procmux$4366_CMP $procmux$3202_CMP $procmux$3179_CMP $procmux$3178_CMP $procmux$3177_CMP $procmux$3176_CMP $procmux$3175_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4887: { $procmux$4367_CMP [9:1] $procmux$4366_CMP $procmux$3202_CMP $procmux$3179_CMP $procmux$3178_CMP $procmux$3177_CMP $procmux$3176_CMP $procmux$3175_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4889: { $procmux$4449_CMP $procmux$4416_CMP $procmux$4384_CMP $procmux$4373_CMP $procmux$4371_CMP $procmux$4370_CMP $procmux$4367_CMP $procmux$4366_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4911: { $procmux$4367_CMP [9:1] $procmux$4366_CMP $procmux$3202_CMP $procmux$3179_CMP $procmux$3178_CMP $procmux$3177_CMP $procmux$3176_CMP $procmux$3175_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4921: { $procmux$4367_CMP [9:1] $procmux$4366_CMP $procmux$3202_CMP $procmux$3179_CMP $procmux$3177_CMP $procmux$3176_CMP $procmux$3175_CMP }
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
    Consolidated identical input bits for $mux cell $procmux$3706:
      Old ports: A=$4$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_EN[7:0]$556, B=8'00000000, Y=$procmux$3706_Y
      New ports: A=$procmux$3496_Y [0], B=1'0, Y=$procmux$3706_Y [0]
      New connections: $procmux$3706_Y [7:1] = { $procmux$3706_Y [0] $procmux$3706_Y [0] $procmux$3706_Y [0] $procmux$3706_Y [0] $procmux$3706_Y [0] $procmux$3706_Y [0] $procmux$3706_Y [0] }
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
    Consolidated identical input bits for $mux cell $procmux$3732:
      Old ports: A=8'00000000, B=$procmux$3706_Y, Y=$procmux$3732_Y
      New ports: A=1'0, B=$procmux$3706_Y [0], Y=$procmux$3732_Y [0]
      New connections: $procmux$3732_Y [7:1] = { $procmux$3732_Y [0] $procmux$3732_Y [0] $procmux$3732_Y [0] $procmux$3732_Y [0] $procmux$3732_Y [0] $procmux$3732_Y [0] $procmux$3732_Y [0] }
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
    Consolidated identical input bits for $mux cell $procmux$4555:
      Old ports: A=$2$memwr$\GPR$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:715$414_EN[7:0]$550, B=8'00000000, Y=$procmux$4555_Y
      New ports: A=$procmux$3732_Y [0], B=1'0, Y=$procmux$4555_Y [0]
      New connections: $procmux$4555_Y [7:1] = { $procmux$4555_Y [0] $procmux$4555_Y [0] $procmux$4555_Y [0] $procmux$4555_Y [0] $procmux$4555_Y [0] $procmux$4555_Y [0] $procmux$4555_Y [0] }
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
  Optimizing cells in module \softusb_filter.
  Optimizing cells in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
    Consolidated identical input bits for $mux cell $procmux$4712:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4712_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4712_Y [0]
      New connections: $procmux$4712_Y [15:1] = { $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] $procmux$4712_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$4680:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4680_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4680_Y [0]
      New connections: $procmux$4680_Y [15:1] = { $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] $procmux$4680_Y [0] }
  Optimizing cells in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
    Consolidated identical input bits for $mux cell $procmux$4697:
      Old ports: A=16'0000000000000000, B=$procmux$4680_Y, Y=$procmux$4697_Y
      New ports: A=1'0, B=$procmux$4680_Y [0], Y=$procmux$4697_Y [0]
      New connections: $procmux$4697_Y [15:1] = { $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] $procmux$4697_Y [0] }
  Optimizing cells in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
Performed a total of 52 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Finding identical cells in module `\softusb'.
Finding identical cells in module `\softusb_tx'.
<suppressed ~15 debug messages>
Finding identical cells in module `\softusb_timer'.
Finding identical cells in module `\softusb_sie'.
Finding identical cells in module `\softusb_rx'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod\softusb_hostif\csr_addr=4'0000'.
Finding identical cells in module `\softusb_phy'.
Finding identical cells in module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram'.
Finding identical cells in module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre'.
<suppressed ~48 debug messages>
Finding identical cells in module `\softusb_filter'.
Finding identical cells in module `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram'.
Removed a total of 23 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$4723 ($dff) from module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:59$392_DATA, Q = \do2).
Adding EN signal on $procdff$4727 ($dff) from module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:51$381_DATA, Q = \do).
Adding SRST signal on $procdff$4731 ($dff) from module softusb_tx (D = $procmux$932_Y, Q = \generate_eop_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4929 ($sdff) from module softusb_tx (D = 1'1, Q = \generate_eop_pending).
Adding SRST signal on $procdff$4732 ($dff) from module softusb_tx (D = \tx_valid, Q = \tx_valid_r, rval = 1'0).
Adding SRST signal on $procdff$4733 ($dff) from module softusb_tx (D = $procmux$942_Y, Q = \transmission_continue, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4934 ($sdff) from module softusb_tx (D = 1'0, Q = \transmission_continue).
Adding SRST signal on $procdff$4735 ($dff) from module softusb_tx (D = $procmux$949_Y, Q = \state, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4938 ($sdff) from module softusb_tx (D = $procmux$878_Y, Q = \state).
Adding EN signal on $procdff$4736 ($dff) from module softusb_tx (D = $procmux$987_Y, Q = \txp_r).
Adding EN signal on $procdff$4737 ($dff) from module softusb_tx (D = $procmux$972_Y, Q = \txm_r).
Adding SRST signal on $procdff$4738 ($dff) from module softusb_tx (D = $procmux$954_Y, Q = \txoe_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4962 ($sdff) from module softusb_tx (D = $procmux$887_Y, Q = \txoe_r).
Adding EN signal on $procdff$4739 ($dff) from module softusb_tx (D = $procmux$1080_Y, Q = \bitcount).
Adding SRST signal on $auto$ff.cc:262:slice$4964 ($dffe) from module softusb_tx (D = $procmux$1077_Y, Q = \bitcount, rval = 3'000).
Adding SRST signal on $procdff$4740 ($dff) from module softusb_tx (D = $2\onecount[2:0], Q = \onecount, rval = 3'000).
Adding SRST signal on $procdff$4741 ($dff) from module softusb_tx (D = $procmux$1068_Y, Q = \sr_done, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4975 ($sdff) from module softusb_tx (D = $procmux$1066_Y, Q = \sr_done).
Adding EN signal on $procdff$4742 ($dff) from module softusb_tx (D = $procmux$1048_Y, Q = \sr_out).
Adding EN signal on $procdff$4743 ($dff) from module softusb_tx (D = $procmux$1034_Y, Q = \sr).
Adding SRST signal on $procdff$4744 ($dff) from module softusb_tx (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2000$341_Y, Q = \gce, rval = 1'0).
Adding SRST signal on $procdff$4745 ($dff) from module softusb_tx (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:2001$342_Y, Q = \gce_counter, rval = 5'00000).
Adding SRST signal on $procdff$4749 ($dff) from module softusb_timer (D = $procmux$1093_Y, Q = \io_do, rval = 8'00000000).
Adding SRST signal on $procdff$4750 ($dff) from module softusb_timer (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1944$336_Y, Q = \counter, rval = 0).
Adding SRST signal on $procdff$4752 ($dff) from module softusb_sie (D = $procmux$1241_Y, Q = \port_sel_rx, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4999 ($sdff) from module softusb_sie (D = \io_di [0], Q = \port_sel_rx).
Adding SRST signal on $procdff$4753 ($dff) from module softusb_sie (D = $procmux$1227_Y, Q = \port_sel_tx, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5003 ($sdff) from module softusb_sie (D = \io_di [1:0], Q = \port_sel_tx).
Adding EN signal on $procdff$4754 ($dff) from module softusb_sie (D = \io_di, Q = \tx_data).
Adding SRST signal on $procdff$4755 ($dff) from module softusb_sie (D = $procmux$1202_Y, Q = \tx_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5012 ($sdff) from module softusb_sie (D = $procmux$1199_Y, Q = \tx_valid).
Adding SRST signal on $procdff$4756 ($dff) from module softusb_sie (D = $procmux$1190_Y, Q = \generate_reset, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5018 ($sdff) from module softusb_sie (D = \io_di [1:0], Q = \generate_reset).
Adding SRST signal on $procdff$4757 ($dff) from module softusb_sie (D = $procmux$1180_Y, Q = \tx_low_speed, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5022 ($sdff) from module softusb_sie (D = \io_di [0], Q = \tx_low_speed).
Adding SRST signal on $procdff$4758 ($dff) from module softusb_sie (D = $procmux$1171_Y, Q = \low_speed, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5026 ($sdff) from module softusb_sie (D = \io_di [1:0], Q = \low_speed).
Adding SRST signal on $procdff$4759 ($dff) from module softusb_sie (D = $procmux$1128_Y, Q = \generate_eop, rval = 1'0).
Adding SRST signal on $procdff$4760 ($dff) from module softusb_sie (D = $procmux$1161_Y, Q = \tx_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5035 ($sdff) from module softusb_sie (D = 1'1, Q = \tx_pending).
Adding EN signal on $procdff$4761 ($dff) from module softusb_sie (D = \rx_data, Q = \data_in).
Adding SRST signal on $procdff$4762 ($dff) from module softusb_sie (D = $procmux$1144_Y, Q = \rx_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5046 ($sdff) from module softusb_sie (D = $procmux$1144_Y, Q = \rx_pending).
Adding SRST signal on $procdff$4751 ($dff) from module softusb_sie (D = $procmux$1107_Y, Q = \io_do, rval = 8'00000000).
Adding EN signal on $procdff$4770 ($dff) from module softusb_rx (D = $2\onecount[2:0], Q = \onecount).
Adding EN signal on $procdff$4771 ($dff) from module softusb_rx (D = $2\lastrx[0:0], Q = \lastrx).
Adding SRST signal on $procdff$4772 ($dff) from module softusb_rx (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1589$287_Y, Q = \dpll_counter, rval = 5'00000).
Adding SRST signal on $procdff$4773 ($dff) from module softusb_rx (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1590$291_Y, Q = \dpll_ce, rval = 1'0).
Adding SRST signal on $procdff$4775 ($dff) from module softusb_rx (D = \eop_next_state, Q = \eop_state, rval = 3'000).
Adding SRST signal on $procdff$4763 ($dff) from module softusb_rx (D = \fs_next_state, Q = \fs_state, rval = 4'0000).
Adding SRST signal on $procdff$4764 ($dff) from module softusb_rx (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1671$311_Y, Q = \fs_timeout_counter, rval = 6'000000).
Adding SRST signal on $procdff$4765 ($dff) from module softusb_rx (D = $procmux$1379_Y, Q = \fs_timeout, rval = 1'0).
Adding EN signal on $procdff$4766 ($dff) from module softusb_rx (D = $2\rx_data[7:0], Q = \rx_data).
Adding SRST signal on $procdff$4768 ($dff) from module softusb_rx (D = $2\rx_active[0:0], Q = \rx_active, rval = 1'0).
Adding SRST signal on $procdff$4767 ($dff) from module softusb_rx (D = $2\rx_valid[0:0], Q = \rx_valid, rval = 1'0).
Adding EN signal on $procdff$4769 ($dff) from module softusb_rx (D = $2\bitcount[2:0], Q = \bitcount).
Adding SRST signal on $procdff$4779 ($dff) from module $paramod\softusb_hostif\csr_addr=4'0000 (D = $procmux$1924_Y, Q = \irq_flip, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5071 ($sdff) from module $paramod\softusb_hostif\csr_addr=4'0000 (D = $not$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:198$635_Y, Q = \irq_flip).
Adding SRST signal on $procdff$4782 ($dff) from module $paramod\softusb_hostif\csr_addr=4'0000 (D = $procmux$1929_Y [31:1], Q = \csr_do [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$4782 ($dff) from module $paramod\softusb_hostif\csr_addr=4'0000 (D = \usb_rst0, Q = \csr_do [0], rval = 1'0).
Adding SRST signal on $procdff$4783 ($dff) from module $paramod\softusb_hostif\csr_addr=4'0000 (D = $procmux$1936_Y, Q = \usb_rst0, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5079 ($sdff) from module $paramod\softusb_hostif\csr_addr=4'0000 (D = \csr_di [0], Q = \usb_rst0).
Adding SRST signal on $procdff$4784 ($dff) from module softusb_phy (D = $procmux$1941_Y, Q = \usbb_discon_cnt, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$5083 ($sdff) from module softusb_phy (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1290$229_Y, Q = \usbb_discon_cnt).
Adding SRST signal on $procdff$4785 ($dff) from module softusb_phy (D = $procmux$1949_Y, Q = \usba_discon_cnt, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:262:slice$5087 ($sdff) from module softusb_phy (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1277$224_Y, Q = \usba_discon_cnt).
Adding SRST signal on $procdff$4790 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram (D = $procmux$1963_Y, Q = \wb_ack_o, rval = 1'0).
Adding SRST signal on $procdff$4791 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = \next_state, Q = \state, rval = 4'0000).
Adding SRST signal on $procdff$4792 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\C[0:0], Q = \C, rval = 1'0).
Adding SRST signal on $procdff$4793 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $5\H[0:0], Q = \H, rval = 1'0).
Adding SRST signal on $procdff$4817 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = { $procmux$4656_Y $procmux$4670_Y }, Q = \SP, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5095 ($sdff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $procmux$4670_Y, Q = \SP [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5095 ($sdff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $procmux$4656_Y, Q = \SP [15:8]).
Adding SRST signal on $procdff$4794 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\N[0:0], Q = \N, rval = 1'0).
Adding SRST signal on $procdff$4796 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\S[0:0], Q = \S, rval = 1'0).
Adding SRST signal on $procdff$4797 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\T[0:0], Q = \T, rval = 1'0).
Adding EN signal on $procdff$4798 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\U[15:0], Q = \U).
Adding SRST signal on $procdff$4799 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\V[0:0], Q = \V, rval = 1'0).
Adding EN signal on $procdff$4800 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\pX[15:0], Q = \pX).
Adding EN signal on $procdff$4801 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\pY[15:0], Q = \pY).
Adding EN signal on $procdff$4802 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\pZ[15:0], Q = \pZ).
Adding SRST signal on $procdff$4803 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\Z[0:0], Q = \Z, rval = 1'0).
Adding SRST signal on $procdff$4804 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\writeback[0:0], Q = \writeback, rval = 1'0).
Adding SRST signal on $procdff$4805 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\update_nsz[0:0], Q = \update_nsz, rval = 1'0).
Adding SRST signal on $procdff$4806 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\change_z[0:0], Q = \change_z, rval = 1'1).
Adding SRST signal on $procdff$4808 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\mode16[0:0], Q = \mode16, rval = 1'0).
Adding SRST signal on $procdff$4812 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = { $procmux$4593_Y $procmux$4603_Y }, Q = \PC, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:262:slice$5127 ($sdff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $procmux$4593_Y, Q = \PC [10:8]).
Adding EN signal on $auto$ff.cc:262:slice$5127 ($sdff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $procmux$4603_Y, Q = \PC [7:0]).
Adding EN signal on $procdff$4813 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:318$430_Y, Q = \Rd_r).
Adding SRST signal on $procdff$4815 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $procmux$4641_Y, Q = \io_sel, rval = 2'00).
Adding SRST signal on $procdff$4816 ($dff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $ternary$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:276$416_Y, Q = \io_sp, rval = 8'00000000).
Adding EN signal on $procdff$4824 ($dff) from module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:59$413_DATA, Q = \do2).
Adding EN signal on $procdff$4828 ($dff) from module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:51$402_DATA, Q = \do).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram..
Finding unused cells or wires in module \softusb..
Finding unused cells or wires in module \softusb_tx..
Finding unused cells or wires in module \softusb_timer..
Finding unused cells or wires in module \softusb_sie..
Finding unused cells or wires in module \softusb_rx..
Finding unused cells or wires in module $paramod\softusb_hostif\csr_addr=4'0000..
Finding unused cells or wires in module \softusb_phy..
Finding unused cells or wires in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram..
Finding unused cells or wires in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre..
Finding unused cells or wires in module \softusb_filter..
Finding unused cells or wires in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram..
Removed 141 unused cells and 2374 unused wires.
<suppressed ~164 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
Optimizing module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
<suppressed ~4 debug messages>
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
Optimizing module $paramod\softusb_hostif\csr_addr=4'0000.
Optimizing module softusb.
Optimizing module softusb_filter.
Optimizing module softusb_phy.
Optimizing module softusb_rx.
Optimizing module softusb_sie.
<suppressed ~2 debug messages>
Optimizing module softusb_timer.
Optimizing module softusb_tx.
<suppressed ~2 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\softusb_hostif\csr_addr=4'0000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softusb_filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softusb_phy..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_sie..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~118 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
  Optimizing cells in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
    New ctrl vector for $pmux cell $procmux$4355: $auto$opt_reduce.cc:134:opt_mux$5144
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$5143: { $procmux$4153_CMP $procmux$4152_CMP [0] $eq$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:314$423_Y }
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
  Optimizing cells in module $paramod\softusb_hostif\csr_addr=4'0000.
  Optimizing cells in module \softusb.
  Optimizing cells in module \softusb_filter.
  Optimizing cells in module \softusb_phy.
  Optimizing cells in module \softusb_rx.
  Optimizing cells in module \softusb_sie.
  Optimizing cells in module \softusb_timer.
  Optimizing cells in module \softusb_tx.
Performed a total of 2 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram'.
Finding identical cells in module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Finding identical cells in module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram'.
Finding identical cells in module `$paramod\softusb_hostif\csr_addr=4'0000'.
Finding identical cells in module `\softusb'.
Finding identical cells in module `\softusb_filter'.
Finding identical cells in module `\softusb_phy'.
Finding identical cells in module `\softusb_rx'.
Finding identical cells in module `\softusb_sie'.
<suppressed ~3 debug messages>
Finding identical cells in module `\softusb_timer'.
Finding identical cells in module `\softusb_tx'.
<suppressed ~27 debug messages>
Removed a total of 12 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$5121 ($dffe) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\pZ[15:0] [15:8], Q = \pZ [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5121 ($dffe) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\pZ[15:0] [7:0], Q = \pZ [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5120 ($dffe) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\pY[15:0] [15:8], Q = \pY [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5120 ($dffe) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\pY[15:0] [7:0], Q = \pY [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5119 ($dffe) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\pX[15:0] [15:8], Q = \pX [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5119 ($dffe) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $2\pX[15:0] [7:0], Q = \pX [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5117 ($dffe) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $3\U[15:0] [15:8], Q = \U [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5117 ($dffe) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $3\U[15:0] [7:0], Q = \U [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5116 ($sdff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\T[0:0], Q = \T).
Adding EN signal on $auto$ff.cc:262:slice$5115 ($sdff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\S[0:0], Q = \S).
Adding EN signal on $auto$ff.cc:262:slice$5114 ($sdff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\N[0:0], Q = \N).
Adding EN signal on $auto$ff.cc:262:slice$5094 ($sdff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $5\H[0:0], Q = \H).
Adding EN signal on $auto$ff.cc:262:slice$5093 ($sdff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = $6\C[0:0], Q = \C).
Adding EN signal on $auto$ff.cc:262:slice$5092 ($sdff) from module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre (D = \next_state, Q = \state).
Adding EN signal on $auto$ff.cc:262:slice$5070 ($dffe) from module softusb_rx (D = $4\bitcount[2:0], Q = \bitcount).
Adding SRST signal on $auto$ff.cc:262:slice$5069 ($sdff) from module softusb_rx (D = $eq$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/softusb.v:1633$304_Y, Q = \rx_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$5068 ($sdff) from module softusb_rx (D = $3\rx_active[0:0], Q = \rx_active, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5311 ($sdff) from module softusb_rx (D = $4\rx_active[0:0], Q = \rx_active).
Adding EN signal on $auto$ff.cc:262:slice$5067 ($dffe) from module softusb_rx (D = $6\rx_data[7:0], Q = \rx_data).
Adding EN signal on $auto$ff.cc:262:slice$5061 ($sdff) from module softusb_rx (D = \eop_next_state, Q = \eop_state).
Adding EN signal on $auto$ff.cc:262:slice$5056 ($dffe) from module softusb_rx (D = $4\lastrx[0:0], Q = \lastrx).
Adding EN signal on $auto$ff.cc:262:slice$5055 ($dffe) from module softusb_rx (D = $4\onecount[2:0], Q = \onecount).
Adding EN signal on $auto$ff.cc:262:slice$4974 ($sdff) from module softusb_tx (D = $3\onecount[2:0], Q = \onecount).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram..
Finding unused cells or wires in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram..
Finding unused cells or wires in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre..
Finding unused cells or wires in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram..
Finding unused cells or wires in module $paramod\softusb_hostif\csr_addr=4'0000..
Finding unused cells or wires in module \softusb..
Finding unused cells or wires in module \softusb_filter..
Finding unused cells or wires in module \softusb_phy..
Finding unused cells or wires in module \softusb_rx..
Finding unused cells or wires in module \softusb_sie..
Finding unused cells or wires in module \softusb_timer..
Finding unused cells or wires in module \softusb_tx..
Removed 18 unused cells and 30 unused wires.
<suppressed ~22 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
Optimizing module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
<suppressed ~14 debug messages>
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
Optimizing module $paramod\softusb_hostif\csr_addr=4'0000.
Optimizing module softusb.
Optimizing module softusb_filter.
Optimizing module softusb_phy.
Optimizing module softusb_rx.
<suppressed ~4 debug messages>
Optimizing module softusb_sie.
Optimizing module softusb_timer.
Optimizing module softusb_tx.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\softusb_hostif\csr_addr=4'0000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softusb_filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softusb_phy..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_sie..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
  Optimizing cells in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
    New ctrl vector for $pmux cell $procmux$3614: $procmux$3618_CMP
    New ctrl vector for $pmux cell $procmux$3628: $procmux$3615_CMP
    New ctrl vector for $pmux cell $procmux$3642: $procmux$3616_CMP
    New ctrl vector for $pmux cell $procmux$3656: $procmux$3617_CMP
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
  Optimizing cells in module $paramod\softusb_hostif\csr_addr=4'0000.
  Optimizing cells in module \softusb.
  Optimizing cells in module \softusb_filter.
  Optimizing cells in module \softusb_phy.
  Optimizing cells in module \softusb_rx.
  Optimizing cells in module \softusb_sie.
  Optimizing cells in module \softusb_timer.
  Optimizing cells in module \softusb_tx.
Performed a total of 4 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram'.
Finding identical cells in module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Finding identical cells in module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre'.
<suppressed ~54 debug messages>
Finding identical cells in module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram'.
Finding identical cells in module `$paramod\softusb_hostif\csr_addr=4'0000'.
Finding identical cells in module `\softusb'.
Finding identical cells in module `\softusb_filter'.
Finding identical cells in module `\softusb_phy'.
Finding identical cells in module `\softusb_rx'.
<suppressed ~30 debug messages>
Finding identical cells in module `\softusb_sie'.
Finding identical cells in module `\softusb_timer'.
Finding identical cells in module `\softusb_tx'.
<suppressed ~3 debug messages>
Removed a total of 29 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram..
Finding unused cells or wires in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram..
Finding unused cells or wires in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre..
Finding unused cells or wires in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram..
Finding unused cells or wires in module $paramod\softusb_hostif\csr_addr=4'0000..
Finding unused cells or wires in module \softusb..
Finding unused cells or wires in module \softusb_filter..
Finding unused cells or wires in module \softusb_phy..
Finding unused cells or wires in module \softusb_rx..
Finding unused cells or wires in module \softusb_sie..
Finding unused cells or wires in module \softusb_timer..
Finding unused cells or wires in module \softusb_tx..
Removed 0 unused cells and 29 unused wires.
<suppressed ~3 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
Optimizing module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
Optimizing module $paramod\softusb_hostif\csr_addr=4'0000.
Optimizing module softusb.
Optimizing module softusb_filter.
Optimizing module softusb_phy.
Optimizing module softusb_rx.
Optimizing module softusb_sie.
Optimizing module softusb_timer.
Optimizing module softusb_tx.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\softusb_hostif\csr_addr=4'0000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softusb_filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \softusb_phy..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_sie..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \softusb_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
  Optimizing cells in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
  Optimizing cells in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
  Optimizing cells in module $paramod\softusb_hostif\csr_addr=4'0000.
  Optimizing cells in module \softusb.
  Optimizing cells in module \softusb_filter.
  Optimizing cells in module \softusb_phy.
  Optimizing cells in module \softusb_rx.
  Optimizing cells in module \softusb_sie.
  Optimizing cells in module \softusb_timer.
  Optimizing cells in module \softusb_tx.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram'.
Finding identical cells in module `$paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram'.
Finding identical cells in module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre'.
Finding identical cells in module `$paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram'.
Finding identical cells in module `$paramod\softusb_hostif\csr_addr=4'0000'.
Finding identical cells in module `\softusb'.
Finding identical cells in module `\softusb_filter'.
Finding identical cells in module `\softusb_phy'.
Finding identical cells in module `\softusb_rx'.
Finding identical cells in module `\softusb_sie'.
Finding identical cells in module `\softusb_timer'.
Finding identical cells in module `\softusb_tx'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram..
Finding unused cells or wires in module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram..
Finding unused cells or wires in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre..
Finding unused cells or wires in module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram..
Finding unused cells or wires in module $paramod\softusb_hostif\csr_addr=4'0000..
Finding unused cells or wires in module \softusb..
Finding unused cells or wires in module \softusb_filter..
Finding unused cells or wires in module \softusb_phy..
Finding unused cells or wires in module \softusb_rx..
Finding unused cells or wires in module \softusb_sie..
Finding unused cells or wires in module \softusb_timer..
Finding unused cells or wires in module \softusb_tx..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram.
Optimizing module $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram.
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre.
Optimizing module $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram.
Optimizing module $paramod\softusb_hostif\csr_addr=4'0000.
Optimizing module softusb.
Optimizing module softusb_filter.
Optimizing module softusb_phy.
Optimizing module softusb_rx.
Optimizing module softusb_sie.
Optimizing module softusb_timer.
Optimizing module softusb_tx.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram ===

   Number of wires:                 24
   Number of wire bits:            254
   Number of public wires:          11
   Number of public wire bits:      91
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                 17
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            9
     $not                            1
     $reduce_and                     1

=== $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram ===

   Number of wires:                 24
   Number of wire bits:            158
   Number of public wires:          11
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 17
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            9
     $not                            1
     $reduce_and                     1

=== $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre ===

   Number of wires:                531
   Number of wire bits:           1968
   Number of public wires:          61
   Number of public wire bits:     349
   Number of memories:               1
   Number of memory bits:          192
   Number of processes:              0
   Number of cells:                542
     $add                           14
     $and                           33
     $dff                            1
     $dffe                           9
     $eq                           141
     $logic_not                     11
     $memrd                          2
     $memwr_v2                       1
     $mux                          128
     $ne                            31
     $not                           13
     $or                            16
     $pmux                          48
     $reduce_and                    16
     $reduce_bool                   11
     $reduce_or                     34
     $sdff                           4
     $sdffe                         10
     $shiftx                         1
     $sub                           13
     $xor                            5

=== $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram ===

   Number of wires:                 57
   Number of wire bits:            295
   Number of public wires:          27
   Number of public wire bits:     265
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $and                           19
     $dff                            2
     $eq                             6
     $logic_not                      2
     $mux                            2
     $not                            2
     $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram      1
     $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram      4
     $pmux                           1
     $sdff                           1

=== $paramod\softusb_hostif\csr_addr=4'0000 ===

   Number of wires:                 25
   Number of wire bits:            136
   Number of public wires:          18
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dff                            5
     $eq                             1
     $logic_and                      1
     $logic_not                      1
     $mux                            1
     $ne                             1
     $not                            2
     $reduce_and                     1
     $reduce_or                      1
     $sdff                           2
     $sdffe                          2

=== softusb ===

   Number of wires:                 41
   Number of wire bits:            296
   Number of public wires:          40
   Number of public wire bits:     288
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $or                             1
     $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre      1
     $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram      1
     $paramod\softusb_hostif\csr_addr=4'0000      1
     softusb_sie                     1
     softusb_timer                   1

=== softusb_filter ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:          10
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            6

=== softusb_phy ===

   Number of wires:                 60
   Number of wire bits:            103
   Number of public wires:          44
   Number of public wire bits:      75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            2
     $and                            2
     $dff                            2
     $eq                             2
     $mux                           12
     $not                            4
     $or                             2
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          2
     softusb_filter                  2
     softusb_rx                      1
     softusb_tx                      1

=== softusb_rx ===

   Number of wires:                116
   Number of wire bits:            224
   Number of public wires:          26
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     $add                            4
     $and                            4
     $dff                            1
     $dffe                           4
     $eq                            18
     $logic_not                      2
     $mux                           39
     $ne                             3
     $not                            9
     $or                             5
     $pmux                           3
     $reduce_and                     3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           6
     $sdffe                          2
     $xor                            1

=== softusb_sie ===

   Number of wires:                 77
   Number of wire bits:            129
   Number of public wires:          37
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $dffe                           2
     $eq                            16
     $logic_not                      1
     $mux                            4
     $ne                             1
     $not                            2
     $pmux                           2
     $reduce_and                    10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           2
     $sdffe                          8
     softusb_phy                     1

=== softusb_timer ===

   Number of wires:                 17
   Number of wire bits:             98
   Number of public wires:           6
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $add                            1
     $and                            1
     $eq                             4
     $or                             3
     $pmux                           1
     $reduce_or                      1
     $sdff                           2

=== softusb_tx ===

   Number of wires:                125
   Number of wire bits:            198
   Number of public wires:          33
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                119
     $add                            3
     $and                            3
     $dff                            4
     $dffe                           4
     $eq                            14
     $logic_not                      2
     $mux                           38
     $ne                             7
     $not                            6
     $or                             1
     $pmux                          11
     $reduce_and                     5
     $reduce_bool                    1
     $reduce_or                     10
     $sdff                           3
     $sdffce                         1
     $sdffe                          6

=== design hierarchy ===

   softusb                           1
     $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_navre      1
     $paramod$b520e06b0f56f5added584f0d3e28635b8b33e6b\softusb_ram      1
       $paramod$30dac6253ef28249d0a8ab182c7bc796bbe4dd4d\softusb_dpram      1
       $paramod$8812ff6f82b497e40d414d5b3122e6d616c0b9fd\softusb_dpram      4
     $paramod\softusb_hostif\csr_addr=4'0000      1
     softusb_sie                     1
       softusb_phy                   1
         softusb_filter              2
         softusb_rx                  1
         softusb_tx                  1
     softusb_timer                   1

   Number of wires:               1189
   Number of wire bits:           4353
   Number of public wires:         367
   Number of public wire bits:    1667
   Number of memories:               6
   Number of memory bits:        98496
   Number of processes:              0
   Number of cells:               1019
     $add                           24
     $and                           62
     $dff                           27
     $dffe                          29
     $eq                           202
     $logic_and                      1
     $logic_not                     19
     $memrd                         12
     $memwr_v2                      11
     $mux                          269
     $ne                            43
     $not                           43
     $or                            28
     $pmux                          66
     $reduce_and                    40
     $reduce_bool                   18
     $reduce_or                     54
     $sdff                          20
     $sdffce                         1
     $sdffe                         30
     $shiftx                         1
     $sub                           13
     $xor                            6

Warnings: 6 unique messages, 7 total
End of script. Logfile hash: 259f44b6d4, CPU: user 1.24s system 0.01s, MEM: 27.25 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 24% 1x proc_mux (0 sec), ...
