ARM GAS  /tmp/cckQI187.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f4xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f4xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cckQI187.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 70 3 view .LVU3
ARM GAS  /tmp/cckQI187.s 			page 3


  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 70 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 70 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 71 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 71 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 71 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 71 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 75 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00100 		mvn	r0, #1
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 80 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
  90              	.LFE130:
  92              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  93              		.align	1
ARM GAS  /tmp/cckQI187.s 			page 4


  94              		.global	HAL_UART_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  98              		.fpu fpv4-sp-d16
 100              	HAL_UART_MspInit:
 101              	.LVL1:
 102              	.LFB131:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 103              		.loc 1 89 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 32
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		.loc 1 89 1 is_stmt 0 view .LVU16
 108 0000 00B5     		push	{lr}
 109              	.LCFI3:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 14, -4
 112 0002 89B0     		sub	sp, sp, #36
 113              	.LCFI4:
 114              		.cfi_def_cfa_offset 40
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 90 3 is_stmt 1 view .LVU17
 116              		.loc 1 90 20 is_stmt 0 view .LVU18
 117 0004 0023     		movs	r3, #0
 118 0006 0393     		str	r3, [sp, #12]
 119 0008 0493     		str	r3, [sp, #16]
 120 000a 0593     		str	r3, [sp, #20]
 121 000c 0693     		str	r3, [sp, #24]
 122 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 123              		.loc 1 91 3 is_stmt 1 view .LVU19
 124              		.loc 1 91 11 is_stmt 0 view .LVU20
 125 0010 0268     		ldr	r2, [r0]
 126              		.loc 1 91 5 view .LVU21
 127 0012 154B     		ldr	r3, .L9
 128 0014 9A42     		cmp	r2, r3
 129 0016 02D0     		beq	.L8
 130              	.LVL2:
 131              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /tmp/cckQI187.s 			page 5


 101:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 102:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 114:Core/Src/stm32f4xx_hal_msp.c ****   }
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** }
 132              		.loc 1 116 1 view .LVU22
 133 0018 09B0     		add	sp, sp, #36
 134              	.LCFI5:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 4
 137              		@ sp needed
 138 001a 5DF804FB 		ldr	pc, [sp], #4
 139              	.LVL3:
 140              	.L8:
 141              	.LCFI6:
 142              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 97 5 is_stmt 1 view .LVU23
 144              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 97 5 view .LVU24
 146 001e 0022     		movs	r2, #0
 147 0020 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 97 5 view .LVU25
 149 0022 03F5FA33 		add	r3, r3, #128000
 150 0026 196C     		ldr	r1, [r3, #64]
 151 0028 41F40031 		orr	r1, r1, #131072
 152 002c 1964     		str	r1, [r3, #64]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 97 5 view .LVU26
 154 002e 196C     		ldr	r1, [r3, #64]
 155 0030 01F40031 		and	r1, r1, #131072
 156 0034 0191     		str	r1, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 97 5 view .LVU27
 158 0036 0199     		ldr	r1, [sp, #4]
 159              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c **** 
 160              		.loc 1 97 5 view .LVU28
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 161              		.loc 1 99 5 view .LVU29
 162              	.LBB5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 163              		.loc 1 99 5 view .LVU30
 164 0038 0292     		str	r2, [sp, #8]
ARM GAS  /tmp/cckQI187.s 			page 6


  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 165              		.loc 1 99 5 view .LVU31
 166 003a 196B     		ldr	r1, [r3, #48]
 167 003c 41F00101 		orr	r1, r1, #1
 168 0040 1963     		str	r1, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 169              		.loc 1 99 5 view .LVU32
 170 0042 1B6B     		ldr	r3, [r3, #48]
 171 0044 03F00103 		and	r3, r3, #1
 172 0048 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 173              		.loc 1 99 5 view .LVU33
 174 004a 029B     		ldr	r3, [sp, #8]
 175              	.LBE5:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 176              		.loc 1 99 5 view .LVU34
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 104 5 view .LVU35
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 104 25 is_stmt 0 view .LVU36
 179 004c 0C23     		movs	r3, #12
 180 004e 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 105 5 is_stmt 1 view .LVU37
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 105 26 is_stmt 0 view .LVU38
 183 0050 0223     		movs	r3, #2
 184 0052 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 185              		.loc 1 106 5 is_stmt 1 view .LVU39
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 186              		.loc 1 106 26 is_stmt 0 view .LVU40
 187 0054 0592     		str	r2, [sp, #20]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 188              		.loc 1 107 5 is_stmt 1 view .LVU41
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 189              		.loc 1 107 27 is_stmt 0 view .LVU42
 190 0056 0323     		movs	r3, #3
 191 0058 0693     		str	r3, [sp, #24]
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192              		.loc 1 108 5 is_stmt 1 view .LVU43
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 108 31 is_stmt 0 view .LVU44
 194 005a 0723     		movs	r3, #7
 195 005c 0793     		str	r3, [sp, #28]
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 196              		.loc 1 109 5 is_stmt 1 view .LVU45
 197 005e 03A9     		add	r1, sp, #12
 198 0060 0248     		ldr	r0, .L9+4
 199              	.LVL4:
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 200              		.loc 1 109 5 is_stmt 0 view .LVU46
 201 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL5:
 203              		.loc 1 116 1 view .LVU47
 204 0066 D7E7     		b	.L5
 205              	.L10:
ARM GAS  /tmp/cckQI187.s 			page 7


 206              		.align	2
 207              	.L9:
 208 0068 00440040 		.word	1073759232
 209 006c 00000240 		.word	1073872896
 210              		.cfi_endproc
 211              	.LFE131:
 213              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 214              		.align	1
 215              		.global	HAL_UART_MspDeInit
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 219              		.fpu fpv4-sp-d16
 221              	HAL_UART_MspDeInit:
 222              	.LVL6:
 223              	.LFB132:
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c **** /**
 119:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 120:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 122:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f4xx_hal_msp.c **** */
 124:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 125:Core/Src/stm32f4xx_hal_msp.c **** {
 224              		.loc 1 125 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 0
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              		.loc 1 125 1 is_stmt 0 view .LVU49
 229 0000 08B5     		push	{r3, lr}
 230              	.LCFI7:
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 3, -8
 233              		.cfi_offset 14, -4
 126:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 234              		.loc 1 126 3 is_stmt 1 view .LVU50
 235              		.loc 1 126 11 is_stmt 0 view .LVU51
 236 0002 0268     		ldr	r2, [r0]
 237              		.loc 1 126 5 view .LVU52
 238 0004 064B     		ldr	r3, .L15
 239 0006 9A42     		cmp	r2, r3
 240 0008 00D0     		beq	.L14
 241              	.LVL7:
 242              	.L11:
 127:Core/Src/stm32f4xx_hal_msp.c ****   {
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 131:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 135:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 136:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 137:Core/Src/stm32f4xx_hal_msp.c ****     */
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
ARM GAS  /tmp/cckQI187.s 			page 8


 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** }
 243              		.loc 1 145 1 view .LVU53
 244 000a 08BD     		pop	{r3, pc}
 245              	.LVL8:
 246              	.L14:
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 247              		.loc 1 132 5 is_stmt 1 view .LVU54
 248 000c 054A     		ldr	r2, .L15+4
 249 000e 136C     		ldr	r3, [r2, #64]
 250 0010 23F40033 		bic	r3, r3, #131072
 251 0014 1364     		str	r3, [r2, #64]
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 252              		.loc 1 138 5 view .LVU55
 253 0016 0C21     		movs	r1, #12
 254 0018 0348     		ldr	r0, .L15+8
 255              	.LVL9:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 256              		.loc 1 138 5 is_stmt 0 view .LVU56
 257 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 258              	.LVL10:
 259              		.loc 1 145 1 view .LVU57
 260 001e F4E7     		b	.L11
 261              	.L16:
 262              		.align	2
 263              	.L15:
 264 0020 00440040 		.word	1073759232
 265 0024 00380240 		.word	1073887232
 266 0028 00000240 		.word	1073872896
 267              		.cfi_endproc
 268              	.LFE132:
 270              		.section	.text.HAL_HCD_MspInit,"ax",%progbits
 271              		.align	1
 272              		.global	HAL_HCD_MspInit
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 276              		.fpu fpv4-sp-d16
 278              	HAL_HCD_MspInit:
 279              	.LVL11:
 280              	.LFB133:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** /**
 148:Core/Src/stm32f4xx_hal_msp.c **** * @brief HCD MSP Initialization
 149:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Core/Src/stm32f4xx_hal_msp.c **** * @param hhcd: HCD handle pointer
 151:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32f4xx_hal_msp.c **** */
 153:Core/Src/stm32f4xx_hal_msp.c **** void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
 154:Core/Src/stm32f4xx_hal_msp.c **** {
 281              		.loc 1 154 1 is_stmt 1 view -0
 282              		.cfi_startproc
ARM GAS  /tmp/cckQI187.s 			page 9


 283              		@ args = 0, pretend = 0, frame = 32
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285              		.loc 1 154 1 is_stmt 0 view .LVU59
 286 0000 70B5     		push	{r4, r5, r6, lr}
 287              	.LCFI8:
 288              		.cfi_def_cfa_offset 16
 289              		.cfi_offset 4, -16
 290              		.cfi_offset 5, -12
 291              		.cfi_offset 6, -8
 292              		.cfi_offset 14, -4
 293 0002 88B0     		sub	sp, sp, #32
 294              	.LCFI9:
 295              		.cfi_def_cfa_offset 48
 155:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 296              		.loc 1 155 3 is_stmt 1 view .LVU60
 297              		.loc 1 155 20 is_stmt 0 view .LVU61
 298 0004 0023     		movs	r3, #0
 299 0006 0393     		str	r3, [sp, #12]
 300 0008 0493     		str	r3, [sp, #16]
 301 000a 0593     		str	r3, [sp, #20]
 302 000c 0693     		str	r3, [sp, #24]
 303 000e 0793     		str	r3, [sp, #28]
 156:Core/Src/stm32f4xx_hal_msp.c ****   if(hhcd->Instance==USB_OTG_FS)
 304              		.loc 1 156 3 is_stmt 1 view .LVU62
 305              		.loc 1 156 10 is_stmt 0 view .LVU63
 306 0010 0368     		ldr	r3, [r0]
 307              		.loc 1 156 5 view .LVU64
 308 0012 B3F1A04F 		cmp	r3, #1342177280
 309 0016 01D0     		beq	.L20
 310              	.LVL12:
 311              	.L17:
 157:Core/Src/stm32f4xx_hal_msp.c ****   {
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 164:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 165:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 166:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 167:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 168:Core/Src/stm32f4xx_hal_msp.c ****     */
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 174:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 182:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
ARM GAS  /tmp/cckQI187.s 			page 10


 183:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 186:Core/Src/stm32f4xx_hal_msp.c ****   }
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c **** }
 312              		.loc 1 188 1 view .LVU65
 313 0018 08B0     		add	sp, sp, #32
 314              	.LCFI10:
 315              		.cfi_remember_state
 316              		.cfi_def_cfa_offset 16
 317              		@ sp needed
 318 001a 70BD     		pop	{r4, r5, r6, pc}
 319              	.LVL13:
 320              	.L20:
 321              	.LCFI11:
 322              		.cfi_restore_state
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 323              		.loc 1 162 5 is_stmt 1 view .LVU66
 324              	.LBB6:
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 325              		.loc 1 162 5 view .LVU67
 326 001c 0025     		movs	r5, #0
 327 001e 0195     		str	r5, [sp, #4]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 328              		.loc 1 162 5 view .LVU68
 329 0020 184C     		ldr	r4, .L21
 330 0022 236B     		ldr	r3, [r4, #48]
 331 0024 43F00103 		orr	r3, r3, #1
 332 0028 2363     		str	r3, [r4, #48]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 333              		.loc 1 162 5 view .LVU69
 334 002a 236B     		ldr	r3, [r4, #48]
 335 002c 03F00103 		and	r3, r3, #1
 336 0030 0193     		str	r3, [sp, #4]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 337              		.loc 1 162 5 view .LVU70
 338 0032 019B     		ldr	r3, [sp, #4]
 339              	.LBE6:
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 340              		.loc 1 162 5 view .LVU71
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 341              		.loc 1 169 5 view .LVU72
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 342              		.loc 1 169 25 is_stmt 0 view .LVU73
 343 0034 4FF4C853 		mov	r3, #6400
 344 0038 0393     		str	r3, [sp, #12]
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 345              		.loc 1 170 5 is_stmt 1 view .LVU74
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 346              		.loc 1 170 26 is_stmt 0 view .LVU75
 347 003a 0223     		movs	r3, #2
 348 003c 0493     		str	r3, [sp, #16]
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 349              		.loc 1 171 5 is_stmt 1 view .LVU76
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 350              		.loc 1 171 26 is_stmt 0 view .LVU77
ARM GAS  /tmp/cckQI187.s 			page 11


 351 003e 0595     		str	r5, [sp, #20]
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 352              		.loc 1 172 5 is_stmt 1 view .LVU78
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 353              		.loc 1 172 27 is_stmt 0 view .LVU79
 354 0040 0323     		movs	r3, #3
 355 0042 0693     		str	r3, [sp, #24]
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 356              		.loc 1 173 5 is_stmt 1 view .LVU80
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 357              		.loc 1 173 31 is_stmt 0 view .LVU81
 358 0044 0A23     		movs	r3, #10
 359 0046 0793     		str	r3, [sp, #28]
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 360              		.loc 1 174 5 is_stmt 1 view .LVU82
 361 0048 0F4E     		ldr	r6, .L21+4
 362 004a 03A9     		add	r1, sp, #12
 363 004c 3046     		mov	r0, r6
 364              	.LVL14:
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 365              		.loc 1 174 5 is_stmt 0 view .LVU83
 366 004e FFF7FEFF 		bl	HAL_GPIO_Init
 367              	.LVL15:
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 368              		.loc 1 176 5 is_stmt 1 view .LVU84
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 369              		.loc 1 176 25 is_stmt 0 view .LVU85
 370 0052 4FF40073 		mov	r3, #512
 371 0056 0393     		str	r3, [sp, #12]
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 372              		.loc 1 177 5 is_stmt 1 view .LVU86
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 373              		.loc 1 177 26 is_stmt 0 view .LVU87
 374 0058 0495     		str	r5, [sp, #16]
 178:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 375              		.loc 1 178 5 is_stmt 1 view .LVU88
 178:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 376              		.loc 1 178 26 is_stmt 0 view .LVU89
 377 005a 0595     		str	r5, [sp, #20]
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 378              		.loc 1 179 5 is_stmt 1 view .LVU90
 379 005c 03A9     		add	r1, sp, #12
 380 005e 3046     		mov	r0, r6
 381 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 382              	.LVL16:
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 383              		.loc 1 182 5 view .LVU91
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 384              		.loc 1 182 5 view .LVU92
 385 0064 636B     		ldr	r3, [r4, #52]
 386 0066 43F08003 		orr	r3, r3, #128
 387 006a 6363     		str	r3, [r4, #52]
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 388              		.loc 1 182 5 view .LVU93
 389              	.LBB7:
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 390              		.loc 1 182 5 view .LVU94
ARM GAS  /tmp/cckQI187.s 			page 12


 391 006c 0295     		str	r5, [sp, #8]
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 392              		.loc 1 182 5 view .LVU95
 393 006e 636C     		ldr	r3, [r4, #68]
 394 0070 43F48043 		orr	r3, r3, #16384
 395 0074 6364     		str	r3, [r4, #68]
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 396              		.loc 1 182 5 view .LVU96
 397 0076 636C     		ldr	r3, [r4, #68]
 398 0078 03F48043 		and	r3, r3, #16384
 399 007c 0293     		str	r3, [sp, #8]
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 400              		.loc 1 182 5 view .LVU97
 401 007e 029B     		ldr	r3, [sp, #8]
 402              	.LBE7:
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 403              		.loc 1 182 5 view .LVU98
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 404              		.loc 1 182 5 view .LVU99
 405              		.loc 1 188 1 is_stmt 0 view .LVU100
 406 0080 CAE7     		b	.L17
 407              	.L22:
 408 0082 00BF     		.align	2
 409              	.L21:
 410 0084 00380240 		.word	1073887232
 411 0088 00000240 		.word	1073872896
 412              		.cfi_endproc
 413              	.LFE133:
 415              		.section	.text.HAL_HCD_MspDeInit,"ax",%progbits
 416              		.align	1
 417              		.global	HAL_HCD_MspDeInit
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 421              		.fpu fpv4-sp-d16
 423              	HAL_HCD_MspDeInit:
 424              	.LVL17:
 425              	.LFB134:
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c **** /**
 191:Core/Src/stm32f4xx_hal_msp.c **** * @brief HCD MSP De-Initialization
 192:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 193:Core/Src/stm32f4xx_hal_msp.c **** * @param hhcd: HCD handle pointer
 194:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 195:Core/Src/stm32f4xx_hal_msp.c **** */
 196:Core/Src/stm32f4xx_hal_msp.c **** void HAL_HCD_MspDeInit(HCD_HandleTypeDef* hhcd)
 197:Core/Src/stm32f4xx_hal_msp.c **** {
 426              		.loc 1 197 1 is_stmt 1 view -0
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 0
 429              		@ frame_needed = 0, uses_anonymous_args = 0
 430              		.loc 1 197 1 is_stmt 0 view .LVU102
 431 0000 08B5     		push	{r3, lr}
 432              	.LCFI12:
 433              		.cfi_def_cfa_offset 8
 434              		.cfi_offset 3, -8
 435              		.cfi_offset 14, -4
ARM GAS  /tmp/cckQI187.s 			page 13


 198:Core/Src/stm32f4xx_hal_msp.c ****   if(hhcd->Instance==USB_OTG_FS)
 436              		.loc 1 198 3 is_stmt 1 view .LVU103
 437              		.loc 1 198 10 is_stmt 0 view .LVU104
 438 0002 0368     		ldr	r3, [r0]
 439              		.loc 1 198 5 view .LVU105
 440 0004 B3F1A04F 		cmp	r3, #1342177280
 441 0008 00D0     		beq	.L26
 442              	.LVL18:
 443              	.L23:
 199:Core/Src/stm32f4xx_hal_msp.c ****   {
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 203:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 204:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 207:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 208:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 209:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 210:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 211:Core/Src/stm32f4xx_hal_msp.c ****     */
 212:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12);
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 217:Core/Src/stm32f4xx_hal_msp.c ****   }
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c **** }
 444              		.loc 1 219 1 view .LVU106
 445 000a 08BD     		pop	{r3, pc}
 446              	.LVL19:
 447              	.L26:
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 448              		.loc 1 204 5 is_stmt 1 view .LVU107
 449 000c 054A     		ldr	r2, .L27
 450 000e 536B     		ldr	r3, [r2, #52]
 451 0010 23F08003 		bic	r3, r3, #128
 452 0014 5363     		str	r3, [r2, #52]
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 453              		.loc 1 212 5 view .LVU108
 454 0016 4FF4D851 		mov	r1, #6912
 455 001a 0348     		ldr	r0, .L27+4
 456              	.LVL20:
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 457              		.loc 1 212 5 is_stmt 0 view .LVU109
 458 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 459              	.LVL21:
 460              		.loc 1 219 1 view .LVU110
 461 0020 F3E7     		b	.L23
 462              	.L28:
 463 0022 00BF     		.align	2
 464              	.L27:
 465 0024 00380240 		.word	1073887232
 466 0028 00000240 		.word	1073872896
 467              		.cfi_endproc
ARM GAS  /tmp/cckQI187.s 			page 14


 468              	.LFE134:
 470              		.text
 471              	.Letext0:
 472              		.file 2 "/home/faoziaziz/dev/installer/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/ma
 473              		.file 3 "/home/faoziaziz/dev/installer/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sy
 474              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 475              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 476              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 477              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 478              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 479              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 480              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 481              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 482              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_hcd.h"
 483              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 484              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cckQI187.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cckQI187.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cckQI187.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cckQI187.s:88     .text.HAL_MspInit:0000000000000040 $d
     /tmp/cckQI187.s:93     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cckQI187.s:100    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cckQI187.s:208    .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/cckQI187.s:214    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cckQI187.s:221    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cckQI187.s:264    .text.HAL_UART_MspDeInit:0000000000000020 $d
     /tmp/cckQI187.s:271    .text.HAL_HCD_MspInit:0000000000000000 $t
     /tmp/cckQI187.s:278    .text.HAL_HCD_MspInit:0000000000000000 HAL_HCD_MspInit
     /tmp/cckQI187.s:410    .text.HAL_HCD_MspInit:0000000000000084 $d
     /tmp/cckQI187.s:416    .text.HAL_HCD_MspDeInit:0000000000000000 $t
     /tmp/cckQI187.s:423    .text.HAL_HCD_MspDeInit:0000000000000000 HAL_HCD_MspDeInit
     /tmp/cckQI187.s:465    .text.HAL_HCD_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
