# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../UART_Testing.srcs/sources_1/new/Testing.sv" \

verilog xil_defaultlib  \
"../../../../UART_Testing.srcs/sim_1/new/TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
