Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Wed Jul 21 08:54:46 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               DQS[0]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[1]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV
Required Period (ns):       12.500
Required Frequency (MHz):   80.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
Required Period (ns):       5.000
Required Frequency (MHz):   200.000
Worst Slack (ns):           0.966
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           13.213
Operating Conditions:       slow_lv_ht

Clock Domain:               REF_CLK_PAD_P
Required Period (ns):       10.000
Required Frequency (MHz):   100.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain DQS[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

----------------------------------------------------

Clock Domain DQS[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160_INT/U0_RGB1:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0

SET Register to Register

Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[6]:EN
  Delay (ns):              4.671
  Arrival (ns):            6.917
  Setup (ns):              0.136
  Minimum Period (ns):     5.017
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[21]:EN
  Delay (ns):              4.671
  Arrival (ns):            6.917
  Setup (ns):              0.136
  Minimum Period (ns):     5.017
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[2]:EN
  Delay (ns):              4.668
  Arrival (ns):            6.814
  Setup (ns):              0.133
  Minimum Period (ns):     5.001
  Operating Conditions: slow_lv_lt

Path 4
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[22]:EN
  Delay (ns):              4.668
  Arrival (ns):            6.814
  Setup (ns):              0.133
  Minimum Period (ns):     5.001
  Operating Conditions: slow_lv_lt

Path 5
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[18]:EN
  Delay (ns):              4.668
  Arrival (ns):            6.814
  Setup (ns):              0.133
  Minimum Period (ns):     5.001
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To: si5344a_config_0/cfg_mem_rdata_ff[6]:EN
  data required time                                    N/C
  data arrival time                          -        6.917
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.272          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  0.272                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.422                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  0.805                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  0.978                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  1.405                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.464                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.782          net: PF_CCC_C0_0_OUT0_FABCLK_0
  2.246                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK (r)
               +     2.284          cell: ADLIB:RAM1K20_IP
  4.530                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_DOUT[1] (f)
               +     0.405          net: si5344a_config_0/cfg_mem_rdata[17]
  4.935                        si5344a_config_0/cfg_state_ns_11_0_.m60_0_a2_17:D (f)
               +     0.193          cell: ADLIB:CFG4
  5.128                        si5344a_config_0/cfg_state_ns_11_0_.m60_0_a2_17:Y (f)
               +     0.266          net: si5344a_config_0/m60_0_a2_17
  5.394                        si5344a_config_0/cfg_state_ns_11_0_.m60_0_a2:C (f)
               +     0.193          cell: ADLIB:CFG4
  5.587                        si5344a_config_0/cfg_state_ns_11_0_.m60_0_a2:Y (f)
               +     0.346          net: si5344a_config_0/N_261_mux
  5.933                        si5344a_config_0/cfg_state_ns_11_0_.m147_i_m2:B (f)
               +     0.136          cell: ADLIB:CFG3
  6.069                        si5344a_config_0/cfg_state_ns_11_0_.m147_i_m2:Y (r)
               +     0.128          net: si5344a_config_0/N_66
  6.197                        si5344a_config_0/cfg_state_ns_11_0_.N_1617_i:A (r)
               +     0.156          cell: ADLIB:CFG3
  6.353                        si5344a_config_0/cfg_state_ns_11_0_.N_1617_i:Y (r)
               +     0.564          net: si5344a_config_0/N_1617_i
  6.917                        si5344a_config_0/cfg_mem_rdata_ff[6]:EN (r)
                                    
  6.917                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.248          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.348          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.157          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.386          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.544          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/cfg_mem_rdata_ff[6]:CLK (r)
               +     0.171          
  N/C                          clock reconvergence pessimism
               -     0.136          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/cfg_mem_rdata_ff[6]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: UART_RX
  To:   uart_ctrl_0/uart_rx_state[0]:D
  Delay (ns):              3.359
  Arrival (ns):            3.359
  Setup (ns):              0.000
  External Setup (ns):     1.520
  Operating Conditions: slow_lv_ht

Path 2
  From: UART_RX
  To:   uart_ctrl_0/rx_clock_divider[10]:D
  Delay (ns):              3.358
  Arrival (ns):            3.358
  Setup (ns):              0.000
  External Setup (ns):     1.513
  Operating Conditions: slow_lv_ht

Path 3
  From: UART_RX
  To:   uart_ctrl_0/rx_clock_divider[7]:D
  Delay (ns):              3.331
  Arrival (ns):            3.331
  Setup (ns):              0.000
  External Setup (ns):     1.486
  Operating Conditions: slow_lv_ht

Path 4
  From: UART_RX
  To:   uart_ctrl_0/rx_clock_divider[9]:D
  Delay (ns):              3.327
  Arrival (ns):            3.327
  Setup (ns):              0.000
  External Setup (ns):     1.482
  Operating Conditions: slow_lv_ht

Path 5
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[23]:D
  Delay (ns):              3.336
  Arrival (ns):            3.336
  Setup (ns):              0.000
  External Setup (ns):     1.480
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: UART_RX
  To: uart_ctrl_0/uart_rx_state[0]:D
  data required time                                    N/C
  data arrival time                          -        3.359
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        UART_RX (r)
               +     0.000          net: UART_RX
  0.000                        UART_RX_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        UART_RX_ibuf/U_IOPAD:Y (r)
               +     0.000          net: UART_RX_ibuf/YIN
  1.322                        UART_RX_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        UART_RX_ibuf/U_IOIN:Y (r)
               +     0.823          net: UART_RX_c
  2.491                        uart_ctrl_0/uart_rx_state_ns_1_0_.m29_0_0_a3_2:C (r)
               +     0.238          cell: ADLIB:CFG4
  2.729                        uart_ctrl_0/uart_rx_state_ns_1_0_.m29_0_0_a3_2:Y (r)
               +     0.359          net: uart_ctrl_0/N_6649
  3.088                        uart_ctrl_0/uart_rx_state_ns_1_0_.m29_0_0:C (r)
               +     0.238          cell: ADLIB:CFG4
  3.326                        uart_ctrl_0/uart_rx_state_ns_1_0_.m29_0_0:Y (r)
               +     0.033          net: uart_ctrl_0/uart_rx_state_ns[0]
  3.359                        uart_ctrl_0/uart_rx_state[0]:D (r)
                                    
  3.359                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.248          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.348          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.157          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.382          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.522          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          uart_ctrl_0/uart_rx_state[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          uart_ctrl_0/uart_rx_state[0]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: si5344a_config_0/i2c_state[21]:CLK
  To:   I2C_SCL
  Delay (ns):              7.004
  Arrival (ns):            9.048
  Clock to Out (ns):       9.048
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/i2c_clock_divider[0]:CLK
  To:   I2C_SCL
  Delay (ns):              6.975
  Arrival (ns):            9.044
  Clock to Out (ns):       9.044
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/i2c_clock_divider[2]:CLK
  To:   I2C_SCL
  Delay (ns):              6.964
  Arrival (ns):            9.034
  Clock to Out (ns):       9.034
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/i2c_state[8]:CLK
  To:   I2C_SCL
  Delay (ns):              6.908
  Arrival (ns):            8.948
  Clock to Out (ns):       8.948
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/i2c_clock_divider[1]:CLK
  To:   I2C_SCL
  Delay (ns):              6.863
  Arrival (ns):            8.932
  Clock to Out (ns):       8.932
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/i2c_state[21]:CLK
  To: I2C_SCL
  data required time                                    N/C
  data arrival time                          -        9.048
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.272          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  0.272                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.422                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  0.805                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  0.978                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  1.405                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.464                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.580          net: PF_CCC_C0_0_OUT0_FABCLK_0
  2.044                        si5344a_config_0/i2c_state[21]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.245                        si5344a_config_0/i2c_state[21]:Q (r)
               +     0.283          net: si5344a_config_0/i2c_state_Z[21]
  2.528                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1684_i:B (r)
               +     0.156          cell: ADLIB:CFG2
  2.684                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1684_i:Y (r)
               +     0.119          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1684_i_Z
  2.803                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2:A (r)
               +     0.053          cell: ADLIB:CFG2
  2.856                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2:Y (r)
               +     0.411          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_576
  3.267                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2_RNIC5AF:D (r)
               +     0.120          cell: ADLIB:CFG4
  3.387                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2_RNIC5AF:Y (r)
               +     0.168          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_579
  3.555                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1:D (r)
               +     0.157          cell: ADLIB:CFG4
  3.712                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1:Y (f)
               +     0.337          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1_Z
  4.049                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:A (f)
               +     0.151          cell: ADLIB:CFG4
  4.200                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:Y (f)
               +     0.115          net: si5344a_config_0_SI5344A_SCL
  4.315                        INV_2:A (f)
               +     0.050          cell: ADLIB:CFG1
  4.365                        INV_2:Y (r)
               +     1.234          net: INV_2_Y
  5.599                        BIBUF_1/U_IOBI:E (r)
               +     0.210          cell: ADLIB:IOBI_IB_OB_EB
  5.809                        BIBUF_1/U_IOBI:EOUT (r)
               +     0.000          net: BIBUF_1/EOUT
  5.809                        BIBUF_1/U_IOPAD:E (r)
               +     3.239          cell: ADLIB:IOPAD_BI
  9.048                        BIBUF_1/U_IOPAD:PAD (r)
                                    
  9.048                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
                                    
  N/C                          I2C_SCL (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[5]:ALn
  Delay (ns):              1.822
  Arrival (ns):            3.909
  Recovery (ns):           0.196
  Minimum Period (ns):     2.063
  Skew (ns):               0.045
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[1]:ALn
  Delay (ns):              1.822
  Arrival (ns):            3.909
  Recovery (ns):           0.196
  Minimum Period (ns):     2.063
  Skew (ns):               0.045
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/dout[1]:ALn
  Delay (ns):              1.822
  Arrival (ns):            3.909
  Recovery (ns):           0.196
  Minimum Period (ns):     2.063
  Skew (ns):               0.045
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/RDATA_r[1]:ALn
  Delay (ns):              1.821
  Arrival (ns):            3.908
  Recovery (ns):           0.196
  Minimum Period (ns):     2.062
  Skew (ns):               0.045
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/RDATA_r[0]:ALn
  Delay (ns):              1.821
  Arrival (ns):            3.908
  Recovery (ns):           0.196
  Minimum Period (ns):     2.062
  Skew (ns):               0.045
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[5]:ALn
  data required time                                    N/C
  data arrival time                          -        3.909
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.272          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  0.272                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.422                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  0.805                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  0.978                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  1.405                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.464                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.623          net: PF_CCC_C0_0_OUT0_FABCLK_0
  2.087                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.296                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q (r)
               +     1.613          net: CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff
  3.909                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[5]:ALn (r)
                                    
  3.909                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     0.248          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.348          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.157          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.386          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.550          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[5]:CLK (r)
               +     0.171          
  N/C                          clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[5]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.989
  Slack (ns):              0.966
  Arrival (ns):           13.969
  Required (ns):          14.935
  Setup (ns):              0.000
  Minimum Period (ns):     4.034
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              4.021
  Slack (ns):              0.970
  Arrival (ns):           14.001
  Required (ns):          14.971
  Setup (ns):              0.000
  Minimum Period (ns):     4.030
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.979
  Slack (ns):              0.975
  Arrival (ns):           13.959
  Required (ns):          14.934
  Setup (ns):              0.000
  Minimum Period (ns):     4.025
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.976
  Slack (ns):              0.984
  Arrival (ns):           13.953
  Required (ns):          14.937
  Setup (ns):              0.000
  Minimum Period (ns):     4.016
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.969
  Slack (ns):              0.986
  Arrival (ns):           13.949
  Required (ns):          14.935
  Setup (ns):              0.000
  Minimum Period (ns):     4.014
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  data required time                                 14.935
  data arrival time                          -       13.969
  slack                                               0.966
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.763          Clock generation
  7.763                        
               +     0.186          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  7.949                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.090                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.642          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.732                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.178          cell: ADLIB:GB
  8.910                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.432          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.342                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:A (r)
               +     0.059          cell: ADLIB:RGB
  9.401                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:Y (f)
               +     0.579          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7_rgb_net_1
  9.980                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.181                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:Q (r)
               +     0.453          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_Z[8]
  10.634                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNINJH[8]:A (r)
               +     0.073          cell: ADLIB:CFG3
  10.707                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNINJH[8]:Y (f)
               +     0.066          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/g0_1_sx
  10.773                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNI5U21[4]:B (f)
               +     0.123          cell: ADLIB:CFG4
  10.896                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNI5U21[4]:Y (r)
               +     0.392          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_CAXI4DMAllOl_1_c6
  11.288                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_10:D (r)
               +     0.094          cell: ADLIB:ARI1_CC
  11.382                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_10:P (f)
               +     0.016          net: NET_CC_CONFIG14835
  11.398                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:P[1] (f)
               +     0.381          cell: ADLIB:CC_CONFIG
  11.779                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:CO (r)
               +     0.000          net: CI_TO_CO14794
  11.779                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CI (r)
               +     0.082          cell: ADLIB:CC_CONFIG
  11.861                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CC[3] (r)
               +     0.000          net: NET_CC_CONFIG14894
  11.861                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  11.923                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CO (r)
               +     0.360          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_Z
  12.283                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_RNIVDTR:D (r)
               +     0.078          cell: ADLIB:CFG4
  12.361                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_RNIVDTR:Y (r)
               +     0.157          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1
  12.518                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_1_sqmuxa_RNIVKO71:C (r)
               +     0.078          cell: ADLIB:CFG3
  12.596                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_1_sqmuxa_RNIVKO71:Y (r)
               +     0.079          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/g1_1
  12.675                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl_RNI8GPJ1[1]:B (r)
               +     0.120          cell: ADLIB:CFG4
  12.795                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl_RNI8GPJ1[1]:Y (r)
               +     0.362          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl_RNI8GPJ1_Z[1]
  13.157                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIF9RE4[1]:B (r)
               +     0.094          cell: ADLIB:ARI1_CC
  13.251                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIF9RE4[1]:P (f)
               +     0.017          net: NET_CC_CONFIG4123
  13.268                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNIHE3J1[0]_CC_0:P[5] (f)
               +     0.342          cell: ADLIB:CC_CONFIG
  13.610                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNIHE3J1[0]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG4150
  13.610                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIAUGBC[7]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  13.672                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIAUGBC[7]:S (r)
               +     0.222          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/N_1490
  13.894                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[7]:A (r)
               +     0.053          cell: ADLIB:CFG2
  13.947                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[7]:Y (r)
               +     0.022          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_Z[7]
  13.969                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D (r)
                                    
  13.969                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  11.470                       
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.639                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.761                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.345                       PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.162          cell: ADLIB:GB
  12.507                       PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.391          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  12.898                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:A (r)
               +     0.052          cell: ADLIB:RGB
  12.950                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:Y (f)
               +     0.509          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7_rgb_net_1
  13.459                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK (r)
               +     1.476          
  14.935                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  14.935                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
                                    
  14.935                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: dip_switch_o[3]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:D
  Delay (ns):              2.968
  Arrival (ns):            2.968
  Setup (ns):              0.000
  External Setup (ns):    -2.698
  Operating Conditions: fast_hv_lt

Path 2
  From: dip_switch_o[0]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[0]:D
  Delay (ns):              2.944
  Arrival (ns):            2.944
  Setup (ns):              0.000
  External Setup (ns):    -2.722
  Operating Conditions: fast_hv_lt

Path 3
  From: dip_switch_o[2]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[2]:D
  Delay (ns):              2.622
  Arrival (ns):            2.622
  Setup (ns):              0.000
  External Setup (ns):    -3.027
  Operating Conditions: fast_hv_lt

Path 4
  From: dip_switch_o[1]
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[1]:D
  Delay (ns):              2.532
  Arrival (ns):            2.532
  Setup (ns):              0.000
  External Setup (ns):    -3.117
  Operating Conditions: fast_hv_lt

Path 5
  From: switch_i[3]
  To:   PCIe_EP_0/sw_debounce_0/switch_debounce[3].deb/DFF1:D
  Delay (ns):              2.131
  Arrival (ns):            2.131
  Setup (ns):              0.000
  External Setup (ns):    -3.552
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: dip_switch_o[3]
  To: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:D
  data required time                                    N/C
  data arrival time                          -        2.968
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        dip_switch_o[3] (f)
               +     0.000          net: dip_switch_o[3]
  0.000                        dip_switch_o_ibuf[3]/U_IOPAD:PAD (f)
               +     0.504          cell: ADLIB:IOPAD_IN
  0.504                        dip_switch_o_ibuf[3]/U_IOPAD:Y (f)
               +     0.000          net: dip_switch_o_ibuf[3]/YIN
  0.504                        dip_switch_o_ibuf[3]/U_IOIN:YIN (f)
               +     0.131          cell: ADLIB:IOIN_IB_E
  0.635                        dip_switch_o_ibuf[3]/U_IOIN:Y (f)
               +     2.092          net: dip_switch_o_c[3]
  2.727                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0_2[3]:C (f)
               +     0.141          cell: ADLIB:CFG4
  2.868                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0_2[3]:Y (f)
               +     0.038          net: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0_2_Z[3]
  2.906                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0[3]:C (f)
               +     0.045          cell: ADLIB:CFG4
  2.951                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7_iv_0_0[3]:Y (f)
               +     0.017          net: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o_7[3]
  2.968                        CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:D (f)
                                    
  2.968                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.290          Clock generation
  N/C                          
               +     0.106          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.083          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.404          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.119          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.271          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9:Y (f)
               +     0.355          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB9_rgb_net_1
  N/C                          CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rdata_o[3]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[4]:ALn
  Delay (ns):              2.884
  Slack (ns):              1.841
  Arrival (ns):           12.864
  Required (ns):          14.705
  Recovery (ns):           0.209
  Minimum Period (ns):     3.159
  Skew (ns):               0.066
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[3]:ALn
  Delay (ns):              2.884
  Slack (ns):              1.841
  Arrival (ns):           12.864
  Required (ns):          14.705
  Recovery (ns):           0.209
  Minimum Period (ns):     3.159
  Skew (ns):               0.066
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAOOOll[59]:ALn
  Delay (ns):              2.828
  Slack (ns):              1.841
  Arrival (ns):           12.808
  Required (ns):          14.649
  Recovery (ns):           0.209
  Minimum Period (ns):     3.159
  Skew (ns):               0.122
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[59]:ALn
  Delay (ns):              2.828
  Slack (ns):              1.841
  Arrival (ns):           12.808
  Required (ns):          14.649
  Recovery (ns):           0.209
  Minimum Period (ns):     3.159
  Skew (ns):               0.122
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10_Z[51]:ALn
  Delay (ns):              2.827
  Slack (ns):              1.842
  Arrival (ns):           12.807
  Required (ns):          14.649
  Recovery (ns):           0.209
  Minimum Period (ns):     3.158
  Skew (ns):               0.122
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To: SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[4]:ALn
  data required time                                 14.705
  data arrival time                          -       12.864
  slack                                               1.841
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.763          Clock generation
  7.763                        
               +     0.186          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  7.949                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.090                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.642          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.732                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.178          cell: ADLIB:GB
  8.910                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.419          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.329                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:A (r)
               +     0.059          cell: ADLIB:RGB
  9.388                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:Y (f)
               +     0.592          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
  9.980                        PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.181                       PF_RESET_0/PF_RESET_0/dff_15_rep:Q (r)
               +     1.432          net: PF_RESET_0/PF_RESET_0/dff_15_rep_Z
  11.613                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:A (r)
               +     0.129          cell: ADLIB:GB
  11.742                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:Y (r)
               +     0.431          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y
  12.173                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2:A (r)
               +     0.059          cell: ADLIB:RGB
  12.232                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2:Y (f)
               +     0.632          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2_rgb_net_1
  12.864                       SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[4]:ALn (r)
                                    
  12.864                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  11.470                       
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.639                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.761                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.345                       PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.162          cell: ADLIB:GB
  12.507                       PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.391          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  12.898                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:A (r)
               +     0.052          cell: ADLIB:RGB
  12.950                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7:Y (f)
               +     0.555          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB7_rgb_net_1
  13.505                       SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[4]:CLK (r)
               +     1.409          
  14.914                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  14.705                       SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt[4]:ALn
                                    
  14.705                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:ALn
  Delay (ns):             12.743
  Arrival (ns):           12.743
  Recovery (ns):           0.209
  External Recovery (ns):   4.446
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P1_OUT[5]:ALn
  Delay (ns):             12.742
  Arrival (ns):           12.742
  Recovery (ns):           0.209
  External Recovery (ns):   4.445
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P1_OUT[1]:ALn
  Delay (ns):             12.742
  Arrival (ns):           12.742
  Recovery (ns):           0.209
  External Recovery (ns):   4.445
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P2_OUT[1]:ALn
  Delay (ns):             12.741
  Arrival (ns):           12.741
  Recovery (ns):           0.209
  External Recovery (ns):   4.444
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[5]:ALn
  Delay (ns):             12.741
  Arrival (ns):           12.741
  Recovery (ns):           0.209
  External Recovery (ns):   4.444
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:ALn
  data required time                                    N/C
  data arrival time                          -       12.743
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     6.097          net: USER_RESETN_c
  7.765                        AND3_0:C (r)
               +     0.053          cell: ADLIB:CFG3
  7.818                        AND3_0:Y (r)
               +     4.925          net: AND3_0_Y
  12.743                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:ALn (r)
                                    
  12.743                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  N/C                          
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.162          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.396          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.551          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:CLK (r)
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin PF_DDR4_SS_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[6]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[10]:D
  Delay (ns):              6.677
  Slack (ns):             13.213
  Arrival (ns):            9.781
  Required (ns):          22.994
  Setup (ns):              0.000
  Minimum Period (ns):     6.787
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[6]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[14]:D
  Delay (ns):              6.664
  Slack (ns):             13.221
  Arrival (ns):            9.768
  Required (ns):          22.989
  Setup (ns):              0.000
  Minimum Period (ns):     6.779
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[13]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[10]:D
  Delay (ns):              6.606
  Slack (ns):             13.284
  Arrival (ns):            9.710
  Required (ns):          22.994
  Setup (ns):              0.000
  Minimum Period (ns):     6.716
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[13]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[14]:D
  Delay (ns):              6.593
  Slack (ns):             13.292
  Arrival (ns):            9.697
  Required (ns):          22.989
  Setup (ns):              0.000
  Minimum Period (ns):     6.708
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[10]:D
  Delay (ns):              6.588
  Slack (ns):             13.295
  Arrival (ns):            9.699
  Required (ns):          22.994
  Setup (ns):              0.000
  Minimum Period (ns):     6.705
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[6]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[10]:D
  data required time                                 22.994
  data arrival time                          -        9.781
  slack                                              13.213
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.388          net: REF_CLK_0_ibuf/YIN
  0.997                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.138                        CLKINT_0/U0_IOBA:Y (r)
               +     0.661          net: CLKINT_0/U0_IOBA_net
  1.799                        CLKINT_0/U0_GB0:A (r)
               +     0.182          cell: ADLIB:GB
  1.981                        CLKINT_0/U0_GB0:Y (r)
               +     0.428          net: CLKINT_0/U0_gbs_1
  2.409                        CLKINT_0/U0_RGB1_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  2.468                        CLKINT_0/U0_RGB1_RGB1:Y (f)
               +     0.636          net: CLKINT_0/U0_RGB1_RGB1_rgb_net_1
  3.104                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[6]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.305                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[6]:Q (r)
               +     0.210          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt_Z[6]
  3.515                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_i_o2_10:D (r)
               +     0.200          cell: ADLIB:CFG4
  3.715                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_i_o2_10:Y (r)
               +     0.284          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_i_o2_10_Z
  3.999                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_i_o2:D (r)
               +     0.238          cell: ADLIB:CFG4
  4.237                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_0_a2_i_o2:Y (r)
               +     0.236          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/N_296
  4.473                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_0_a2:A (r)
               +     0.073          cell: ADLIB:CFG2
  4.546                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_0_a2:Y (f)
               +     0.117          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_i
  4.663                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18:A (f)
               +     0.071          cell: ADLIB:CFG2
  4.734                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18:Y (f)
               +     0.077          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18_i
  4.811                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2:A (f)
               +     0.123          cell: ADLIB:CFG3
  4.934                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2:Y (r)
               +     0.161          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/N_6741
  5.095                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2_RNI0AI21:B (r)
               +     0.157          cell: ADLIB:CFG4
  5.252                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_a2_RNI0AI21:Y (f)
               +     0.598          net: AXItoAPB_0/N_6541_i
  5.850                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_4_1:A (f)
               +     0.085          cell: ADLIB:CFG2
  5.935                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_4_1:Y (f)
               +     0.435          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrAddr_d_1_sqmuxa_4_1_Z
  6.370                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_9_sqmuxa_3_0_a2_i_o3:A (f)
               +     0.123          cell: ADLIB:CFG2
  6.493                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_9_sqmuxa_3_0_a2_i_o3:Y (r)
               +     0.449          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_157
  6.942                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_11_sqmuxa_i_o3:A (r)
               +     0.053          cell: ADLIB:CFG2
  6.995                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_11_sqmuxa_i_o3:Y (r)
               +     0.428          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_180
  7.423                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_9_sqmuxa_i:C (r)
               +     0.078          cell: ADLIB:CFG3
  7.501                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_9_sqmuxa_i:Y (r)
               +     0.463          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1679
  7.964                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_2[10]:C (r)
               +     0.247          cell: ADLIB:CFG4
  8.211                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_2[10]:Y (f)
               +     1.036          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_598
  9.247                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[10]:D (f)
               +     0.193          cell: ADLIB:CFG4
  9.440                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[10]:Y (f)
               +     0.341          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/rdFIFOWrData[10]
  9.781                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[10]:D (f)
                                    
  9.781                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.353          net: REF_CLK_0_ibuf/YIN
  20.881                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  21.003                       CLKINT_0/U0_IOBA:Y (r)
               +     0.602          net: CLKINT_0/U0_IOBA_net
  21.605                       CLKINT_0/U0_GB0:A (r)
               +     0.166          cell: ADLIB:GB
  21.771                       CLKINT_0/U0_GB0:Y (r)
               +     0.383          net: CLKINT_0/U0_gbs_1
  22.154                       CLKINT_0/U0_RGB1_RGB2:A (r)
               +     0.052          cell: ADLIB:RGB
  22.206                       CLKINT_0/U0_RGB1_RGB2:Y (f)
               +     0.572          net: CLKINT_0/U0_RGB1_RGB2_rgb_net_1
  22.778                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[10]:CLK (r)
               +     0.216          
  22.994                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  22.994                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[10]:D
                                    
  22.994                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.998
  Arrival (ns):            5.998
  Setup (ns):              0.000
  External Setup (ns):     3.247
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[0]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.967
  Arrival (ns):            5.967
  Setup (ns):              0.000
  External Setup (ns):     3.216
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[23]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.890
  Arrival (ns):            5.890
  Setup (ns):              0.000
  External Setup (ns):     3.139
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[1]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.824
  Arrival (ns):            5.824
  Setup (ns):              0.000
  External Setup (ns):     3.073
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[22]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.625
  Arrival (ns):            5.625
  Setup (ns):              0.000
  External Setup (ns):     2.888
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[22]
  To: system_top_0/led[1]:D
  data required time                                    N/C
  data arrival time                          -        5.998
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  1.213                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     3.010          net: fmc_in_c[22]
  4.561                        system_top_0/fmc_in_1_0_I_69:B (f)
               +     0.151          cell: ADLIB:ARI1_CC
  4.712                        system_top_0/fmc_in_1_0_I_69:P (f)
               +     0.017          net: NET_CC_CONFIG462
  4.729                        system_top_0/fmc_in_1_0_I_1_CC_1:P[2] (f)
               +     0.386          cell: ADLIB:CC_CONFIG
  5.115                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG489
  5.115                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  5.177                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.355          net: system_top_0/fmc_in_1_0_data_tmp[16]
  5.532                        system_top_0/led_4[1]:A (r)
               +     0.094          cell: ADLIB:CFG2
  5.626                        system_top_0/led_4[1]:Y (f)
               +     0.372          net: system_top_0/led_4_Z[1]
  5.998                        system_top_0/led[1]:D (f)
                                    
  5.998                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          REF_CLK_0
               +     0.000          Clock source
  N/C                          REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  N/C                          REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  N/C                          REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.353          net: REF_CLK_0_ibuf/YIN
  N/C                          CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          CLKINT_0/U0_IOBA:Y (r)
               +     0.602          net: CLKINT_0/U0_IOBA_net
  N/C                          CLKINT_0:A (r)
               +     0.165          cell: ADLIB:GB
  N/C                          CLKINT_0:Y (r)
               +     0.378          net: CLKINT_0/U0_Y
  N/C                          CLKINT_0/U0_RGB1_RGB4:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          CLKINT_0/U0_RGB1_RGB4:Y (f)
               +     0.551          net: CLKINT_0/U0_RGB1_RGB4_rgb_net_1
  N/C                          system_top_0/led[1]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[1]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/test[3]:CLK
  To:   counter_out[31]
  Delay (ns):             14.774
  Arrival (ns):           17.833
  Clock to Out (ns):      17.833
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/test[3]:CLK
  To:   counter_out[47]
  Delay (ns):             14.480
  Arrival (ns):           17.539
  Clock to Out (ns):      17.539
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/test[3]:CLK
  To:   counter_out[39]
  Delay (ns):             12.911
  Arrival (ns):           15.970
  Clock to Out (ns):      15.970
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/test[0]:CLK
  To:   counter_out[32]
  Delay (ns):             12.861
  Arrival (ns):           15.919
  Clock to Out (ns):      15.919
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/test[3]:CLK
  To:   counter_out[15]
  Delay (ns):             11.843
  Arrival (ns):           14.902
  Clock to Out (ns):      14.902
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/test[3]:CLK
  To: counter_out[31]
  data required time                                    N/C
  data arrival time                          -       17.833
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.388          net: REF_CLK_0_ibuf/YIN
  0.997                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.138                        CLKINT_0/U0_IOBA:Y (r)
               +     0.661          net: CLKINT_0/U0_IOBA_net
  1.799                        CLKINT_0/U0_GB0:A (r)
               +     0.182          cell: ADLIB:GB
  1.981                        CLKINT_0/U0_GB0:Y (r)
               +     0.433          net: CLKINT_0/U0_gbs_1
  2.414                        CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  2.473                        CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.586          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  3.059                        system_top_0/test[3]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  3.249                        system_top_0/test[3]:Q (f)
               +    10.580          net: counter_out_c[3]
  13.829                       counter_out_obuf[31]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  14.747                       counter_out_obuf[31]/U_IOTRI:DOUT (f)
               +     0.000          net: counter_out_obuf[31]/DOUT
  14.747                       counter_out_obuf[31]/U_IOPAD:D (f)
               +     3.086          cell: ADLIB:IOPAD_TRI
  17.833                       counter_out_obuf[31]/U_IOPAD:PAD (f)
               +     0.000          net: counter_out[31]
  17.833                       counter_out[31] (f)
                                    
  17.833                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          REF_CLK_0
               +     0.000          Clock source
  N/C                          REF_CLK_0 (r)
                                    
  N/C                          counter_out[31] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoSpace[4]:ALn
  Delay (ns):              2.274
  Slack (ns):             17.427
  Arrival (ns):            5.353
  Required (ns):          22.780
  Recovery (ns):           0.196
  Minimum Period (ns):     2.573
  Skew (ns):               0.103
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoSpace[1]:ALn
  Delay (ns):              2.274
  Slack (ns):             17.427
  Arrival (ns):            5.353
  Required (ns):          22.780
  Recovery (ns):           0.196
  Minimum Period (ns):     2.573
  Skew (ns):               0.103
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoSpace[3]:ALn
  Delay (ns):              2.273
  Slack (ns):             17.428
  Arrival (ns):            5.352
  Required (ns):          22.780
  Recovery (ns):           0.196
  Minimum Period (ns):     2.572
  Skew (ns):               0.103
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoSpace[2]:ALn
  Delay (ns):              2.273
  Slack (ns):             17.428
  Arrival (ns):            5.352
  Required (ns):          22.780
  Recovery (ns):           0.196
  Minimum Period (ns):     2.572
  Skew (ns):               0.103
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoEmpty:ALn
  Delay (ns):              2.273
  Slack (ns):             17.428
  Arrival (ns):            5.352
  Required (ns):          22.780
  Recovery (ns):           0.196
  Minimum Period (ns):     2.572
  Skew (ns):               0.103
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoSpace[4]:ALn
  data required time                                 22.780
  data arrival time                          -        5.353
  slack                                              17.427
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.388          net: REF_CLK_0_ibuf/YIN
  0.997                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.138                        CLKINT_0/U0_IOBA:Y (r)
               +     0.661          net: CLKINT_0/U0_IOBA_net
  1.799                        CLKINT_0/U0_GB0:A (r)
               +     0.182          cell: ADLIB:GB
  1.981                        CLKINT_0/U0_GB0:Y (r)
               +     0.428          net: CLKINT_0/U0_gbs_1
  2.409                        CLKINT_0/U0_RGB1_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  2.468                        CLKINT_0/U0_RGB1_RGB1:Y (f)
               +     0.611          net: CLKINT_0/U0_RGB1_RGB1_rgb_net_1
  3.079                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.280                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     2.073          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  5.353                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoSpace[4]:ALn (r)
                                    
  5.353                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.353          net: REF_CLK_0_ibuf/YIN
  20.881                       CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  21.003                       CLKINT_0/U0_IOBA:Y (r)
               +     0.602          net: CLKINT_0/U0_IOBA_net
  21.605                       CLKINT_0/U0_GB0:A (r)
               +     0.166          cell: ADLIB:GB
  21.771                       CLKINT_0/U0_GB0:Y (r)
               +     0.383          net: CLKINT_0/U0_gbs_1
  22.154                       CLKINT_0/U0_RGB1_RGB2:A (r)
               +     0.052          cell: ADLIB:RGB
  22.206                       CLKINT_0/U0_RGB1_RGB2:Y (f)
               +     0.554          net: CLKINT_0/U0_RGB1_RGB2_rgb_net_1
  22.760                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoSpace[4]:CLK (r)
               +     0.216          
  22.976                       clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  22.780                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/fifoSpace[4]:ALn
                                    
  22.780                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

----------------------------------------------------

Clock Domain REF_CLK_PAD_P

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

