<?xml version="1.0" encoding="UTF-8"?>
<efx:project name="hbram_ti60" description="" last_change_date="Tue May 11 2021 15:35:01" location="/media/data/open/SaxonSoc/efinix/SaxonEFX_Soc/hardware/synthesis/efx/ti60_devkit" sw_version="2021.1EA.112" last_run_state="pass" last_run_tool="efx_pgm" last_run_flow="bitstream" config_result_in_sync="true" design_ood="sync" place_ood="sync" route_ood="sync" xmlns:efx="http://www.efinixinc.com/enf_proj" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/enf_proj enf_proj.xsd">
    <efx:device_info>
        <efx:family name="Titanium"/>
        <efx:device name="Ti60F225ES"/>
        <efx:timing_model name="C3"/>
    </efx:device_info>
    <efx:design_info def_veri_version="verilog_2k" def_vhdl_version="vhdl_2008">
        <efx:top_module name="top"/>
        <efx:design_file name="ip/efx_fifo-v2.3/source/efx_fifo_ctl_sm.v" version="default" library="default"/>
        <efx:design_file name="ip/efx_fifo-v2.3/source/pipe_reg.v" version="default" library="default"/>
        <efx:design_file name="ip/efx_fifo-v2.3/source/gray2bin.v" version="default" library="default"/>
        <efx:design_file name="ip/efx_fifo-v2.3/source/efx_fifo_wrapper.v" version="default" library="default"/>
        <efx:design_file name="ip/efx_fifo-v2.3/source/efx_syncfifo_ctl.v" version="default" library="default"/>
        <efx:design_file name="ip/efx_fifo-v2.3/source/efx_asyncfifo_ctl.v" version="default" library="default"/>
        <efx:design_file name="ip/efx_fifo-v2.3/source/bin2gray.v" version="default" library="default"/>
        <efx:design_file name="ip/efx_fifo-v2.3/source/simple_dual_port_ram_fifo.v" version="default" library="default"/>
        <efx:design_file name="source/hbram_cal_controller_top.v" version="default" library="default"/>
        <efx:design_file name="source/hbram_cal_controller.v" version="default" library="default"/>
        <efx:design_file name="source/hbram_cal_mst.v" version="default" library="default"/>
        <efx:design_file name="source/hbram_axi_wrapper.v" version="default" library="default"/>
        <efx:design_file name="source/hbram_cal_axi_top.v" version="default" library="default"/>
        <efx:design_file name="source/hbram_cal_slv.v" version="default" library="default"/>
        <efx:design_file name="source/pulse_synchronizer.v" version="default" library="default"/>
        <efx:design_file name="source/user_dual_port_ram.v" version="default" library="default"/>
        <efx:design_file name="source/memory_checker.v" version="default" library="default"/>
        <efx:design_file name="source/hbram_top.v" version="default" library="default"/>
        <efx:design_file name="hbram_define.v" version="default" library="default"/>
        <efx:design_file name="top.v" version="default" library="default"/>
        <efx:design_file name="source/memory_checker_start.v" version="default" library="default"/>
        <efx:design_file name="source/EfxRiscvBmbDdrSoc.v" version="default" library="default"/>
        <efx:top_vhdl_arch name=""/>
    </efx:design_info>
    <efx:constraint_info>
        <efx:sdc_file name="constraints.sdc"/>
        <efx:inter_file name=""/>
    </efx:constraint_info>
    <efx:sim_info/>
    <efx:misc_info/>
    <efx:ip_info/>
    <efx:synthesis tool_name="efx_map">
        <efx:param name="work_dir" value="work_syn" value_type="e_string"/>
        <efx:param name="write_efx_verilog" value="on" value_type="e_bool"/>
        <efx:param name="mode" value="speed" value_type="e_option"/>
        <efx:param name="max_ram" value="-1" value_type="e_integer"/>
        <efx:param name="max_mult" value="-1" value_type="e_integer"/>
        <efx:param name="infer-clk-enable" value="3" value_type="e_option"/>
        <efx:param name="infer-sync-set-reset" value="1" value_type="e_option"/>
        <efx:param name="fanout-limit" value="0" value_type="e_integer"/>
        <efx:param name="seq_opt" value="0" value_type="e_option"/>
        <efx:param name="retiming" value="0" value_type="e_option"/>
        <efx:param name="dsp-mac-packing" value="1" value_type="e_option"/>
        <efx:param name="dsp-input-regs-packing" value="1" value_type="e_option"/>
        <efx:param name="dsp-output-regs-packing" value="1" value_type="e_option"/>
    </efx:synthesis>
    <efx:place_and_route tool_name="efx_pnr">
        <efx:param name="work_dir" value="work_pnr" value_type="e_string"/>
        <efx:param name="verbose" value="off" value_type="e_bool"/>
        <efx:param name="load_delaym" value="on" value_type="e_bool"/>
        <efx:param name="optimization_level" value="NULL" value_type="e_option"/>
        <efx:param name="qp_options=anneal_random_seed=" value="1" value_type="e_integer"/>
        <efx:param name="seed" value="3" value_type="e_integer"/>
    </efx:place_and_route>
    <efx:bitstream_generation tool_name="efx_pgm">
        <efx:param name="mode" value="active" value_type="e_option"/>
        <efx:param name="width" value="1" value_type="e_option"/>
        <efx:param name="cold_boot" value="off" value_type="e_bool"/>
        <efx:param name="cascade" value="off" value_type="e_option"/>
        <efx:param name="enable_roms" value="on" value_type="e_option"/>
        <efx:param name="spi_low_power_mode" value="off" value_type="e_bool"/>
        <efx:param name="io_weak_pullup" value="on" value_type="e_bool"/>
        <efx:param name="oscillator_clock_divider" value="DIV8" value_type="e_option"/>
        <efx:param name="enable_crc_check" value="on" value_type="e_bool"/>
    </efx:bitstream_generation>
    <efx:debugger>
        <efx:param name="work_dir" value="work_dbg" value_type="e_string"/>
        <efx:param name="auto_instantiation" value="off" value_type="e_bool"/>
        <efx:param name="profile" value="debug_profile.wizard.json" value_type="e_string"/>
    </efx:debugger>
</efx:project>
