

================================================================
== Vitis HLS Report for 'from_mont_1_Pipeline_VITIS_LOOP_97_2'
================================================================
* Date:           Tue May 20 14:34:35 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_2  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_27 = alloca i32 1" [src/generic/fp_generic.c:88->src/fpx.c:44]   --->   Operation 6 'alloca' 'i_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln89_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln89"   --->   Operation 7 'read' 'sext_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.99ns)   --->   "%sext_ln89_cast = select i1 %sext_ln89_read, i64 18446744073709551615, i64 0"   --->   Operation 8 'select' 'sext_ln89_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln88 = store i4 0, i4 %i_27" [src/generic/fp_generic.c:88->src/fpx.c:44]   --->   Operation 9 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc32.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i4 %i_27" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln97 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:97->src/fpx.c:44]   --->   Operation 12 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln97 = add i4 %i, i4 1" [src/generic/fp_generic.c:97->src/fpx.c:44]   --->   Operation 13 'add' 'add_ln97' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc32.i.split, void %fpcorrection503.exit.exitStub" [src/generic/fp_generic.c:97->src/fpx.c:44]   --->   Operation 14 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i4 %i" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 15 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i3 %trunc_ln98" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 16 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t_i_addr = getelementptr i64 %t_i, i32 0, i32 %zext_ln98" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 17 'getelementptr' 't_i_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%t_i_load = load i4 %t_i_addr" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 18 'load' 't_i_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p503_1_addr = getelementptr i64 %p503_1, i32 0, i32 %zext_ln98" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 19 'getelementptr' 'p503_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%p503_1_load = load i3 %p503_1_addr" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 20 'load' 'p503_1_load' <Predicate = (!icmp_ln97)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln88 = store i4 %add_ln97, i4 %i_27" [src/generic/fp_generic.c:88->src/fpx.c:44]   --->   Operation 21 'store' 'store_ln88' <Predicate = (!icmp_ln97)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%borrow = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc32.i.split" [src/generic/fp_generic.c:97->src/fpx.c:44]   --->   Operation 22 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:3.25ns O:3.25ns )   --->   "%t_i_load = load i4 %t_i_addr" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 23 'load' 't_i_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln98_5 = zext i1 %borrow" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 24 'zext' 'zext_ln98_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.52ns)   --->   "%tempReg = add i64 %t_i_load, i64 %zext_ln98_5" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 25 'add' 'tempReg' <Predicate = (!icmp_ln97)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503_1_load = load i3 %p503_1_addr" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 26 'load' 'p503_1_load' <Predicate = (!icmp_ln97)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%and_ln98 = and i64 %p503_1_load, i64 %sext_ln89_cast" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 27 'and' 'and_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln97)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:88->src/fpx.c:44]   --->   Operation 28 'specpipeline' 'specpipeline_ln88' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:88->src/fpx.c:44]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/generic/fp_generic.c:97->src/fpx.c:44]   --->   Operation 30 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.52ns)   --->   "%add_ln98 = add i64 %and_ln98, i64 %tempReg" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 31 'add' 'add_ln98' <Predicate = (!icmp_ln97)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln98 = store i64 %add_ln98, i4 %t_i_addr" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 32 'store' 'store_ln98' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%xor_ln98 = xor i64 %add_ln98, i64 %tempReg" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 33 'xor' 'xor_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%xor_ln98_4 = xor i64 %and_ln98, i64 %tempReg" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 34 'xor' 'xor_ln98_4' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln98_6)   --->   "%or_ln98 = or i64 %xor_ln98, i64 %xor_ln98_4" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 35 'or' 'or_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 36 'bitselect' 'bit_sel' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%xor_ln98_8 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 37 'xor' 'xor_ln98_8' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%trunc_ln98_4 = trunc i64 %tempReg" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 38 'trunc' 'trunc_ln98_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%xor_ln98_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln98_8, i63 %trunc_ln98_4" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 39 'bitconcatenate' 'xor_ln98_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%and_ln98_2 = and i64 %t_i_load, i64 %xor_ln98_5" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 40 'and' 'and_ln98_2' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln98_6 = xor i64 %or_ln98, i64 %add_ln98" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 41 'xor' 'xor_ln98_6' <Predicate = (!icmp_ln97)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln98_2 = or i64 %xor_ln98_6, i64 %and_ln98_2" [src/generic/fp_generic.c:98->src/fpx.c:44]   --->   Operation 42 'or' 'or_ln98_2' <Predicate = (!icmp_ln97)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln98_2, i32 63" [src/generic/fp_generic.c:97->src/fpx.c:44]   --->   Operation 43 'bitselect' 'tmp' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc32.i" [src/generic/fp_generic.c:97->src/fpx.c:44]   --->   Operation 44 'br' 'br_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln88', src/generic/fp_generic.c:88->src/fpx.c:44) of constant 0 on local variable 'i', src/generic/fp_generic.c:88->src/fpx.c:44 [7]  (1.588 ns)
	'load' operation 4 bit ('i', src/generic/fp_generic.c:98->src/fpx.c:44) on local variable 'i', src/generic/fp_generic.c:88->src/fpx.c:44 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln97', src/generic/fp_generic.c:97->src/fpx.c:44) [12]  (1.735 ns)
	'store' operation 0 bit ('store_ln88', src/generic/fp_generic.c:88->src/fpx.c:44) of variable 'add_ln97', src/generic/fp_generic.c:97->src/fpx.c:44 on local variable 'i', src/generic/fp_generic.c:88->src/fpx.c:44 [41]  (1.588 ns)

 <State 2>: 6.774ns
The critical path consists of the following:
	'load' operation 64 bit ('t_i_load', src/generic/fp_generic.c:98->src/fpx.c:44) on array 't_i' [22]  (3.254 ns)
	'add' operation 64 bit ('tempReg', src/generic/fp_generic.c:98->src/fpx.c:44) [24]  (3.520 ns)

 <State 3>: 6.774ns
The critical path consists of the following:
	'add' operation 64 bit ('x', src/generic/fp_generic.c:98->src/fpx.c:44) [28]  (3.520 ns)
	'store' operation 0 bit ('store_ln98', src/generic/fp_generic.c:98->src/fpx.c:44) of variable 'x', src/generic/fp_generic.c:98->src/fpx.c:44 on array 't_i' [29]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
