{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1657104332054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1657104332054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 13:45:31 2022 " "Processing started: Wed Jul 06 13:45:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1657104332054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1657104332054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TermProject -c TermProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off TermProject -c TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1657104332054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1657104332487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colored_numbers.v 1 1 " "Found 1 design units, including 1 entities, in source file colored_numbers.v" { { "Info" "ISGN_ENTITY_NAME" "1 colored_numbers " "Found entity 1: colored_numbers" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332538 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "deneme.v(22) " "Verilog HDL information at deneme.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "deneme.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/deneme.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1657104332540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme.v 2 2 " "Found 2 design units, including 2 entities, in source file deneme.v" { { "Info" "ISGN_ENTITY_NAME" "1 deneme " "Found entity 1: deneme" {  } { { "deneme.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/deneme.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332540 ""} { "Info" "ISGN_ENTITY_NAME" "2 deneme_tb " "Found entity 2: deneme_tb" {  } { { "deneme.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/deneme.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rst RST print.v(5) " "Verilog HDL Declaration information at print.v(5): object \"rst\" differs only in case from object \"RST\" in the same scope" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1657104332543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "number NUMBER print.v(26) " "Verilog HDL Declaration information at print.v(26): object \"number\" differs only in case from object \"NUMBER\" in the same scope" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1657104332543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print.v 1 1 " "Found 1 design units, including 1 entities, in source file print.v" { { "Info" "ISGN_ENTITY_NAME" "1 print " "Found entity 1: print" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332543 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.v(38) " "Verilog HDL information at vga_sync.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/vga_sync.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1657104332551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK vga_sync.v(3) " "Verilog HDL Declaration information at vga_sync.v(3): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "vga_sync.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/vga_sync.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1657104332551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK F_25MHz.v(1) " "Verilog HDL Declaration information at F_25MHz.v(1): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "F_25MHz.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/F_25MHz.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1657104332557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_25mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file f_25mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_25MHz " "Found entity 1: F_25MHz" {  } { { "F_25MHz.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/F_25MHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332557 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "deneme2.v(22) " "Verilog HDL information at deneme2.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "deneme2.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/deneme2.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1657104332559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme2.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deneme2 " "Found entity 1: deneme2" {  } { { "deneme2.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/deneme2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332559 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "deneme3.v(22) " "Verilog HDL information at deneme3.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "deneme3.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/deneme3.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1657104332560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme3.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme3.v" { { "Info" "ISGN_ENTITY_NAME" "1 deneme3 " "Found entity 1: deneme3" {  } { { "deneme3.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/deneme3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332561 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "deneme4.v(22) " "Verilog HDL information at deneme4.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "deneme4.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/deneme4.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1657104332562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme4.v 1 1 " "Found 1 design units, including 1 entities, in source file deneme4.v" { { "Info" "ISGN_ENTITY_NAME" "1 deneme4 " "Found entity 1: deneme4" {  } { { "deneme4.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/deneme4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overall.v 1 1 " "Found 1 design units, including 1 entities, in source file overall.v" { { "Info" "ISGN_ENTITY_NAME" "1 overall " "Found entity 1: overall" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box_printer.v 1 1 " "Found 1 design units, including 1 entities, in source file box_printer.v" { { "Info" "ISGN_ENTITY_NAME" "1 box_printer " "Found entity 1: box_printer" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pure_numbers.v 1 1 " "Found 1 design units, including 1 entities, in source file pure_numbers.v" { { "Info" "ISGN_ENTITY_NAME" "1 pure_numbers " "Found entity 1: pure_numbers" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table_printer.v 1 1 " "Found 1 design units, including 1 entities, in source file table_printer.v" { { "Info" "ISGN_ENTITY_NAME" "1 table_printer " "Found entity 1: table_printer" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_printer.v 1 1 " "Found 1 design units, including 1 entities, in source file digit_printer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit_printer " "Found entity 1: digit_printer" {  } { { "digit_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/digit_printer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657104332595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657104332595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUFFER_1 print.v(210) " "Verilog HDL Implicit Net warning at print.v(210): created implicit net for \"BUFFER_1\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUFFER_2 print.v(211) " "Verilog HDL Implicit Net warning at print.v(211): created implicit net for \"BUFFER_2\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 211 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUFFER_3 print.v(212) " "Verilog HDL Implicit Net warning at print.v(212): created implicit net for \"BUFFER_3\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUFFER_4 print.v(213) " "Verilog HDL Implicit Net warning at print.v(213): created implicit net for \"BUFFER_4\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DROPPED print.v(227) " "Verilog HDL Implicit Net warning at print.v(227): created implicit net for \"DROPPED\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RECEIVED print.v(228) " "Verilog HDL Implicit Net warning at print.v(228): created implicit net for \"RECEIVED\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TRANSMITTED print.v(229) " "Verilog HDL Implicit Net warning at print.v(229): created implicit net for \"TRANSMITTED\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMN1_1 print.v(234) " "Verilog HDL Implicit Net warning at print.v(234): created implicit net for \"COLUMN1_1\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMN1_0 print.v(235) " "Verilog HDL Implicit Net warning at print.v(235): created implicit net for \"COLUMN1_0\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMN2_1 print.v(237) " "Verilog HDL Implicit Net warning at print.v(237): created implicit net for \"COLUMN2_1\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMN2_0 print.v(238) " "Verilog HDL Implicit Net warning at print.v(238): created implicit net for \"COLUMN2_0\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMN3_1 print.v(240) " "Verilog HDL Implicit Net warning at print.v(240): created implicit net for \"COLUMN3_1\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 240 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMN3_0 print.v(241) " "Verilog HDL Implicit Net warning at print.v(241): created implicit net for \"COLUMN3_0\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMN4_1 print.v(243) " "Verilog HDL Implicit Net warning at print.v(243): created implicit net for \"COLUMN4_1\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMN4_0 print.v(244) " "Verilog HDL Implicit Net warning at print.v(244): created implicit net for \"COLUMN4_0\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMN5_1 print.v(246) " "Verilog HDL Implicit Net warning at print.v(246): created implicit net for \"COLUMN5_1\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMN5_0 print.v(247) " "Verilog HDL Implicit Net warning at print.v(247): created implicit net for \"COLUMN5_0\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 247 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUTPUT_ACTIVE_Y print.v(253) " "Verilog HDL Implicit Net warning at print.v(253): created implicit net for \"OUTPUT_ACTIVE_Y\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 253 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUTPUT_ACTIVE_X1 print.v(254) " "Verilog HDL Implicit Net warning at print.v(254): created implicit net for \"OUTPUT_ACTIVE_X1\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUTPUT_ACTIVE_X2 print.v(255) " "Verilog HDL Implicit Net warning at print.v(255): created implicit net for \"OUTPUT_ACTIVE_X2\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUTPUT_ACTIVE_X3 print.v(256) " "Verilog HDL Implicit Net warning at print.v(256): created implicit net for \"OUTPUT_ACTIVE_X3\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUTPUT_ACTIVE_X4 print.v(257) " "Verilog HDL Implicit Net warning at print.v(257): created implicit net for \"OUTPUT_ACTIVE_X4\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count vga_sync.v(60) " "Verilog HDL Implicit Net warning at vga_sync.v(60): created implicit net for \"count\"" {  } { { "vga_sync.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/vga_sync.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657104332597 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "print.v(182) " "Verilog HDL Instantiation warning at print.v(182): instance has no name" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 182 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1657104332607 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "print.v(189) " "Verilog HDL Instantiation warning at print.v(189): instance has no name" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 189 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1657104332607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "print " "Elaborating entity \"print\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1657104332853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUFFER_1 print.v(210) " "Verilog HDL or VHDL warning at print.v(210): object \"BUFFER_1\" assigned a value but never read" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1657104332868 "|print"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_counter print.v(29) " "Verilog HDL or VHDL warning at print.v(29): object \"frame_counter\" assigned a value but never read" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1657104332868 "|print"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i print.v(90) " "Verilog HDL or VHDL warning at print.v(90): object \"i\" assigned a value but never read" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1657104332868 "|print"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 print.v(194) " "Verilog HDL assignment warning at print.v(194): truncated value with size 32 to match size of target (19)" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104332868 "|print"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 print.v(205) " "Verilog HDL assignment warning at print.v(205): truncated value with size 32 to match size of target (10)" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104332868 "|print"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 print.v(208) " "Verilog HDL assignment warning at print.v(208): truncated value with size 32 to match size of target (10)" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104332868 "|print"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 print.v(265) " "Verilog HDL assignment warning at print.v(265): truncated value with size 32 to match size of target (8)" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104332868 "|print"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R_out\[4..0\] print.v(7) " "Output port \"R_out\[4..0\]\" at print.v(7) has no driver" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1657104332868 "|print"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "B_out\[5..0\] print.v(7) " "Output port \"B_out\[5..0\]\" at print.v(7) has no driver" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1657104332868 "|print"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_out\[4..0\] print.v(7) " "Output port \"G_out\[4..0\]\" at print.v(7) has no driver" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1657104332868 "|print"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deneme deneme:a " "Elaborating entity \"deneme\" for hierarchy \"deneme:a\"" {  } { { "print.v" "a" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104332869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deneme2 deneme2:b " "Elaborating entity \"deneme2\" for hierarchy \"deneme2:b\"" {  } { { "print.v" "b" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104372726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deneme3 deneme3:c " "Elaborating entity \"deneme3\" for hierarchy \"deneme3:c\"" {  } { { "print.v" "c" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104410609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deneme4 deneme4:d " "Elaborating entity \"deneme4\" for hierarchy \"deneme4:d\"" {  } { { "print.v" "d" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104447109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:sinyaller " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:sinyaller\"" {  } { { "print.v" "sinyaller" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104481358 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count vga_sync.v(60) " "Verilog HDL or VHDL warning at vga_sync.v(60): object \"count\" assigned a value but never read" {  } { { "vga_sync.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/vga_sync.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1657104481370 "|print|vga_sync:sinyaller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(46) " "Verilog HDL assignment warning at vga_sync.v(46): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/vga_sync.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481370 "|print|vga_sync:sinyaller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(47) " "Verilog HDL assignment warning at vga_sync.v(47): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/vga_sync.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481370 "|print|vga_sync:sinyaller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_sync.v(50) " "Verilog HDL assignment warning at vga_sync.v(50): truncated value with size 32 to match size of target (19)" {  } { { "vga_sync.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/vga_sync.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481371 "|print|vga_sync:sinyaller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 1 vga_sync.v(60) " "Verilog HDL assignment warning at vga_sync.v(60): truncated value with size 19 to match size of target (1)" {  } { { "vga_sync.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/vga_sync.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481371 "|print|vga_sync:sinyaller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_25MHz vga_sync:sinyaller\|F_25MHz:freq_downgrade " "Elaborating entity \"F_25MHz\" for hierarchy \"vga_sync:sinyaller\|F_25MHz:freq_downgrade\"" {  } { { "vga_sync.v" "freq_downgrade" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/vga_sync.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104481372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pure_numbers pure_numbers:sayi_hafiza " "Elaborating entity \"pure_numbers\" for hierarchy \"pure_numbers:sayi_hafiza\"" {  } { { "print.v" "sayi_hafiza" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104481383 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zero.data_a 0 pure_numbers.v(9) " "Net \"zero.data_a\" at pure_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481392 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zero.waddr_a 0 pure_numbers.v(9) " "Net \"zero.waddr_a\" at pure_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481392 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "one.data_a 0 pure_numbers.v(10) " "Net \"one.data_a\" at pure_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "one.waddr_a 0 pure_numbers.v(10) " "Net \"one.waddr_a\" at pure_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "two.data_a 0 pure_numbers.v(11) " "Net \"two.data_a\" at pure_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "two.waddr_a 0 pure_numbers.v(11) " "Net \"two.waddr_a\" at pure_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "three.data_a 0 pure_numbers.v(12) " "Net \"three.data_a\" at pure_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "three.waddr_a 0 pure_numbers.v(12) " "Net \"three.waddr_a\" at pure_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "four.data_a 0 pure_numbers.v(13) " "Net \"four.data_a\" at pure_numbers.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "four.waddr_a 0 pure_numbers.v(13) " "Net \"four.waddr_a\" at pure_numbers.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "five.data_a 0 pure_numbers.v(14) " "Net \"five.data_a\" at pure_numbers.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "five.waddr_a 0 pure_numbers.v(14) " "Net \"five.waddr_a\" at pure_numbers.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "six.data_a 0 pure_numbers.v(15) " "Net \"six.data_a\" at pure_numbers.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "six.waddr_a 0 pure_numbers.v(15) " "Net \"six.waddr_a\" at pure_numbers.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven.data_a 0 pure_numbers.v(16) " "Net \"seven.data_a\" at pure_numbers.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481393 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven.waddr_a 0 pure_numbers.v(16) " "Net \"seven.waddr_a\" at pure_numbers.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "eight.data_a 0 pure_numbers.v(17) " "Net \"eight.data_a\" at pure_numbers.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "eight.waddr_a 0 pure_numbers.v(17) " "Net \"eight.waddr_a\" at pure_numbers.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nine.data_a 0 pure_numbers.v(18) " "Net \"nine.data_a\" at pure_numbers.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nine.waddr_a 0 pure_numbers.v(18) " "Net \"nine.waddr_a\" at pure_numbers.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zero.we_a 0 pure_numbers.v(9) " "Net \"zero.we_a\" at pure_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "one.we_a 0 pure_numbers.v(10) " "Net \"one.we_a\" at pure_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "two.we_a 0 pure_numbers.v(11) " "Net \"two.we_a\" at pure_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "three.we_a 0 pure_numbers.v(12) " "Net \"three.we_a\" at pure_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "four.we_a 0 pure_numbers.v(13) " "Net \"four.we_a\" at pure_numbers.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "five.we_a 0 pure_numbers.v(14) " "Net \"five.we_a\" at pure_numbers.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "six.we_a 0 pure_numbers.v(15) " "Net \"six.we_a\" at pure_numbers.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven.we_a 0 pure_numbers.v(16) " "Net \"seven.we_a\" at pure_numbers.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "eight.we_a 0 pure_numbers.v(17) " "Net \"eight.we_a\" at pure_numbers.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nine.we_a 0 pure_numbers.v(18) " "Net \"nine.we_a\" at pure_numbers.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "pure_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481394 "|print|pure_numbers:sayi_hafiza"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colored_numbers colored_numbers:hafiza " "Elaborating entity \"colored_numbers\" for hierarchy \"colored_numbers:hafiza\"" {  } { { "print.v" "hafiza" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104481397 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red0.data_a 0 colored_numbers.v(9) " "Net \"red0.data_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red0.waddr_a 0 colored_numbers.v(9) " "Net \"red0.waddr_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red1.data_a 0 colored_numbers.v(9) " "Net \"red1.data_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red1.waddr_a 0 colored_numbers.v(9) " "Net \"red1.waddr_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red2.data_a 0 colored_numbers.v(9) " "Net \"red2.data_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red2.waddr_a 0 colored_numbers.v(9) " "Net \"red2.waddr_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red3.data_a 0 colored_numbers.v(9) " "Net \"red3.data_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red3.waddr_a 0 colored_numbers.v(9) " "Net \"red3.waddr_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue0.data_a 0 colored_numbers.v(10) " "Net \"blue0.data_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue0.waddr_a 0 colored_numbers.v(10) " "Net \"blue0.waddr_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue1.data_a 0 colored_numbers.v(10) " "Net \"blue1.data_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue1.waddr_a 0 colored_numbers.v(10) " "Net \"blue1.waddr_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481416 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue2.data_a 0 colored_numbers.v(10) " "Net \"blue2.data_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue2.waddr_a 0 colored_numbers.v(10) " "Net \"blue2.waddr_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue3.data_a 0 colored_numbers.v(10) " "Net \"blue3.data_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue3.waddr_a 0 colored_numbers.v(10) " "Net \"blue3.waddr_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green0.data_a 0 colored_numbers.v(11) " "Net \"green0.data_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green0.waddr_a 0 colored_numbers.v(11) " "Net \"green0.waddr_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green1.data_a 0 colored_numbers.v(11) " "Net \"green1.data_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green1.waddr_a 0 colored_numbers.v(11) " "Net \"green1.waddr_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green2.data_a 0 colored_numbers.v(11) " "Net \"green2.data_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green2.waddr_a 0 colored_numbers.v(11) " "Net \"green2.waddr_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green3.data_a 0 colored_numbers.v(11) " "Net \"green3.data_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green3.waddr_a 0 colored_numbers.v(11) " "Net \"green3.waddr_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow0.data_a 0 colored_numbers.v(12) " "Net \"yellow0.data_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow0.waddr_a 0 colored_numbers.v(12) " "Net \"yellow0.waddr_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow1.data_a 0 colored_numbers.v(12) " "Net \"yellow1.data_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow1.waddr_a 0 colored_numbers.v(12) " "Net \"yellow1.waddr_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow2.data_a 0 colored_numbers.v(12) " "Net \"yellow2.data_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow2.waddr_a 0 colored_numbers.v(12) " "Net \"yellow2.waddr_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow3.data_a 0 colored_numbers.v(12) " "Net \"yellow3.data_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow3.waddr_a 0 colored_numbers.v(12) " "Net \"yellow3.waddr_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red0.we_a 0 colored_numbers.v(9) " "Net \"red0.we_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red1.we_a 0 colored_numbers.v(9) " "Net \"red1.we_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red2.we_a 0 colored_numbers.v(9) " "Net \"red2.we_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481417 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red3.we_a 0 colored_numbers.v(9) " "Net \"red3.we_a\" at colored_numbers.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue0.we_a 0 colored_numbers.v(10) " "Net \"blue0.we_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue1.we_a 0 colored_numbers.v(10) " "Net \"blue1.we_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue2.we_a 0 colored_numbers.v(10) " "Net \"blue2.we_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "blue3.we_a 0 colored_numbers.v(10) " "Net \"blue3.we_a\" at colored_numbers.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green0.we_a 0 colored_numbers.v(11) " "Net \"green0.we_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green1.we_a 0 colored_numbers.v(11) " "Net \"green1.we_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green2.we_a 0 colored_numbers.v(11) " "Net \"green2.we_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "green3.we_a 0 colored_numbers.v(11) " "Net \"green3.we_a\" at colored_numbers.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow0.we_a 0 colored_numbers.v(12) " "Net \"yellow0.we_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow1.we_a 0 colored_numbers.v(12) " "Net \"yellow1.we_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow2.we_a 0 colored_numbers.v(12) " "Net \"yellow2.we_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yellow3.we_a 0 colored_numbers.v(12) " "Net \"yellow3.we_a\" at colored_numbers.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "colored_numbers.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1657104481418 "|print|colored_numbers:hafiza"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overall overall:DUT " "Elaborating entity \"overall\" for hierarchy \"overall:DUT\"" {  } { { "print.v" "DUT" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104481420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 overall.v(53) " "Verilog HDL assignment warning at overall.v(53): truncated value with size 32 to match size of target (1)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481436 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 overall.v(62) " "Verilog HDL assignment warning at overall.v(62): truncated value with size 32 to match size of target (1)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 overall.v(67) " "Verilog HDL assignment warning at overall.v(67): truncated value with size 32 to match size of target (1)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(90) " "Verilog HDL assignment warning at overall.v(90): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 overall.v(91) " "Verilog HDL assignment warning at overall.v(91): truncated value with size 32 to match size of target (1)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(99) " "Verilog HDL assignment warning at overall.v(99): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 overall.v(100) " "Verilog HDL assignment warning at overall.v(100): truncated value with size 32 to match size of target (1)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(109) " "Verilog HDL assignment warning at overall.v(109): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(135) " "Verilog HDL assignment warning at overall.v(135): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(136) " "Verilog HDL assignment warning at overall.v(136): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(140) " "Verilog HDL assignment warning at overall.v(140): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(150) " "Verilog HDL assignment warning at overall.v(150): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(151) " "Verilog HDL assignment warning at overall.v(151): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(154) " "Verilog HDL assignment warning at overall.v(154): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(164) " "Verilog HDL assignment warning at overall.v(164): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(165) " "Verilog HDL assignment warning at overall.v(165): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(168) " "Verilog HDL assignment warning at overall.v(168): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(178) " "Verilog HDL assignment warning at overall.v(178): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481437 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(179) " "Verilog HDL assignment warning at overall.v(179): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(182) " "Verilog HDL assignment warning at overall.v(182): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 overall.v(189) " "Verilog HDL assignment warning at overall.v(189): truncated value with size 32 to match size of target (28)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(197) " "Verilog HDL assignment warning at overall.v(197): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(198) " "Verilog HDL assignment warning at overall.v(198): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(205) " "Verilog HDL assignment warning at overall.v(205): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(206) " "Verilog HDL assignment warning at overall.v(206): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(213) " "Verilog HDL assignment warning at overall.v(213): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(214) " "Verilog HDL assignment warning at overall.v(214): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(221) " "Verilog HDL assignment warning at overall.v(221): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(222) " "Verilog HDL assignment warning at overall.v(222): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(229) " "Verilog HDL assignment warning at overall.v(229): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(230) " "Verilog HDL assignment warning at overall.v(230): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(237) " "Verilog HDL assignment warning at overall.v(237): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(238) " "Verilog HDL assignment warning at overall.v(238): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(245) " "Verilog HDL assignment warning at overall.v(245): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(246) " "Verilog HDL assignment warning at overall.v(246): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(253) " "Verilog HDL assignment warning at overall.v(253): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(254) " "Verilog HDL assignment warning at overall.v(254): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(261) " "Verilog HDL assignment warning at overall.v(261): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(262) " "Verilog HDL assignment warning at overall.v(262): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(269) " "Verilog HDL assignment warning at overall.v(269): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(270) " "Verilog HDL assignment warning at overall.v(270): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481438 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(277) " "Verilog HDL assignment warning at overall.v(277): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(278) " "Verilog HDL assignment warning at overall.v(278): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(285) " "Verilog HDL assignment warning at overall.v(285): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(286) " "Verilog HDL assignment warning at overall.v(286): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(293) " "Verilog HDL assignment warning at overall.v(293): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(294) " "Verilog HDL assignment warning at overall.v(294): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(301) " "Verilog HDL assignment warning at overall.v(301): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(302) " "Verilog HDL assignment warning at overall.v(302): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(309) " "Verilog HDL assignment warning at overall.v(309): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(310) " "Verilog HDL assignment warning at overall.v(310): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(317) " "Verilog HDL assignment warning at overall.v(317): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(318) " "Verilog HDL assignment warning at overall.v(318): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(325) " "Verilog HDL assignment warning at overall.v(325): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(326) " "Verilog HDL assignment warning at overall.v(326): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(333) " "Verilog HDL assignment warning at overall.v(333): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(334) " "Verilog HDL assignment warning at overall.v(334): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(341) " "Verilog HDL assignment warning at overall.v(341): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(342) " "Verilog HDL assignment warning at overall.v(342): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(349) " "Verilog HDL assignment warning at overall.v(349): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(350) " "Verilog HDL assignment warning at overall.v(350): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(357) " "Verilog HDL assignment warning at overall.v(357): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(358) " "Verilog HDL assignment warning at overall.v(358): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(365) " "Verilog HDL assignment warning at overall.v(365): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(366) " "Verilog HDL assignment warning at overall.v(366): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481439 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(373) " "Verilog HDL assignment warning at overall.v(373): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481440 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(374) " "Verilog HDL assignment warning at overall.v(374): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481440 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 overall.v(381) " "Verilog HDL assignment warning at overall.v(381): truncated value with size 32 to match size of target (3)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481440 "|print|overall:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 overall.v(382) " "Verilog HDL assignment warning at overall.v(382): truncated value with size 32 to match size of target (8)" {  } { { "overall.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/overall.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481440 "|print|overall:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "box_printer box_printer:selector " "Elaborating entity \"box_printer\" for hierarchy \"box_printer:selector\"" {  } { { "print.v" "selector" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104481441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(54) " "Verilog HDL assignment warning at box_printer.v(54): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481455 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(59) " "Verilog HDL assignment warning at box_printer.v(59): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481455 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(77) " "Verilog HDL assignment warning at box_printer.v(77): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481455 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(93) " "Verilog HDL assignment warning at box_printer.v(93): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481456 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(111) " "Verilog HDL assignment warning at box_printer.v(111): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481456 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(127) " "Verilog HDL assignment warning at box_printer.v(127): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481456 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(143) " "Verilog HDL assignment warning at box_printer.v(143): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481456 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(168) " "Verilog HDL assignment warning at box_printer.v(168): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481456 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(173) " "Verilog HDL assignment warning at box_printer.v(173): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481456 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(191) " "Verilog HDL assignment warning at box_printer.v(191): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481456 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(207) " "Verilog HDL assignment warning at box_printer.v(207): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481456 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(225) " "Verilog HDL assignment warning at box_printer.v(225): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481456 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(241) " "Verilog HDL assignment warning at box_printer.v(241): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481456 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(257) " "Verilog HDL assignment warning at box_printer.v(257): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481457 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(282) " "Verilog HDL assignment warning at box_printer.v(282): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481457 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(287) " "Verilog HDL assignment warning at box_printer.v(287): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481457 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(305) " "Verilog HDL assignment warning at box_printer.v(305): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481457 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(321) " "Verilog HDL assignment warning at box_printer.v(321): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481457 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(339) " "Verilog HDL assignment warning at box_printer.v(339): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481457 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(355) " "Verilog HDL assignment warning at box_printer.v(355): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481457 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(371) " "Verilog HDL assignment warning at box_printer.v(371): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481457 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(396) " "Verilog HDL assignment warning at box_printer.v(396): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481457 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(401) " "Verilog HDL assignment warning at box_printer.v(401): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481458 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(419) " "Verilog HDL assignment warning at box_printer.v(419): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481458 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(435) " "Verilog HDL assignment warning at box_printer.v(435): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481458 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(453) " "Verilog HDL assignment warning at box_printer.v(453): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481458 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(469) " "Verilog HDL assignment warning at box_printer.v(469): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481458 "|print|box_printer:selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 box_printer.v(485) " "Verilog HDL assignment warning at box_printer.v(485): truncated value with size 32 to match size of target (10)" {  } { { "box_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/box_printer.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481458 "|print|box_printer:selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "table_printer table_printer:comb_64 " "Elaborating entity \"table_printer\" for hierarchy \"table_printer:comb_64\"" {  } { { "print.v" "comb_64" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104481459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(47) " "Verilog HDL assignment warning at table_printer.v(47): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481472 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(50) " "Verilog HDL assignment warning at table_printer.v(50): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481472 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(51) " "Verilog HDL assignment warning at table_printer.v(51): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481472 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(54) " "Verilog HDL assignment warning at table_printer.v(54): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481472 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(55) " "Verilog HDL assignment warning at table_printer.v(55): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481472 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(58) " "Verilog HDL assignment warning at table_printer.v(58): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481472 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(59) " "Verilog HDL assignment warning at table_printer.v(59): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481472 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(65) " "Verilog HDL assignment warning at table_printer.v(65): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(68) " "Verilog HDL assignment warning at table_printer.v(68): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(69) " "Verilog HDL assignment warning at table_printer.v(69): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(72) " "Verilog HDL assignment warning at table_printer.v(72): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(73) " "Verilog HDL assignment warning at table_printer.v(73): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(76) " "Verilog HDL assignment warning at table_printer.v(76): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(77) " "Verilog HDL assignment warning at table_printer.v(77): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(83) " "Verilog HDL assignment warning at table_printer.v(83): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(86) " "Verilog HDL assignment warning at table_printer.v(86): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(87) " "Verilog HDL assignment warning at table_printer.v(87): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(90) " "Verilog HDL assignment warning at table_printer.v(90): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(91) " "Verilog HDL assignment warning at table_printer.v(91): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(94) " "Verilog HDL assignment warning at table_printer.v(94): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(95) " "Verilog HDL assignment warning at table_printer.v(95): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(101) " "Verilog HDL assignment warning at table_printer.v(101): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(104) " "Verilog HDL assignment warning at table_printer.v(104): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(105) " "Verilog HDL assignment warning at table_printer.v(105): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(108) " "Verilog HDL assignment warning at table_printer.v(108): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481473 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(109) " "Verilog HDL assignment warning at table_printer.v(109): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(112) " "Verilog HDL assignment warning at table_printer.v(112): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(113) " "Verilog HDL assignment warning at table_printer.v(113): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(119) " "Verilog HDL assignment warning at table_printer.v(119): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(122) " "Verilog HDL assignment warning at table_printer.v(122): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(123) " "Verilog HDL assignment warning at table_printer.v(123): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(126) " "Verilog HDL assignment warning at table_printer.v(126): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(127) " "Verilog HDL assignment warning at table_printer.v(127): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(130) " "Verilog HDL assignment warning at table_printer.v(130): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(131) " "Verilog HDL assignment warning at table_printer.v(131): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(137) " "Verilog HDL assignment warning at table_printer.v(137): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(140) " "Verilog HDL assignment warning at table_printer.v(140): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(141) " "Verilog HDL assignment warning at table_printer.v(141): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(144) " "Verilog HDL assignment warning at table_printer.v(144): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(145) " "Verilog HDL assignment warning at table_printer.v(145): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(148) " "Verilog HDL assignment warning at table_printer.v(148): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(149) " "Verilog HDL assignment warning at table_printer.v(149): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(155) " "Verilog HDL assignment warning at table_printer.v(155): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(158) " "Verilog HDL assignment warning at table_printer.v(158): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(159) " "Verilog HDL assignment warning at table_printer.v(159): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(162) " "Verilog HDL assignment warning at table_printer.v(162): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481474 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(163) " "Verilog HDL assignment warning at table_printer.v(163): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(166) " "Verilog HDL assignment warning at table_printer.v(166): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(167) " "Verilog HDL assignment warning at table_printer.v(167): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(173) " "Verilog HDL assignment warning at table_printer.v(173): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(176) " "Verilog HDL assignment warning at table_printer.v(176): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(177) " "Verilog HDL assignment warning at table_printer.v(177): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(180) " "Verilog HDL assignment warning at table_printer.v(180): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(181) " "Verilog HDL assignment warning at table_printer.v(181): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(184) " "Verilog HDL assignment warning at table_printer.v(184): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(185) " "Verilog HDL assignment warning at table_printer.v(185): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(191) " "Verilog HDL assignment warning at table_printer.v(191): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(194) " "Verilog HDL assignment warning at table_printer.v(194): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(195) " "Verilog HDL assignment warning at table_printer.v(195): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(198) " "Verilog HDL assignment warning at table_printer.v(198): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(199) " "Verilog HDL assignment warning at table_printer.v(199): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(202) " "Verilog HDL assignment warning at table_printer.v(202): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(203) " "Verilog HDL assignment warning at table_printer.v(203): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(209) " "Verilog HDL assignment warning at table_printer.v(209): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(212) " "Verilog HDL assignment warning at table_printer.v(212): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(213) " "Verilog HDL assignment warning at table_printer.v(213): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(216) " "Verilog HDL assignment warning at table_printer.v(216): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481475 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(217) " "Verilog HDL assignment warning at table_printer.v(217): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481476 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 table_printer.v(220) " "Verilog HDL assignment warning at table_printer.v(220): truncated value with size 32 to match size of target (10)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481476 "|print|table_printer:comb_64"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 table_printer.v(221) " "Verilog HDL assignment warning at table_printer.v(221): truncated value with size 32 to match size of target (4)" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481476 "|print|table_printer:comb_64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_printer digit_printer:comb_65 " "Elaborating entity \"digit_printer\" for hierarchy \"digit_printer:comb_65\"" {  } { { "print.v" "comb_65" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657104481477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 digit_printer.v(17) " "Verilog HDL assignment warning at digit_printer.v(17): truncated value with size 32 to match size of target (10)" {  } { { "digit_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/digit_printer.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481487 "|print|digit_printer:comb_65"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 digit_printer.v(21) " "Verilog HDL assignment warning at digit_printer.v(21): truncated value with size 32 to match size of target (10)" {  } { { "digit_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/digit_printer.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481487 "|print|digit_printer:comb_65"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 digit_printer.v(26) " "Verilog HDL assignment warning at digit_printer.v(26): truncated value with size 32 to match size of target (10)" {  } { { "digit_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/digit_printer.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481487 "|print|digit_printer:comb_65"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 digit_printer.v(31) " "Verilog HDL assignment warning at digit_printer.v(31): truncated value with size 32 to match size of target (10)" {  } { { "digit_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/digit_printer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481488 "|print|digit_printer:comb_65"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 digit_printer.v(36) " "Verilog HDL assignment warning at digit_printer.v(36): truncated value with size 32 to match size of target (10)" {  } { { "digit_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/digit_printer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657104481488 "|print|digit_printer:comb_65"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "digit_printer.v(18) " "Verilog HDL Case Statement information at digit_printer.v(18): all case item expressions in this case statement are onehot" {  } { { "digit_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/digit_printer.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1657104481488 "|print|digit_printer:comb_65"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write " "Net \"write\" is missing source, defaulting to GND" {  } { { "print.v" "write" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1657104481568 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1657104481568 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "28 " "Found 28 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|red0 " "RAM logic \"colored_numbers:hafiza\|red0\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "red0" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|red1 " "RAM logic \"colored_numbers:hafiza\|red1\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "red1" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|red2 " "RAM logic \"colored_numbers:hafiza\|red2\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "red2" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|red3 " "RAM logic \"colored_numbers:hafiza\|red3\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "red3" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|blue0 " "RAM logic \"colored_numbers:hafiza\|blue0\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "blue0" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|blue1 " "RAM logic \"colored_numbers:hafiza\|blue1\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "blue1" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|blue2 " "RAM logic \"colored_numbers:hafiza\|blue2\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "blue2" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|blue3 " "RAM logic \"colored_numbers:hafiza\|blue3\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "blue3" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|green0 " "RAM logic \"colored_numbers:hafiza\|green0\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "green0" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|green1 " "RAM logic \"colored_numbers:hafiza\|green1\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "green1" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|green2 " "RAM logic \"colored_numbers:hafiza\|green2\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "green2" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|green3 " "RAM logic \"colored_numbers:hafiza\|green3\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "green3" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|yellow0 " "RAM logic \"colored_numbers:hafiza\|yellow0\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "yellow0" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|yellow1 " "RAM logic \"colored_numbers:hafiza\|yellow1\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "yellow1" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|yellow2 " "RAM logic \"colored_numbers:hafiza\|yellow2\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "yellow2" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "colored_numbers:hafiza\|yellow3 " "RAM logic \"colored_numbers:hafiza\|yellow3\" is uninferred due to asynchronous read logic" {  } { { "colored_numbers.v" "yellow3" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/colored_numbers.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:digit_hafiza\|zero " "RAM logic \"pure_numbers:digit_hafiza\|zero\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "zero" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:digit_hafiza\|one " "RAM logic \"pure_numbers:digit_hafiza\|one\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "one" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:sayi_hafiza\|zero " "RAM logic \"pure_numbers:sayi_hafiza\|zero\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "zero" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:sayi_hafiza\|one " "RAM logic \"pure_numbers:sayi_hafiza\|one\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "one" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:sayi_hafiza\|two " "RAM logic \"pure_numbers:sayi_hafiza\|two\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "two" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:sayi_hafiza\|three " "RAM logic \"pure_numbers:sayi_hafiza\|three\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "three" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:sayi_hafiza\|four " "RAM logic \"pure_numbers:sayi_hafiza\|four\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "four" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:sayi_hafiza\|five " "RAM logic \"pure_numbers:sayi_hafiza\|five\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "five" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:sayi_hafiza\|six " "RAM logic \"pure_numbers:sayi_hafiza\|six\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "six" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:sayi_hafiza\|seven " "RAM logic \"pure_numbers:sayi_hafiza\|seven\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "seven" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:sayi_hafiza\|eight " "RAM logic \"pure_numbers:sayi_hafiza\|eight\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "eight" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pure_numbers:sayi_hafiza\|nine " "RAM logic \"pure_numbers:sayi_hafiza\|nine\" is uninferred due to asynchronous read logic" {  } { { "pure_numbers.v" "nine" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/pure_numbers.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1657104482004 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1657104482004 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482016 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram1_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram1_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482030 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram2_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram2_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482044 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram3_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram3_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482057 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram4_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram4_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482071 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram5_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram5_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482084 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram6_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram6_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482096 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram7_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram7_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482115 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram8_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram8_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482135 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram9_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram9_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482156 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram10_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram10_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482174 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram11_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram11_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482196 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram12_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram12_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482217 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram13_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram13_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482242 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram14_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram14_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482275 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram15_colored_numbers_e6157066.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram15_colored_numbers_e6157066.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482300 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_pure_numbers_fda1de4c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_pure_numbers_fda1de4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482313 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram1_pure_numbers_fda1de4c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram1_pure_numbers_fda1de4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482321 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram2_pure_numbers_fda1de4c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram2_pure_numbers_fda1de4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482331 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram3_pure_numbers_fda1de4c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram3_pure_numbers_fda1de4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482338 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram4_pure_numbers_fda1de4c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram4_pure_numbers_fda1de4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482346 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram5_pure_numbers_fda1de4c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram5_pure_numbers_fda1de4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482353 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram6_pure_numbers_fda1de4c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram6_pure_numbers_fda1de4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482362 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram7_pure_numbers_fda1de4c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram7_pure_numbers_fda1de4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482372 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram8_pure_numbers_fda1de4c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram8_pure_numbers_fda1de4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482381 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 135 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram9_pure_numbers_fda1de4c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (135) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram9_pure_numbers_fda1de4c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482388 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 76800 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_deneme4_881d0b90.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (76800) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_deneme4_881d0b90.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104482851 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 76800 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_deneme3_881d0baf.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (76800) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_deneme3_881d0baf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104483458 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 76800 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_deneme2_881d0bae.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (76800) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_deneme2_881d0bae.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104484065 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 76800 C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_deneme_c87297b0.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (76800) in the Memory Initialization File \"C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/TermProject.ram0_deneme_c87297b0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1657104484670 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "31 " "Inferred 31 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div7\"" {  } { { "table_printer.v" "Div7" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div6\"" {  } { { "table_printer.v" "Div6" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div8\"" {  } { { "table_printer.v" "Div8" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod3\"" {  } { { "table_printer.v" "Mod3" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod4\"" {  } { { "table_printer.v" "Mod4" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod5\"" {  } { { "table_printer.v" "Mod5" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div0\"" {  } { { "table_printer.v" "Div0" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div1\"" {  } { { "table_printer.v" "Div1" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div2\"" {  } { { "table_printer.v" "Div2" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div10\"" {  } { { "table_printer.v" "Div10" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div9\"" {  } { { "table_printer.v" "Div9" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div11\"" {  } { { "table_printer.v" "Div11" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod6\"" {  } { { "table_printer.v" "Mod6" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod7\"" {  } { { "table_printer.v" "Mod7" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod8\"" {  } { { "table_printer.v" "Mod8" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div4\"" {  } { { "table_printer.v" "Div4" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div3\"" {  } { { "table_printer.v" "Div3" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div5\"" {  } { { "table_printer.v" "Div5" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod0\"" {  } { { "table_printer.v" "Mod0" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod1\"" {  } { { "table_printer.v" "Mod1" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod2\"" {  } { { "table_printer.v" "Mod2" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div13\"" {  } { { "table_printer.v" "Div13" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 199 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div12\"" {  } { { "table_printer.v" "Div12" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Div14\"" {  } { { "table_printer.v" "Div14" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod9\"" {  } { { "table_printer.v" "Mod9" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod10\"" {  } { { "table_printer.v" "Mod10" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod11\"" {  } { { "table_printer.v" "Mod11" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 185 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod12\"" {  } { { "table_printer.v" "Mod12" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 213 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod13\"" {  } { { "table_printer.v" "Mod13" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "table_printer:comb_64\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"table_printer:comb_64\|Mod14\"" {  } { { "table_printer.v" "Mod14" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 221 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "print.v" "Mod0" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539377 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1657105539377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "table_printer:comb_64\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"table_printer:comb_64\|lpm_divide:Div7\"" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "table_printer:comb_64\|lpm_divide:Div7 " "Instantiated megafunction \"table_printer:comb_64\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539469 ""}  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1657105539469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657105539540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657105539540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657105539558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657105539558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657105539600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657105539600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "table_printer:comb_64\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"table_printer:comb_64\|lpm_divide:Mod3\"" {  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "table_printer:comb_64\|lpm_divide:Mod3 " "Instantiated megafunction \"table_printer:comb_64\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539651 ""}  } { { "table_printer.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/table_printer.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1657105539651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657105539706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657105539706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657105539723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657105539723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657105539742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657105539742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 194 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105539939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1657105539939 ""}  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 194 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1657105539939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657105539989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657105539989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657105540007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657105540007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657105540031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657105540031 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1657105545837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_out\[0\] GND " "Pin \"R_out\[0\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|R_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_out\[1\] GND " "Pin \"R_out\[1\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|R_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_out\[2\] GND " "Pin \"R_out\[2\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|R_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_out\[3\] GND " "Pin \"R_out\[3\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|R_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_out\[4\] GND " "Pin \"R_out\[4\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|R_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_out\[0\] GND " "Pin \"B_out\[0\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|B_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_out\[1\] GND " "Pin \"B_out\[1\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|B_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_out\[2\] GND " "Pin \"B_out\[2\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|B_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_out\[3\] GND " "Pin \"B_out\[3\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|B_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_out\[4\] GND " "Pin \"B_out\[4\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|B_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_out\[5\] GND " "Pin \"B_out\[5\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|B_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_out\[0\] GND " "Pin \"G_out\[0\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|G_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_out\[1\] GND " "Pin \"G_out\[1\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|G_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_out\[2\] GND " "Pin \"G_out\[2\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|G_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_out\[3\] GND " "Pin \"G_out\[3\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|G_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_out\[4\] GND " "Pin \"G_out\[4\]\" is stuck at GND" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1657105619480 "|print|G_out[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1657105619479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1657105624341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/output_files/TermProject.map.smsg " "Generated suppressed messages file C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/output_files/TermProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1657105639681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1657105640807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105640807 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "print.v" "" { Text "C:/Users/AferOlkay/Desktop/EE314-Project_FINALIZED/print.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1657105642330 "|print|button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1657105642330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19367 " "Implemented 19367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1657105642388 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1657105642388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19331 " "Implemented 19331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1657105642388 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1657105642388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1657105642388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 342 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 342 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5151 " "Peak virtual memory: 5151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657105642466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 14:07:22 2022 " "Processing ended: Wed Jul 06 14:07:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657105642466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:21:51 " "Elapsed time: 00:21:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657105642466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:21:48 " "Total CPU time (on all processors): 00:21:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657105642466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1657105642466 ""}
