
AVRASM ver. 2.1.30  D:\03 TEST\CodeVisionAVR\baochay\Debug\List\baochay.asm Thu Sep 05 17:10:05 2019

D:\03 TEST\CodeVisionAVR\baochay\Debug\List\baochay.asm(1086): warning: Register r4 already defined by the .DEF directive
D:\03 TEST\CodeVisionAVR\baochay\Debug\List\baochay.asm(1087): warning: Register r3 already defined by the .DEF directive
D:\03 TEST\CodeVisionAVR\baochay\Debug\List\baochay.asm(1088): warning: Register r6 already defined by the .DEF directive
D:\03 TEST\CodeVisionAVR\baochay\Debug\List\baochay.asm(1089): warning: Register r5 already defined by the .DEF directive
D:\03 TEST\CodeVisionAVR\baochay\Debug\List\baochay.asm(1090): warning: Register r8 already defined by the .DEF directive
D:\03 TEST\CodeVisionAVR\baochay\Debug\List\baochay.asm(1091): warning: Register r7 already defined by the .DEF directive
D:\03 TEST\CodeVisionAVR\baochay\Debug\List\baochay.asm(1092): warning: Register r10 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _i=R4
                 	.DEF _rx_wr_index=R3
                 	.DEF _rx_rd_index=R6
                 	.DEF _rx_counter=R5
                 	.DEF _tx_wr_index=R8
                 	.DEF _tx_rd_index=R7
                 	.DEF _tx_counter=R10
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c036      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 c0a9      	RJMP _timer2_ovf_isr
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 c0a3      	RJMP _timer0_ovf_isr
00000a cff5      	RJMP 0x00
00000b c057      	RJMP _usart_rx_isr
00000c cff3      	RJMP 0x00
00000d c070      	RJMP _usart_tx_isr
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G100:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00001c 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00001d 0000
00001e 0000      	.DB  0x0,0x0,0x0,0x0
00001f 0000
000020 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x0:
000021 7461
000022 0a0d
000023 6100
000024 6574      	.DB  0x61,0x74,0xD,0xA,0x0,0x61,0x74,0x65
000025 0d31
000026 000a
000027 7461
000028 3064      	.DB  0x31,0xD,0xA,0x0,0x61,0x74,0x64,0x30
000029 3739
00002a 3132
00002b 3435
00002c 3039      	.DB  0x39,0x37,0x32,0x31,0x35,0x34,0x39,0x30
00002d 3b31
00002e 0a0d
D:\03 TEST\CodeVisionAVR\baochay\Debug\List\baochay.asm(1140): warning: .cseg .db misalignment - padding zero byte
00002f 0000      	.DB  0x31,0x3B,0xD,0xA,0x0
                 
                 __GLOBAL_INI_TBL:
000030 0001      	.DW  0x01
000031 0002      	.DW  0x02
000032 0038      	.DW  __REG_BIT_VARS*2
                 
000033 0008      	.DW  0x08
000034 0003      	.DW  0x03
000035 003a      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000036 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000037 94f8      	CLI
000038 27ee      	CLR  R30
000039 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003a e0f1      	LDI  R31,1
00003b bffb      	OUT  GICR,R31
00003c bfeb      	OUT  GICR,R30
00003d bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003e e08d      	LDI  R24,(14-2)+1
00003f e0a2      	LDI  R26,2
000040 27bb      	CLR  R27
                 __CLEAR_REG:
000041 93ed      	ST   X+,R30
000042 958a      	DEC  R24
000043 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000044 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000045 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000046 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000047 93ed      	ST   X+,R30
000048 9701      	SBIW R24,1
000049 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004a e6e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004c 9185      	LPM  R24,Z+
00004d 9195      	LPM  R25,Z+
00004e 9700      	SBIW R24,0
00004f f061      	BREQ __GLOBAL_INI_END
000050 91a5      	LPM  R26,Z+
000051 91b5      	LPM  R27,Z+
000052 9005      	LPM  R0,Z+
000053 9015      	LPM  R1,Z+
000054 01bf      	MOVW R22,R30
000055 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000056 9005      	LPM  R0,Z+
000057 920d      	ST   X+,R0
000058 9701      	SBIW R24,1
000059 f7e1      	BRNE __GLOBAL_INI_LOOP
00005a 01fb      	MOVW R30,R22
00005b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005c e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005d bfed      	OUT  SPL,R30
00005e e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000060 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000061 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000062 c04c      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : bao_chay
                 ;Version : 01
                 ;Date    : 9/5/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;báo cháy 5 cap do
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;
                 ;char  i;
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 8
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 003C {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
000063 d1e2      	RCALL SUBOPT_0x0
                 ; 0000 003D char status,data;
                 ; 0000 003E status=UCSRA;
000064 d238      	RCALL __SAVELOCR2
                 ;	status -> R17
                 ;	data -> R16
000065 b11b      	IN   R17,11
                 ; 0000 003F data=UDR;
000066 b10c      	IN   R16,12
                 ; 0000 0040 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000067 2fe1      	MOV  R30,R17
000068 71ec      	ANDI R30,LOW(0x1C)
000069 f489      	BRNE _0x3
                 ; 0000 0041    {
                 ; 0000 0042    rx_buffer[rx_wr_index++]=data;
00006a 2de3      	MOV  R30,R3
00006b 9433      	INC  R3
00006c e0f0      	LDI  R31,0
00006d 5ae0      	SUBI R30,LOW(-_rx_buffer)
00006e 4ffe      	SBCI R31,HIGH(-_rx_buffer)
00006f 8300      	ST   Z,R16
                 ; 0000 0043 #if RX_BUFFER_SIZE == 256
                 ; 0000 0044    // special case for receiver buffer size=256
                 ; 0000 0045    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0046 #else
                 ; 0000 0047    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
000070 e0e8      	LDI  R30,LOW(8)
000071 15e3      	CP   R30,R3
000072 f409      	BRNE _0x4
000073 2433      	CLR  R3
                 ; 0000 0048    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
000074 9453      	INC  R5
000075 e0e8      	LDI  R30,LOW(8)
000076 15e5      	CP   R30,R5
000077 f419      	BRNE _0x5
                 ; 0000 0049       {
                 ; 0000 004A       rx_counter=0;
000078 2455      	CLR  R5
                 ; 0000 004B       rx_buffer_overflow=1;
000079 9468      	SET
00007a f820      	BLD  R2,0
                 ; 0000 004C       }
                 ; 0000 004D #endif
                 ; 0000 004E    }
                 _0x5:
                 ; 0000 004F }
                 _0x3:
00007b 9109      	LD   R16,Y+
00007c 9119      	LD   R17,Y+
00007d c00f      	RJMP _0x18
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0056 {
                 ; 0000 0057 char data;
                 ; 0000 0058 while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 0059 data=rx_buffer[rx_rd_index++];
                 ; 0000 005A #if RX_BUFFER_SIZE != 256
                 ; 0000 005B if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 005C #endif
                 ; 0000 005D #asm("cli")
                 ; 0000 005E --rx_counter;
                 ; 0000 005F #asm("sei")
                 ; 0000 0060 return data;
                 ; 0000 0061 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 8
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index=0,tx_rd_index=0;
                 ;#else
                 ;unsigned int tx_wr_index=0,tx_rd_index=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE < 256
                 ;unsigned char tx_counter=0;
                 ;#else
                 ;unsigned int tx_counter=0;
                 ;#endif
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 0077 {
                 _usart_tx_isr:
                 ; .FSTART _usart_tx_isr
00007e d1c7      	RCALL SUBOPT_0x0
                 ; 0000 0078 if (tx_counter)
00007f 20aa      	TST  R10
000080 f061      	BREQ _0xA
                 ; 0000 0079    {
                 ; 0000 007A    --tx_counter;
000081 94aa      	DEC  R10
                 ; 0000 007B    UDR=tx_buffer[tx_rd_index++];
000082 2de7      	MOV  R30,R7
000083 9473      	INC  R7
000084 e0f0      	LDI  R31,0
000085 59e8      	SUBI R30,LOW(-_tx_buffer)
000086 4ffe      	SBCI R31,HIGH(-_tx_buffer)
000087 81e0      	LD   R30,Z
000088 b9ec      	OUT  0xC,R30
                 ; 0000 007C #if TX_BUFFER_SIZE != 256
                 ; 0000 007D    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
000089 e0e8      	LDI  R30,LOW(8)
00008a 15e7      	CP   R30,R7
00008b f409      	BRNE _0xB
00008c 2477      	CLR  R7
                 ; 0000 007E #endif
                 ; 0000 007F    }
                 _0xB:
                 ; 0000 0080 }
                 _0xA:
                 _0x18:
00008d 91e9      	LD   R30,Y+
00008e bfef      	OUT  SREG,R30
00008f 91f9      	LD   R31,Y+
000090 91e9      	LD   R30,Y+
000091 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0087 {
                 _putchar:
                 ; .FSTART _putchar
                 ; 0000 0088 while (tx_counter == TX_BUFFER_SIZE);
000092 93aa      	ST   -Y,R26
                 ;	c -> Y+0
                 _0xC:
000093 e0e8      	LDI  R30,LOW(8)
000094 15ea      	CP   R30,R10
000095 f3e9      	BREQ _0xC
                 ; 0000 0089 #asm("cli")
000096 94f8      	cli
                 ; 0000 008A if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
000097 20aa      	TST  R10
000098 f411      	BRNE _0x10
000099 995d      	SBIC 0xB,5
00009a c00d      	RJMP _0xF
                 _0x10:
                 ; 0000 008B    {
                 ; 0000 008C    tx_buffer[tx_wr_index++]=c;
00009b 2de8      	MOV  R30,R8
00009c 9483      	INC  R8
00009d e0f0      	LDI  R31,0
00009e 59e8      	SUBI R30,LOW(-_tx_buffer)
00009f 4ffe      	SBCI R31,HIGH(-_tx_buffer)
0000a0 81a8      	LD   R26,Y
0000a1 83a0      	STD  Z+0,R26
                 ; 0000 008D #if TX_BUFFER_SIZE != 256
                 ; 0000 008E    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
0000a2 e0e8      	LDI  R30,LOW(8)
0000a3 15e8      	CP   R30,R8
0000a4 f409      	BRNE _0x12
0000a5 2488      	CLR  R8
                 ; 0000 008F #endif
                 ; 0000 0090    ++tx_counter;
                 _0x12:
0000a6 94a3      	INC  R10
                 ; 0000 0091    }
                 ; 0000 0092 else
0000a7 c002      	RJMP _0x13
                 _0xF:
                 ; 0000 0093    UDR=c;
0000a8 81e8      	LD   R30,Y
0000a9 b9ec      	OUT  0xC,R30
                 ; 0000 0094 #asm("sei")
                 _0x13:
0000aa 9478      	sei
                 ; 0000 0095 }
0000ab 9621      	ADIW R28,1
0000ac 9508      	RET
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 009F {
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
                 ; 0000 00A0 // Place your code here
                 ; 0000 00A1 
                 ; 0000 00A2 }
0000ad 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer2 overflow interrupt service routine
                 ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 00A6 {
                 _timer2_ovf_isr:
                 ; .FSTART _timer2_ovf_isr
                 ; 0000 00A7 // Place your code here
                 ; 0000 00A8 
                 ; 0000 00A9 }
0000ae 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 00AC {
                 _main:
                 ; .FSTART _main
                 ; 0000 00AD // Declare your local variables here
                 ; 0000 00AE 
                 ; 0000 00AF // Input/Output Ports initialization
                 ; 0000 00B0 // Port B initialization
                 ; 0000 00B1 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00B2 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000af e0e0      	LDI  R30,LOW(0)
0000b0 bbe7      	OUT  0x17,R30
                 ; 0000 00B3 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00B4 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000b1 bbe8      	OUT  0x18,R30
                 ; 0000 00B5 
                 ; 0000 00B6 // Port C initialization
                 ; 0000 00B7 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=Out
                 ; 0000 00B8 DDRC=(0<<DDC6) | (1<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (1<<DDC0);
0000b2 e2e1      	LDI  R30,LOW(33)
0000b3 bbe4      	OUT  0x14,R30
                 ; 0000 00B9 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=0
                 ; 0000 00BA PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000b4 e0e0      	LDI  R30,LOW(0)
0000b5 bbe5      	OUT  0x15,R30
                 ; 0000 00BB 
                 ; 0000 00BC // Port D initialization
                 ; 0000 00BD // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00BE DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000b6 bbe1      	OUT  0x11,R30
                 ; 0000 00BF // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00C0 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000b7 bbe2      	OUT  0x12,R30
                 ; 0000 00C1 
                 ; 0000 00C2 // Timer/Counter 0 initialization
                 ; 0000 00C3 // Clock source: System Clock
                 ; 0000 00C4 // Clock value: 1000.000 kHz
                 ; 0000 00C5 TCCR0=(0<<CS02) | (1<<CS01) | (0<<CS00);
0000b8 e0e2      	LDI  R30,LOW(2)
0000b9 bfe3      	OUT  0x33,R30
                 ; 0000 00C6 TCNT0=0x00;
0000ba e0e0      	LDI  R30,LOW(0)
0000bb bfe2      	OUT  0x32,R30
                 ; 0000 00C7 
                 ; 0000 00C8 // Timer/Counter 1 initialization
                 ; 0000 00C9 // Clock source: System Clock
                 ; 0000 00CA // Clock value: Timer1 Stopped
                 ; 0000 00CB // Mode: Normal top=0xFFFF
                 ; 0000 00CC // OC1A output: Disconnected
                 ; 0000 00CD // OC1B output: Disconnected
                 ; 0000 00CE // Noise Canceler: Off
                 ; 0000 00CF // Input Capture on Falling Edge
                 ; 0000 00D0 // Timer1 Overflow Interrupt: Off
                 ; 0000 00D1 // Input Capture Interrupt: Off
                 ; 0000 00D2 // Compare A Match Interrupt: Off
                 ; 0000 00D3 // Compare B Match Interrupt: Off
                 ; 0000 00D4 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000bc bdef      	OUT  0x2F,R30
                 ; 0000 00D5 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000bd bdee      	OUT  0x2E,R30
                 ; 0000 00D6 TCNT1H=0x00;
0000be bded      	OUT  0x2D,R30
                 ; 0000 00D7 TCNT1L=0x00;
0000bf bdec      	OUT  0x2C,R30
                 ; 0000 00D8 ICR1H=0x00;
0000c0 bde7      	OUT  0x27,R30
                 ; 0000 00D9 ICR1L=0x00;
0000c1 bde6      	OUT  0x26,R30
                 ; 0000 00DA OCR1AH=0x00;
0000c2 bdeb      	OUT  0x2B,R30
                 ; 0000 00DB OCR1AL=0x00;
0000c3 bdea      	OUT  0x2A,R30
                 ; 0000 00DC OCR1BH=0x00;
0000c4 bde9      	OUT  0x29,R30
                 ; 0000 00DD OCR1BL=0x00;
0000c5 bde8      	OUT  0x28,R30
                 ; 0000 00DE 
                 ; 0000 00DF // Timer/Counter 2 initialization
                 ; 0000 00E0 // Clock source: System Clock
                 ; 0000 00E1 // Clock value: 1000.000 kHz
                 ; 0000 00E2 // Mode: Normal top=0xFF
                 ; 0000 00E3 // OC2 output: Disconnected
                 ; 0000 00E4 // Timer Period: 0.256 ms
                 ; 0000 00E5 ASSR=0<<AS2;
0000c6 bde2      	OUT  0x22,R30
                 ; 0000 00E6 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (1<<CS21) | (0<<CS20);
0000c7 e0e2      	LDI  R30,LOW(2)
0000c8 bde5      	OUT  0x25,R30
                 ; 0000 00E7 TCNT2=0x00;
0000c9 e0e0      	LDI  R30,LOW(0)
0000ca bde4      	OUT  0x24,R30
                 ; 0000 00E8 OCR2=0x00;
0000cb bde3      	OUT  0x23,R30
                 ; 0000 00E9 
                 ; 0000 00EA // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00EB TIMSK=(0<<OCIE2) | (1<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (1<<TOIE0);
0000cc e4e1      	LDI  R30,LOW(65)
0000cd bfe9      	OUT  0x39,R30
                 ; 0000 00EC 
                 ; 0000 00ED // External Interrupt(s) initialization
                 ; 0000 00EE // INT0: Off
                 ; 0000 00EF // INT1: Off
                 ; 0000 00F0 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000ce e0e0      	LDI  R30,LOW(0)
0000cf bfe5      	OUT  0x35,R30
                 ; 0000 00F1 
                 ; 0000 00F2 // USART initialization
                 ; 0000 00F3 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00F4 // USART Receiver: On
                 ; 0000 00F5 // USART Transmitter: On
                 ; 0000 00F6 // USART Mode: Asynchronous
                 ; 0000 00F7 // USART Baud Rate: 9600
                 ; 0000 00F8 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000d0 b9eb      	OUT  0xB,R30
                 ; 0000 00F9 UCSRB=(1<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000d1 ede8      	LDI  R30,LOW(216)
0000d2 b9ea      	OUT  0xA,R30
                 ; 0000 00FA UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000d3 e8e6      	LDI  R30,LOW(134)
0000d4 bde0      	OUT  0x20,R30
                 ; 0000 00FB UBRRH=0x00;
0000d5 e0e0      	LDI  R30,LOW(0)
0000d6 bde0      	OUT  0x20,R30
                 ; 0000 00FC UBRRL=0x33;
0000d7 e3e3      	LDI  R30,LOW(51)
0000d8 b9e9      	OUT  0x9,R30
                 ; 0000 00FD 
                 ; 0000 00FE // Analog Comparator initialization
                 ; 0000 00FF // Analog Comparator: Off
                 ; 0000 0100 // The Analog Comparator's positive input is
                 ; 0000 0101 // connected to the AIN0 pin
                 ; 0000 0102 // The Analog Comparator's negative input is
                 ; 0000 0103 // connected to the AIN1 pin
                 ; 0000 0104 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000d9 e8e0      	LDI  R30,LOW(128)
0000da b9e8      	OUT  0x8,R30
                 ; 0000 0105 SFIOR=(0<<ACME);
0000db e0e0      	LDI  R30,LOW(0)
0000dc bfe0      	OUT  0x30,R30
                 ; 0000 0106 
                 ; 0000 0107 // ADC initialization
                 ; 0000 0108 // ADC disabled
                 ; 0000 0109 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000dd b9e6      	OUT  0x6,R30
                 ; 0000 010A 
                 ; 0000 010B // SPI initialization
                 ; 0000 010C // SPI disabled
                 ; 0000 010D SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000de b9ed      	OUT  0xD,R30
                 ; 0000 010E 
                 ; 0000 010F // TWI initialization
                 ; 0000 0110 // TWI disabled
                 ; 0000 0111 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000df bfe6      	OUT  0x36,R30
                 ; 0000 0112 
                 ; 0000 0113 // Global enable interrupts
                 ; 0000 0114 #asm("sei")
0000e0 9478      	sei
                 ; 0000 0115       printf("at\r\n");
                +
0000e1 e4e2     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
0000e2 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
0000e3 d167      	RCALL SUBOPT_0x1
                 ; 0000 0116       delay_ms(3000);
                 ; 0000 0117       printf("ate1\r\n");
                +
0000e4 e4e7     +LDI R30 , LOW ( 2 * _0x0 + ( 5 ) )
0000e5 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 5 ) )
                 	__POINTW1FN _0x0,5
0000e6 d164      	RCALL SUBOPT_0x1
                 ; 0000 0118       delay_ms(3000);
                 ; 0000 0119       printf("atd0972154901;\r\n");
                +
0000e7 e4ee     +LDI R30 , LOW ( 2 * _0x0 + ( 12 ) )
0000e8 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 12 ) )
                 	__POINTW1FN _0x0,12
0000e9 d161      	RCALL SUBOPT_0x1
                 ; 0000 011A       delay_ms(3000);
                 ; 0000 011B while (1)
                 _0x14:
                 ; 0000 011C       {
                 ; 0000 011D 
                 ; 0000 011E 
                 ; 0000 011F 
                 ; 0000 0120 //      i= getchar();
                 ; 0000 0121 //      putchar(i);
                 ; 0000 0122 //      PORTC.5 = 1;
                 ; 0000 0123 //      putchar('s');
                 ; 0000 0124 //      delay_ms(1000);
                 ; 0000 0125 //      PORTC.5 = 0;
                 ; 0000 0126 //      printf("tat");
                 ; 0000 0127 //      delay_ms(1000);
                 ; 0000 0128 //      for(i='0'; i<='z'; i++)
                 ; 0000 0129 //      {
                 ; 0000 012A //
                 ; 0000 012B ////       putchar(i);
                 ; 0000 012C //       printf("chu can in: %c\r\n",i);
                 ; 0000 012D //      }
                 ; 0000 012E //      putchar('\r');
                 ; 0000 012F //      putchar('\n');
                 ; 0000 0130 //       delay_ms(1000);
                 ; 0000 0131       }
0000ea cfff      	RJMP _0x14
                 ; 0000 0132 }
                 _0x17:
0000eb cfff      	RJMP _0x17
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_usart_G100:
                 ; .FSTART _put_usart_G100
0000ec d166      	RCALL SUBOPT_0x2
0000ed 81aa      	LDD  R26,Y+2
0000ee dfa3      	RCALL _putchar
0000ef 81a8      	LD   R26,Y
0000f0 81b9      	LDD  R27,Y+1
0000f1 91ed      	LD   R30,X+
0000f2 91fd      	LD   R31,X+
0000f3 9631      	ADIW R30,1
0000f4 93fe      	ST   -X,R31
0000f5 93ee      	ST   -X,R30
0000f6 9623      	ADIW R28,3
0000f7 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
0000f8 d15a      	RCALL SUBOPT_0x2
0000f9 9726      	SBIW R28,6
0000fa d19e      	RCALL __SAVELOCR6
0000fb e010      	LDI  R17,0
0000fc 85ac      	LDD  R26,Y+12
0000fd 85bd      	LDD  R27,Y+12+1
0000fe e0e0      	LDI  R30,LOW(0)
0000ff e0f0      	LDI  R31,HIGH(0)
000100 93ed      	ST   X+,R30
000101 93fc      	ST   X,R31
                 _0x2000016:
000102 89ea      	LDD  R30,Y+18
000103 89fb      	LDD  R31,Y+18+1
000104 9631      	ADIW R30,1
000105 8bea      	STD  Y+18,R30
000106 8bfb      	STD  Y+18+1,R31
000107 9731      	SBIW R30,1
000108 91e4      	LPM  R30,Z
000109 2f2e      	MOV  R18,R30
00010a 30e0      	CPI  R30,0
00010b f409      	BRNE PC+2
00010c c0fc      	RJMP _0x2000018
00010d 2fe1      	MOV  R30,R17
00010e 30e0      	CPI  R30,0
00010f f431      	BRNE _0x200001C
000110 3225      	CPI  R18,37
000111 f411      	BRNE _0x200001D
000112 e011      	LDI  R17,LOW(1)
000113 c001      	RJMP _0x200001E
                 _0x200001D:
000114 d141      	RCALL SUBOPT_0x3
                 _0x200001E:
000115 c0f2      	RJMP _0x200001B
                 _0x200001C:
000116 30e1      	CPI  R30,LOW(0x1)
000117 f4a1      	BRNE _0x200001F
000118 3225      	CPI  R18,37
000119 f411      	BRNE _0x2000020
00011a d13b      	RCALL SUBOPT_0x3
00011b c0eb      	RJMP _0x20000CC
                 _0x2000020:
00011c e012      	LDI  R17,LOW(2)
00011d e040      	LDI  R20,LOW(0)
00011e e000      	LDI  R16,LOW(0)
00011f 322d      	CPI  R18,45
000120 f411      	BRNE _0x2000021
000121 e001      	LDI  R16,LOW(1)
000122 c0e5      	RJMP _0x200001B
                 _0x2000021:
000123 322b      	CPI  R18,43
000124 f411      	BRNE _0x2000022
000125 e24b      	LDI  R20,LOW(43)
000126 c0e1      	RJMP _0x200001B
                 _0x2000022:
000127 3220      	CPI  R18,32
000128 f411      	BRNE _0x2000023
000129 e240      	LDI  R20,LOW(32)
00012a c0dd      	RJMP _0x200001B
                 _0x2000023:
00012b c002      	RJMP _0x2000024
                 _0x200001F:
00012c 30e2      	CPI  R30,LOW(0x2)
00012d f439      	BRNE _0x2000025
                 _0x2000024:
00012e e050      	LDI  R21,LOW(0)
00012f e013      	LDI  R17,LOW(3)
000130 3320      	CPI  R18,48
000131 f411      	BRNE _0x2000026
000132 6800      	ORI  R16,LOW(128)
000133 c0d4      	RJMP _0x200001B
                 _0x2000026:
000134 c003      	RJMP _0x2000027
                 _0x2000025:
000135 30e3      	CPI  R30,LOW(0x3)
000136 f009      	BREQ PC+2
000137 c0d0      	RJMP _0x200001B
                 _0x2000027:
000138 3320      	CPI  R18,48
000139 f010      	BRLO _0x200002A
00013a 332a      	CPI  R18,58
00013b f008      	BRLO _0x200002B
                 _0x200002A:
00013c c007      	RJMP _0x2000029
                 _0x200002B:
00013d e0aa      	LDI  R26,LOW(10)
00013e 9f5a      	MUL  R21,R26
00013f 2d50      	MOV  R21,R0
000140 2fe2      	MOV  R30,R18
000141 53e0      	SUBI R30,LOW(48)
000142 0f5e      	ADD  R21,R30
000143 c0c4      	RJMP _0x200001B
                 _0x2000029:
000144 2fe2      	MOV  R30,R18
000145 36e3      	CPI  R30,LOW(0x63)
000146 f439      	BRNE _0x200002F
000147 d115      	RCALL SUBOPT_0x4
000148 d117      	RCALL SUBOPT_0x5
000149 d113      	RCALL SUBOPT_0x4
00014a 81a4      	LDD  R26,Z+4
00014b 93aa      	ST   -Y,R26
00014c d117      	RCALL SUBOPT_0x6
00014d c0b9      	RJMP _0x2000030
                 _0x200002F:
00014e 37e3      	CPI  R30,LOW(0x73)
00014f f429      	BRNE _0x2000032
000150 d119      	RCALL SUBOPT_0x7
000151 d11a      	RCALL SUBOPT_0x8
000152 d0dc      	RCALL _strlen
000153 2f1e      	MOV  R17,R30
000154 c007      	RJMP _0x2000033
                 _0x2000032:
000155 37e0      	CPI  R30,LOW(0x70)
000156 f449      	BRNE _0x2000035
000157 d112      	RCALL SUBOPT_0x7
000158 d113      	RCALL SUBOPT_0x8
000159 d0e0      	RCALL _strlenf
00015a 2f1e      	MOV  R17,R30
00015b 6008      	ORI  R16,LOW(8)
                 _0x2000033:
00015c 6002      	ORI  R16,LOW(2)
00015d 770f      	ANDI R16,LOW(127)
00015e e030      	LDI  R19,LOW(0)
00015f c02d      	RJMP _0x2000036
                 _0x2000035:
000160 36e4      	CPI  R30,LOW(0x64)
000161 f011      	BREQ _0x2000039
000162 36e9      	CPI  R30,LOW(0x69)
000163 f411      	BRNE _0x200003A
                 _0x2000039:
000164 6004      	ORI  R16,LOW(4)
000165 c002      	RJMP _0x200003B
                 _0x200003A:
000166 37e5      	CPI  R30,LOW(0x75)
000167 f429      	BRNE _0x200003C
                 _0x200003B:
000168 e2e6      	LDI  R30,LOW(_tbl10_G100*2)
000169 e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
00016a d10a      	RCALL SUBOPT_0x9
00016b e015      	LDI  R17,LOW(5)
00016c c00b      	RJMP _0x200003D
                 _0x200003C:
00016d 35e8      	CPI  R30,LOW(0x58)
00016e f411      	BRNE _0x200003F
00016f 6008      	ORI  R16,LOW(8)
000170 c003      	RJMP _0x2000040
                 _0x200003F:
000171 37e8      	CPI  R30,LOW(0x78)
000172 f009      	BREQ PC+2
000173 c093      	RJMP _0x2000071
                 _0x2000040:
000174 e3e0      	LDI  R30,LOW(_tbl16_G100*2)
000175 e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
000176 d0fe      	RCALL SUBOPT_0x9
000177 e014      	LDI  R17,LOW(4)
                 _0x200003D:
000178 ff02      	SBRS R16,2
000179 c011      	RJMP _0x2000042
00017a d0ef      	RCALL SUBOPT_0x7
00017b d0fc      	RCALL SUBOPT_0xA
00017c 85ab      	LDD  R26,Y+11
00017d 23aa      	TST  R26
00017e f432      	BRPL _0x2000043
00017f 85ea      	LDD  R30,Y+10
000180 85fb      	LDD  R31,Y+10+1
000181 d10b      	RCALL __ANEGW1
000182 87ea      	STD  Y+10,R30
000183 87fb      	STD  Y+10+1,R31
000184 e24d      	LDI  R20,LOW(45)
                 _0x2000043:
000185 3040      	CPI  R20,0
000186 f011      	BREQ _0x2000044
000187 5f1f      	SUBI R17,-LOW(1)
000188 c001      	RJMP _0x2000045
                 _0x2000044:
000189 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
00018a c002      	RJMP _0x2000046
                 _0x2000042:
00018b d0de      	RCALL SUBOPT_0x7
00018c d0eb      	RCALL SUBOPT_0xA
                 _0x2000046:
                 _0x2000036:
00018d fd00      	SBRC R16,0
00018e c010      	RJMP _0x2000047
                 _0x2000048:
00018f 1715      	CP   R17,R21
000190 f470      	BRSH _0x200004A
000191 ff07      	SBRS R16,7
000192 c008      	RJMP _0x200004B
000193 ff02      	SBRS R16,2
000194 c004      	RJMP _0x200004C
000195 7f0b      	ANDI R16,LOW(251)
000196 2f24      	MOV  R18,R20
000197 5011      	SUBI R17,LOW(1)
000198 c001      	RJMP _0x200004D
                 _0x200004C:
000199 e320      	LDI  R18,LOW(48)
                 _0x200004D:
00019a c001      	RJMP _0x200004E
                 _0x200004B:
00019b e220      	LDI  R18,LOW(32)
                 _0x200004E:
00019c d0b9      	RCALL SUBOPT_0x3
00019d 5051      	SUBI R21,LOW(1)
00019e cff0      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
00019f 2f31      	MOV  R19,R17
0001a0 ff01      	SBRS R16,1
0001a1 c015      	RJMP _0x200004F
                 _0x2000050:
0001a2 3030      	CPI  R19,0
0001a3 f091      	BREQ _0x2000052
0001a4 ff03      	SBRS R16,3
0001a5 c005      	RJMP _0x2000053
0001a6 81ee      	LDD  R30,Y+6
0001a7 81ff      	LDD  R31,Y+6+1
0001a8 9125      	LPM  R18,Z+
0001a9 d0cb      	RCALL SUBOPT_0x9
0001aa c005      	RJMP _0x2000054
                 _0x2000053:
0001ab 81ae      	LDD  R26,Y+6
0001ac 81bf      	LDD  R27,Y+6+1
0001ad 912d      	LD   R18,X+
0001ae 83ae      	STD  Y+6,R26
0001af 83bf      	STD  Y+6+1,R27
                 _0x2000054:
0001b0 d0a5      	RCALL SUBOPT_0x3
0001b1 3050      	CPI  R21,0
0001b2 f009      	BREQ _0x2000055
0001b3 5051      	SUBI R21,LOW(1)
                 _0x2000055:
0001b4 5031      	SUBI R19,LOW(1)
0001b5 cfec      	RJMP _0x2000050
                 _0x2000052:
0001b6 c047      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
0001b7 e320      	LDI  R18,LOW(48)
0001b8 81ee      	LDD  R30,Y+6
0001b9 81ff      	LDD  R31,Y+6+1
0001ba d0da      	RCALL __GETW1PF
0001bb 87e8      	STD  Y+8,R30
0001bc 87f9      	STD  Y+8+1,R31
0001bd 81ee      	LDD  R30,Y+6
0001be 81ff      	LDD  R31,Y+6+1
0001bf 9632      	ADIW R30,2
0001c0 d0b4      	RCALL SUBOPT_0x9
                 _0x200005A:
0001c1 85e8      	LDD  R30,Y+8
0001c2 85f9      	LDD  R31,Y+8+1
0001c3 85aa      	LDD  R26,Y+10
0001c4 85bb      	LDD  R27,Y+10+1
0001c5 17ae      	CP   R26,R30
0001c6 07bf      	CPC  R27,R31
0001c7 f050      	BRLO _0x200005C
0001c8 5f2f      	SUBI R18,-LOW(1)
0001c9 85a8      	LDD  R26,Y+8
0001ca 85b9      	LDD  R27,Y+8+1
0001cb 85ea      	LDD  R30,Y+10
0001cc 85fb      	LDD  R31,Y+10+1
0001cd 1bea      	SUB  R30,R26
0001ce 0bfb      	SBC  R31,R27
0001cf 87ea      	STD  Y+10,R30
0001d0 87fb      	STD  Y+10+1,R31
0001d1 cfef      	RJMP _0x200005A
                 _0x200005C:
0001d2 332a      	CPI  R18,58
0001d3 f028      	BRLO _0x200005D
0001d4 ff03      	SBRS R16,3
0001d5 c002      	RJMP _0x200005E
0001d6 5f29      	SUBI R18,-LOW(7)
0001d7 c001      	RJMP _0x200005F
                 _0x200005E:
0001d8 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
0001d9 fd04      	SBRC R16,4
0001da c019      	RJMP _0x2000061
0001db 3321      	CPI  R18,49
0001dc f420      	BRSH _0x2000063
0001dd 85a8      	LDD  R26,Y+8
0001de 85b9      	LDD  R27,Y+8+1
0001df 9711      	SBIW R26,1
0001e0 f409      	BRNE _0x2000062
                 _0x2000063:
0001e1 c009      	RJMP _0x20000CD
                 _0x2000062:
0001e2 1753      	CP   R21,R19
0001e3 f010      	BRLO _0x2000067
0001e4 ff00      	SBRS R16,0
0001e5 c001      	RJMP _0x2000068
                 _0x2000067:
0001e6 c011      	RJMP _0x2000066
                 _0x2000068:
0001e7 e220      	LDI  R18,LOW(32)
0001e8 ff07      	SBRS R16,7
0001e9 c00a      	RJMP _0x2000069
0001ea e320      	LDI  R18,LOW(48)
                 _0x20000CD:
0001eb 6100      	ORI  R16,LOW(16)
0001ec ff02      	SBRS R16,2
0001ed c006      	RJMP _0x200006A
0001ee 7f0b      	ANDI R16,LOW(251)
0001ef 934a      	ST   -Y,R20
0001f0 d073      	RCALL SUBOPT_0x6
0001f1 3050      	CPI  R21,0
0001f2 f009      	BREQ _0x200006B
0001f3 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
0001f4 d061      	RCALL SUBOPT_0x3
0001f5 3050      	CPI  R21,0
0001f6 f009      	BREQ _0x200006C
0001f7 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
0001f8 5031      	SUBI R19,LOW(1)
0001f9 85a8      	LDD  R26,Y+8
0001fa 85b9      	LDD  R27,Y+8+1
0001fb 9712      	SBIW R26,2
0001fc f008      	BRLO _0x2000059
0001fd cfb9      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
0001fe ff00      	SBRS R16,0
0001ff c007      	RJMP _0x200006D
                 _0x200006E:
000200 3050      	CPI  R21,0
000201 f029      	BREQ _0x2000070
000202 5051      	SUBI R21,LOW(1)
000203 e2e0      	LDI  R30,LOW(32)
000204 93ea      	ST   -Y,R30
000205 d05e      	RCALL SUBOPT_0x6
000206 cff9      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
000207 e010      	LDI  R17,LOW(0)
                 _0x200001B:
000208 cef9      	RJMP _0x2000016
                 _0x2000018:
000209 85ac      	LDD  R26,Y+12
00020a 85bd      	LDD  R27,Y+12+1
00020b d085      	RCALL __GETW1P
00020c d093      	RCALL __LOADLOCR6
00020d 9664      	ADIW R28,20
00020e 9508      	RET
                 ; .FEND
                 _printf:
                 ; .FSTART _printf
00020f 92ff      	PUSH R15
000210 2ef8      	MOV  R15,R24
000211 9726      	SBIW R28,6
000212 d08a      	RCALL __SAVELOCR2
000213 01de      	MOVW R26,R28
000214 9614      	ADIW R26,4
000215 d073      	RCALL __ADDW2R15
000216 018d      	MOVW R16,R26
000217 e0e0      	LDI  R30,LOW(0)
000218 83ec      	STD  Y+4,R30
000219 83ed      	STD  Y+4+1,R30
00021a 83ee      	STD  Y+6,R30
00021b 83ef      	STD  Y+6+1,R30
00021c 01de      	MOVW R26,R28
00021d 9618      	ADIW R26,8
00021e d06a      	RCALL __ADDW2R15
00021f d071      	RCALL __GETW1P
000220 93fa      	ST   -Y,R31
000221 93ea      	ST   -Y,R30
000222 931a      	ST   -Y,R17
000223 930a      	ST   -Y,R16
000224 eeec      	LDI  R30,LOW(_put_usart_G100)
000225 e0f0      	LDI  R31,HIGH(_put_usart_G100)
000226 93fa      	ST   -Y,R31
000227 93ea      	ST   -Y,R30
000228 01de      	MOVW R26,R28
000229 9618      	ADIW R26,8
00022a decd      	RCALL __print_G100
00022b d078      	RCALL __LOADLOCR2
00022c 9628      	ADIW R28,8
00022d 90ff      	POP  R15
00022e 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
00022f d023      	RCALL SUBOPT_0x2
000230 91a9          ld   r26,y+
000231 91b9          ld   r27,y+
000232 27ee          clr  r30
000233 27ff          clr  r31
                 strlen0:
000234 916d          ld   r22,x+
000235 2366          tst  r22
000236 f011          breq strlen1
000237 9631          adiw r30,1
000238 cffb          rjmp strlen0
                 strlen1:
000239 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
00023a d018      	RCALL SUBOPT_0x2
00023b 27aa          clr  r26
00023c 27bb          clr  r27
00023d 91e9          ld   r30,y+
00023e 91f9          ld   r31,y+
                 strlenf0:
00023f 9005      	lpm  r0,z+
000240 2000          tst  r0
000241 f011          breq strlenf1
000242 9611          adiw r26,1
000243 cffb          rjmp strlenf0
                 strlenf1:
000244 01fd          movw r30,r26
000245 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _rx_buffer:
000160           	.BYTE 0x8
                 _tx_buffer:
000168           	.BYTE 0x8
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000246 93ea      	ST   -Y,R30
000247 93fa      	ST   -Y,R31
000248 b7ef      	IN   R30,SREG
000249 93ea      	ST   -Y,R30
00024a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x1:
00024b 93fa      	ST   -Y,R31
00024c 93ea      	ST   -Y,R30
00024d e080      	LDI  R24,0
00024e dfc0      	RCALL _printf
00024f 9622      	ADIW R28,2
000250 eba8      	LDI  R26,LOW(3000)
000251 e0bb      	LDI  R27,HIGH(3000)
000252 c02c      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
000253 93ba      	ST   -Y,R27
000254 93aa      	ST   -Y,R26
000255 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x3:
000256 932a      	ST   -Y,R18
000257 85ad      	LDD  R26,Y+13
000258 85be      	LDD  R27,Y+13+1
000259 85ef      	LDD  R30,Y+15
00025a 89f8      	LDD  R31,Y+15+1
00025b 9509      	ICALL
00025c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x4:
00025d 89e8      	LDD  R30,Y+16
00025e 89f9      	LDD  R31,Y+16+1
00025f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x5:
000260 9734      	SBIW R30,4
000261 8be8      	STD  Y+16,R30
000262 8bf9      	STD  Y+16+1,R31
000263 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x6:
000264 85ad      	LDD  R26,Y+13
000265 85be      	LDD  R27,Y+13+1
000266 85ef      	LDD  R30,Y+15
000267 89f8      	LDD  R31,Y+15+1
000268 9509      	ICALL
000269 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
00026a dff2      	RCALL SUBOPT_0x4
00026b cff4      	RJMP SUBOPT_0x5
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x8:
00026c 89a8      	LDD  R26,Y+16
00026d 89b9      	LDD  R27,Y+16+1
00026e 9614      	ADIW R26,4
00026f d021      	RCALL __GETW1P
000270 83ee      	STD  Y+6,R30
000271 83ff      	STD  Y+6+1,R31
000272 81ae      	LDD  R26,Y+6
000273 81bf      	LDD  R27,Y+6+1
000274 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x9:
000275 83ee      	STD  Y+6,R30
000276 83ff      	STD  Y+6+1,R31
000277 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xA:
000278 89a8      	LDD  R26,Y+16
000279 89b9      	LDD  R27,Y+16+1
00027a 9614      	ADIW R26,4
00027b d015      	RCALL __GETW1P
00027c 87ea      	STD  Y+10,R30
00027d 87fb      	STD  Y+10+1,R31
00027e 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00027f 9610      	adiw r26,0
000280 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000281 ed80     +LDI R24 , LOW ( 0x7D0 )
000282 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000283 9701     +SBIW R24 , 1
000284 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000285 95a8      	wdr
000286 9711      	sbiw r26,1
000287 f7c9      	brne __delay_ms0
                 __delay_ms1:
000288 9508      	ret
                 
                 __ADDW2R15:
000289 2400      	CLR  R0
00028a 0daf      	ADD  R26,R15
00028b 1db0      	ADC  R27,R0
00028c 9508      	RET
                 
                 __ANEGW1:
00028d 95f1      	NEG  R31
00028e 95e1      	NEG  R30
00028f 40f0      	SBCI R31,0
000290 9508      	RET
                 
                 __GETW1P:
000291 91ed      	LD   R30,X+
000292 91fc      	LD   R31,X
000293 9711      	SBIW R26,1
000294 9508      	RET
                 
                 __GETW1PF:
000295 9005      	LPM  R0,Z+
000296 91f4      	LPM  R31,Z
000297 2de0      	MOV  R30,R0
000298 9508      	RET
                 
                 __SAVELOCR6:
000299 935a      	ST   -Y,R21
                 __SAVELOCR5:
00029a 934a      	ST   -Y,R20
                 __SAVELOCR4:
00029b 933a      	ST   -Y,R19
                 __SAVELOCR3:
00029c 932a      	ST   -Y,R18
                 __SAVELOCR2:
00029d 931a      	ST   -Y,R17
00029e 930a      	ST   -Y,R16
00029f 9508      	RET
                 
                 __LOADLOCR6:
0002a0 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0002a1 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0002a2 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0002a3 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0002a4 8119      	LDD  R17,Y+1
0002a5 8108      	LD   R16,Y
0002a6 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  11 r1 :   1 r2 :   1 r3 :   4 r4 :   0 r5 :   3 r6 :   0 r7 :   4 
r8 :   4 r9 :   0 r10:   5 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  31 r17:  20 r18:  27 r19:   8 r20:   9 r21:  17 r22:   4 r23:   0 
r24:  11 r25:   3 r26:  50 r27:  23 r28:  11 r29:   1 r30: 165 r31:  50 
x  :  13 y  : 111 z  :  16 
Registers used: 27 out of 35 (77.1%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   2 
adiw  :  16 and   :   0 andi  :   5 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  15 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 
brlt  :   0 brmi  :   0 brne  :  28 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   0 
cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :  11 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   8 
cpc   :   1 cpi   :  29 cpse  :   0 dec   :   2 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 in    :   3 
inc   :   5 ld    :  20 ldd   :  53 ldi   :  77 lds   :   0 lpm   :  14 
lsl   :   0 lsr   :   0 mov   :  15 movw  :   8 mul   :   1 muls  :   0 
mulsu :   0 neg   :   2 nop   :   0 or    :   0 ori   :   6 out   :  43 
pop   :   1 push  :   1 rcall :  51 ret   :  22 reti  :   3 rjmp  :  77 
rol   :   0 ror   :   0 sbc   :   1 sbci  :   4 sbi   :   0 sbic  :   1 
sbis  :   0 sbiw  :  12 sbr   :   0 sbrc  :   2 sbrs  :  10 sec   :   0 
seh   :   0 sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   1 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  32 std   :  23 
sts   :   0 sub   :   1 subi  :  16 swap  :   0 tst   :   5 wdr   :   1 

Instructions used: 49 out of 114 (43.0%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00054e   1286     72   1358    8192  16.6%
[.dseg] 0x000060 0x000170      0     16     16    1024   1.6%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 8 warnings
