# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram

## Procedure

## Program:

Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
![P](https://user-images.githubusercontent.com/129949620/234520390-ee996021-22b9-49d2-8658-99a90d107c32.jpg)





Developed by: YUVASRI K



RegisterNumber: 212222050061



## RTL realization
![A](https://user-images.githubusercontent.com/129949620/234521463-d25ffb17-7c05-4159-b361-3c7f8195131f.jpg)

![B](https://user-images.githubusercontent.com/129949620/234522099-e8a64ce2-6c69-4d0e-8b18-d0fa3633820f.jpg)





## Output:

![C](https://user-images.githubusercontent.com/129949620/234522530-11bb7536-d5a2-4900-b2cb-17fd0007ab51.jpg)


## Timing Diagram

![C](https://user-images.githubusercontent.com/129949620/234522440-54c77bd6-a46c-4738-a099-77919bd9b7ec.jpg)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
