// Seed: 1365483008
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri0 id_3 = id_3 ? -1 : 1 - id_2;
  assign id_4 = 1;
  assign module_2.type_7 = 0;
  always if (1) id_3 = -1;
endmodule
module module_1 ();
  wire id_1 = -1 ? 1'h0 : -1'b0;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
  parameter id_4 = id_2;
  wire id_5;
endmodule
module module_2 (
    input tri id_0,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri id_11,
    input wor id_12,
    input wor id_13,
    output supply0 id_14,
    output tri1 id_15,
    input supply1 id_16,
    input tri1 id_17
);
  uwire id_19 = -1'b0;
  module_0 modCall_1 (
      id_19,
      id_19
  );
endmodule
