// Seed: 3710073233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1
    , id_6,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4
);
  assign id_2 = {1'b0, id_0 - 1 ? 1'b0 == (id_3) : 1'd0 - 1, 1'h0};
  integer id_7 = id_6;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
endmodule
