

================================================================
== Vitis HLS Report for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16'
================================================================
* Date:           Fri Sep 19 13:40:02 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        conifer_xgboost_moons
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.114 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    385|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     233|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     233|    496|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_25_4_11_1_0_U119  |sparsemux_25_4_11_1_0  |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |and_ln105_103_fu_252_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_104_fu_256_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_105_fu_261_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_106_fu_277_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_107_fu_339_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_108_fu_344_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_109_fu_349_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_110_fu_353_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_111_fu_358_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_112_fu_448_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln105_fu_238_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln107_10_fu_271_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_9_fu_247_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln107_fu_233_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln4_100_fu_198_p2     |      icmp|   0|  0|  25|          18|          12|
    |icmp_ln4_101_fu_204_p2     |      icmp|   0|  0|  25|          18|          17|
    |icmp_ln4_102_fu_210_p2     |      icmp|   0|  0|  25|          18|          12|
    |icmp_ln4_103_fu_216_p2     |      icmp|   0|  0|  25|          18|          16|
    |icmp_ln4_94_fu_162_p2      |      icmp|   0|  0|  25|          18|          12|
    |icmp_ln4_95_fu_168_p2      |      icmp|   0|  0|  25|          18|           6|
    |icmp_ln4_96_fu_174_p2      |      icmp|   0|  0|  25|          18|          12|
    |icmp_ln4_97_fu_180_p2      |      icmp|   0|  0|  25|          18|          17|
    |icmp_ln4_98_fu_186_p2      |      icmp|   0|  0|  25|          18|          17|
    |icmp_ln4_99_fu_192_p2      |      icmp|   0|  0|  25|          18|          15|
    |icmp_ln4_fu_156_p2         |      icmp|   0|  0|  25|          18|          11|
    |or_ln120_73_fu_288_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_74_fu_294_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_75_fu_363_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_76_fu_300_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_77_fu_368_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_78_fu_373_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_79_fu_377_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_80_fu_383_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_81_fu_452_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_82_fu_457_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_83_fu_305_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_fu_282_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln120_88_fu_321_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln120_89_fu_390_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln120_90_fu_397_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_91_fu_405_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_92_fu_412_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln120_93_fu_424_p3  |    select|   0|  0|   5|           1|           4|
    |select_ln120_94_fu_432_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln120_95_fu_440_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln120_97_fu_524_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln120_fu_313_p3     |    select|   0|  0|   3|           1|           2|
    |tmp_fu_468_p26             |    select|   0|  0|   4|           1|           4|
    |xor_ln107_42_fu_228_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_43_fu_242_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_44_fu_329_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_45_fu_334_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_46_fu_266_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln107_fu_222_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 385|         241|         228|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   11|         33|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |and_ln105_104_reg_608                |   1|   0|    1|          0|
    |and_ln105_105_reg_614                |   1|   0|    1|          0|
    |and_ln105_105_reg_614_pp0_iter2_reg  |   1|   0|    1|          0|
    |and_ln107_reg_602                    |   1|   0|    1|          0|
    |ap_ce_reg                            |   1|   0|    1|          0|
    |ap_return_int_reg                    |  11|   0|   11|          0|
    |icmp_ln4_100_reg_576                 |   1|   0|    1|          0|
    |icmp_ln4_100_reg_576_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln4_101_reg_581                 |   1|   0|    1|          0|
    |icmp_ln4_101_reg_581_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln4_102_reg_586                 |   1|   0|    1|          0|
    |icmp_ln4_102_reg_586_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln4_103_reg_591                 |   1|   0|    1|          0|
    |icmp_ln4_94_reg_538                  |   1|   0|    1|          0|
    |icmp_ln4_94_reg_538_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln4_95_reg_546                  |   1|   0|    1|          0|
    |icmp_ln4_96_reg_553                  |   1|   0|    1|          0|
    |icmp_ln4_96_reg_553_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln4_97_reg_559                  |   1|   0|    1|          0|
    |icmp_ln4_97_reg_559_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln4_98_reg_565                  |   1|   0|    1|          0|
    |icmp_ln4_99_reg_571                  |   1|   0|    1|          0|
    |icmp_ln4_reg_532                     |   1|   0|    1|          0|
    |or_ln120_74_reg_620                  |   1|   0|    1|          0|
    |or_ln120_76_reg_626                  |   1|   0|    1|          0|
    |or_ln120_80_reg_639                  |   1|   0|    1|          0|
    |p_read1_int_reg                      |  18|   0|   18|          0|
    |p_read2_int_reg                      |  18|   0|   18|          0|
    |p_read3_int_reg                      |  18|   0|   18|          0|
    |p_read4_int_reg                      |  18|   0|   18|          0|
    |p_read5_int_reg                      |  18|   0|   18|          0|
    |p_read6_int_reg                      |  18|   0|   18|          0|
    |p_read7_int_reg                      |  18|   0|   18|          0|
    |select_ln120_88_reg_634              |   2|   0|    2|          0|
    |select_ln120_95_reg_645              |   4|   0|    4|          0|
    |xor_ln107_reg_596                    |   1|   0|    1|          0|
    |icmp_ln4_103_reg_591                 |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 233|  32|  170|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-----------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16|  return value|
|ap_return  |  out|   11|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16|  return value|
|p_read1    |   in|   18|     ap_none|                                                                    p_read1|        scalar|
|p_read2    |   in|   18|     ap_none|                                                                    p_read2|        scalar|
|p_read3    |   in|   18|     ap_none|                                                                    p_read3|        scalar|
|p_read4    |   in|   18|     ap_none|                                                                    p_read4|        scalar|
|p_read5    |   in|   18|     ap_none|                                                                    p_read5|        scalar|
|p_read6    |   in|   18|     ap_none|                                                                    p_read6|        scalar|
|p_read7    |   in|   18|     ap_none|                                                                    p_read7|        scalar|
+-----------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

