$date
	Tue Oct 22 15:03:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! clk2 $end
$var reg 1 " clk1 $end
$var reg 1 # rst $end
$scope module by4 $end
$var wire 1 " clk1 $end
$var wire 1 # rst $end
$var reg 1 ! clk2 $end
$var reg 2 $ counter [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
1"
1!
$end
#1
0#
#5
0"
#10
b1 $
1"
#15
0"
#20
b0 $
0!
1"
#25
0"
#30
b1 $
1"
#35
0"
#40
b0 $
1!
1"
#45
0"
#50
b1 $
1"
