
racecar_h743vb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015010  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  080152b0  080152b0  000252b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080158b0  080158b0  000258b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  080158b8  080158b8  000258b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080158c0  080158c0  000258c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000a0  24000000  080158c4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002bb0  240000a0  08015964  000300a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24002c50  08015964  00032c50  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000300a0  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  000300ce  2**0
                  CONTENTS, READONLY
 11 .debug_info   000328b6  00000000  00000000  00030111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00004eba  00000000  00000000  000629c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002410  00000000  00000000  00067888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001c52  00000000  00000000  00069c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e390  00000000  00000000  0006b8ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002cf76  00000000  00000000  000a9c7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0018a75a  00000000  00000000  000d6bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000a5ac  00000000  00000000  0026134c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006d  00000000  00000000  0026b8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000a0 	.word	0x240000a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015298 	.word	0x08015298

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000a4 	.word	0x240000a4
 80002dc:	08015298 	.word	0x08015298

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003a4:	f000 b970 	b.w	8000688 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9e08      	ldr	r6, [sp, #32]
 80003c6:	460d      	mov	r5, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	460f      	mov	r7, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4694      	mov	ip, r2
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0xe2>
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	b143      	cbz	r3, 80003ee <__udivmoddi4+0x2e>
 80003dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003e0:	f1c3 0220 	rsb	r2, r3, #32
 80003e4:	409f      	lsls	r7, r3
 80003e6:	fa20 f202 	lsr.w	r2, r0, r2
 80003ea:	4317      	orrs	r7, r2
 80003ec:	409c      	lsls	r4, r3
 80003ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80003f2:	fa1f f58c 	uxth.w	r5, ip
 80003f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80003fa:	0c22      	lsrs	r2, r4, #16
 80003fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000400:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000404:	fb01 f005 	mul.w	r0, r1, r5
 8000408:	4290      	cmp	r0, r2
 800040a:	d90a      	bls.n	8000422 <__udivmoddi4+0x62>
 800040c:	eb1c 0202 	adds.w	r2, ip, r2
 8000410:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000414:	f080 811c 	bcs.w	8000650 <__udivmoddi4+0x290>
 8000418:	4290      	cmp	r0, r2
 800041a:	f240 8119 	bls.w	8000650 <__udivmoddi4+0x290>
 800041e:	3902      	subs	r1, #2
 8000420:	4462      	add	r2, ip
 8000422:	1a12      	subs	r2, r2, r0
 8000424:	b2a4      	uxth	r4, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000432:	fb00 f505 	mul.w	r5, r0, r5
 8000436:	42a5      	cmp	r5, r4
 8000438:	d90a      	bls.n	8000450 <__udivmoddi4+0x90>
 800043a:	eb1c 0404 	adds.w	r4, ip, r4
 800043e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000442:	f080 8107 	bcs.w	8000654 <__udivmoddi4+0x294>
 8000446:	42a5      	cmp	r5, r4
 8000448:	f240 8104 	bls.w	8000654 <__udivmoddi4+0x294>
 800044c:	4464      	add	r4, ip
 800044e:	3802      	subs	r0, #2
 8000450:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000454:	1b64      	subs	r4, r4, r5
 8000456:	2100      	movs	r1, #0
 8000458:	b11e      	cbz	r6, 8000462 <__udivmoddi4+0xa2>
 800045a:	40dc      	lsrs	r4, r3
 800045c:	2300      	movs	r3, #0
 800045e:	e9c6 4300 	strd	r4, r3, [r6]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0xbc>
 800046a:	2e00      	cmp	r6, #0
 800046c:	f000 80ed 	beq.w	800064a <__udivmoddi4+0x28a>
 8000470:	2100      	movs	r1, #0
 8000472:	e9c6 0500 	strd	r0, r5, [r6]
 8000476:	4608      	mov	r0, r1
 8000478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047c:	fab3 f183 	clz	r1, r3
 8000480:	2900      	cmp	r1, #0
 8000482:	d149      	bne.n	8000518 <__udivmoddi4+0x158>
 8000484:	42ab      	cmp	r3, r5
 8000486:	d302      	bcc.n	800048e <__udivmoddi4+0xce>
 8000488:	4282      	cmp	r2, r0
 800048a:	f200 80f8 	bhi.w	800067e <__udivmoddi4+0x2be>
 800048e:	1a84      	subs	r4, r0, r2
 8000490:	eb65 0203 	sbc.w	r2, r5, r3
 8000494:	2001      	movs	r0, #1
 8000496:	4617      	mov	r7, r2
 8000498:	2e00      	cmp	r6, #0
 800049a:	d0e2      	beq.n	8000462 <__udivmoddi4+0xa2>
 800049c:	e9c6 4700 	strd	r4, r7, [r6]
 80004a0:	e7df      	b.n	8000462 <__udivmoddi4+0xa2>
 80004a2:	b902      	cbnz	r2, 80004a6 <__udivmoddi4+0xe6>
 80004a4:	deff      	udf	#255	; 0xff
 80004a6:	fab2 f382 	clz	r3, r2
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	f040 8090 	bne.w	80005d0 <__udivmoddi4+0x210>
 80004b0:	1a8a      	subs	r2, r1, r2
 80004b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004b6:	fa1f fe8c 	uxth.w	lr, ip
 80004ba:	2101      	movs	r1, #1
 80004bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80004c0:	fb07 2015 	mls	r0, r7, r5, r2
 80004c4:	0c22      	lsrs	r2, r4, #16
 80004c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80004ca:	fb0e f005 	mul.w	r0, lr, r5
 80004ce:	4290      	cmp	r0, r2
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x124>
 80004d2:	eb1c 0202 	adds.w	r2, ip, r2
 80004d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004da:	d202      	bcs.n	80004e2 <__udivmoddi4+0x122>
 80004dc:	4290      	cmp	r0, r2
 80004de:	f200 80cb 	bhi.w	8000678 <__udivmoddi4+0x2b8>
 80004e2:	4645      	mov	r5, r8
 80004e4:	1a12      	subs	r2, r2, r0
 80004e6:	b2a4      	uxth	r4, r4
 80004e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80004ec:	fb07 2210 	mls	r2, r7, r0, r2
 80004f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004f4:	fb0e fe00 	mul.w	lr, lr, r0
 80004f8:	45a6      	cmp	lr, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x14e>
 80004fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000500:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x14c>
 8000506:	45a6      	cmp	lr, r4
 8000508:	f200 80bb 	bhi.w	8000682 <__udivmoddi4+0x2c2>
 800050c:	4610      	mov	r0, r2
 800050e:	eba4 040e 	sub.w	r4, r4, lr
 8000512:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000516:	e79f      	b.n	8000458 <__udivmoddi4+0x98>
 8000518:	f1c1 0720 	rsb	r7, r1, #32
 800051c:	408b      	lsls	r3, r1
 800051e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000522:	ea4c 0c03 	orr.w	ip, ip, r3
 8000526:	fa05 f401 	lsl.w	r4, r5, r1
 800052a:	fa20 f307 	lsr.w	r3, r0, r7
 800052e:	40fd      	lsrs	r5, r7
 8000530:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000534:	4323      	orrs	r3, r4
 8000536:	fbb5 f8f9 	udiv	r8, r5, r9
 800053a:	fa1f fe8c 	uxth.w	lr, ip
 800053e:	fb09 5518 	mls	r5, r9, r8, r5
 8000542:	0c1c      	lsrs	r4, r3, #16
 8000544:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000548:	fb08 f50e 	mul.w	r5, r8, lr
 800054c:	42a5      	cmp	r5, r4
 800054e:	fa02 f201 	lsl.w	r2, r2, r1
 8000552:	fa00 f001 	lsl.w	r0, r0, r1
 8000556:	d90b      	bls.n	8000570 <__udivmoddi4+0x1b0>
 8000558:	eb1c 0404 	adds.w	r4, ip, r4
 800055c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000560:	f080 8088 	bcs.w	8000674 <__udivmoddi4+0x2b4>
 8000564:	42a5      	cmp	r5, r4
 8000566:	f240 8085 	bls.w	8000674 <__udivmoddi4+0x2b4>
 800056a:	f1a8 0802 	sub.w	r8, r8, #2
 800056e:	4464      	add	r4, ip
 8000570:	1b64      	subs	r4, r4, r5
 8000572:	b29d      	uxth	r5, r3
 8000574:	fbb4 f3f9 	udiv	r3, r4, r9
 8000578:	fb09 4413 	mls	r4, r9, r3, r4
 800057c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000580:	fb03 fe0e 	mul.w	lr, r3, lr
 8000584:	45a6      	cmp	lr, r4
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x1da>
 8000588:	eb1c 0404 	adds.w	r4, ip, r4
 800058c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000590:	d26c      	bcs.n	800066c <__udivmoddi4+0x2ac>
 8000592:	45a6      	cmp	lr, r4
 8000594:	d96a      	bls.n	800066c <__udivmoddi4+0x2ac>
 8000596:	3b02      	subs	r3, #2
 8000598:	4464      	add	r4, ip
 800059a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800059e:	fba3 9502 	umull	r9, r5, r3, r2
 80005a2:	eba4 040e 	sub.w	r4, r4, lr
 80005a6:	42ac      	cmp	r4, r5
 80005a8:	46c8      	mov	r8, r9
 80005aa:	46ae      	mov	lr, r5
 80005ac:	d356      	bcc.n	800065c <__udivmoddi4+0x29c>
 80005ae:	d053      	beq.n	8000658 <__udivmoddi4+0x298>
 80005b0:	b156      	cbz	r6, 80005c8 <__udivmoddi4+0x208>
 80005b2:	ebb0 0208 	subs.w	r2, r0, r8
 80005b6:	eb64 040e 	sbc.w	r4, r4, lr
 80005ba:	fa04 f707 	lsl.w	r7, r4, r7
 80005be:	40ca      	lsrs	r2, r1
 80005c0:	40cc      	lsrs	r4, r1
 80005c2:	4317      	orrs	r7, r2
 80005c4:	e9c6 7400 	strd	r7, r4, [r6]
 80005c8:	4618      	mov	r0, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005d0:	f1c3 0120 	rsb	r1, r3, #32
 80005d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80005d8:	fa20 f201 	lsr.w	r2, r0, r1
 80005dc:	fa25 f101 	lsr.w	r1, r5, r1
 80005e0:	409d      	lsls	r5, r3
 80005e2:	432a      	orrs	r2, r5
 80005e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e8:	fa1f fe8c 	uxth.w	lr, ip
 80005ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80005f0:	fb07 1510 	mls	r5, r7, r0, r1
 80005f4:	0c11      	lsrs	r1, r2, #16
 80005f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80005fa:	fb00 f50e 	mul.w	r5, r0, lr
 80005fe:	428d      	cmp	r5, r1
 8000600:	fa04 f403 	lsl.w	r4, r4, r3
 8000604:	d908      	bls.n	8000618 <__udivmoddi4+0x258>
 8000606:	eb1c 0101 	adds.w	r1, ip, r1
 800060a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800060e:	d22f      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000610:	428d      	cmp	r5, r1
 8000612:	d92d      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000614:	3802      	subs	r0, #2
 8000616:	4461      	add	r1, ip
 8000618:	1b49      	subs	r1, r1, r5
 800061a:	b292      	uxth	r2, r2
 800061c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000620:	fb07 1115 	mls	r1, r7, r5, r1
 8000624:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000628:	fb05 f10e 	mul.w	r1, r5, lr
 800062c:	4291      	cmp	r1, r2
 800062e:	d908      	bls.n	8000642 <__udivmoddi4+0x282>
 8000630:	eb1c 0202 	adds.w	r2, ip, r2
 8000634:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000638:	d216      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 800063a:	4291      	cmp	r1, r2
 800063c:	d914      	bls.n	8000668 <__udivmoddi4+0x2a8>
 800063e:	3d02      	subs	r5, #2
 8000640:	4462      	add	r2, ip
 8000642:	1a52      	subs	r2, r2, r1
 8000644:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000648:	e738      	b.n	80004bc <__udivmoddi4+0xfc>
 800064a:	4631      	mov	r1, r6
 800064c:	4630      	mov	r0, r6
 800064e:	e708      	b.n	8000462 <__udivmoddi4+0xa2>
 8000650:	4639      	mov	r1, r7
 8000652:	e6e6      	b.n	8000422 <__udivmoddi4+0x62>
 8000654:	4610      	mov	r0, r2
 8000656:	e6fb      	b.n	8000450 <__udivmoddi4+0x90>
 8000658:	4548      	cmp	r0, r9
 800065a:	d2a9      	bcs.n	80005b0 <__udivmoddi4+0x1f0>
 800065c:	ebb9 0802 	subs.w	r8, r9, r2
 8000660:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000664:	3b01      	subs	r3, #1
 8000666:	e7a3      	b.n	80005b0 <__udivmoddi4+0x1f0>
 8000668:	4645      	mov	r5, r8
 800066a:	e7ea      	b.n	8000642 <__udivmoddi4+0x282>
 800066c:	462b      	mov	r3, r5
 800066e:	e794      	b.n	800059a <__udivmoddi4+0x1da>
 8000670:	4640      	mov	r0, r8
 8000672:	e7d1      	b.n	8000618 <__udivmoddi4+0x258>
 8000674:	46d0      	mov	r8, sl
 8000676:	e77b      	b.n	8000570 <__udivmoddi4+0x1b0>
 8000678:	3d02      	subs	r5, #2
 800067a:	4462      	add	r2, ip
 800067c:	e732      	b.n	80004e4 <__udivmoddi4+0x124>
 800067e:	4608      	mov	r0, r1
 8000680:	e70a      	b.n	8000498 <__udivmoddi4+0xd8>
 8000682:	4464      	add	r4, ip
 8000684:	3802      	subs	r0, #2
 8000686:	e742      	b.n	800050e <__udivmoddi4+0x14e>

08000688 <__aeabi_idiv0>:
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop

0800068c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000690:	f006 fb98 	bl	8006dc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000694:	f000 f82e 	bl	80006f4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000698:	f000 f8aa 	bl	80007f0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800069c:	f000 feca 	bl	8001434 <MX_GPIO_Init>
  MX_BDMA_Init();
 80006a0:	f000 fe68 	bl	8001374 <MX_BDMA_Init>
  MX_DMA_Init();
 80006a4:	f000 fe86 	bl	80013b4 <MX_DMA_Init>
  MX_ADC1_Init();
 80006a8:	f000 f8c0 	bl	800082c <MX_ADC1_Init>
  MX_I2C1_Init();
 80006ac:	f000 f9ac 	bl	8000a08 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 80006b0:	f000 f9ea 	bl	8000a88 <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 80006b4:	f000 fa34 	bl	8000b20 <MX_UART4_Init>
  MX_UART5_Init();
 80006b8:	f000 fa7e 	bl	8000bb8 <MX_UART5_Init>
  MX_UART7_Init();
 80006bc:	f000 fac8 	bl	8000c50 <MX_UART7_Init>
  MX_USART3_UART_Init();
 80006c0:	f000 fb12 	bl	8000ce8 <MX_USART3_UART_Init>
  MX_QUADSPI_Init();
 80006c4:	f000 fb5c 	bl	8000d80 <MX_QUADSPI_Init>
  MX_SPI1_Init();
 80006c8:	f000 fb86 	bl	8000dd8 <MX_SPI1_Init>
  MX_TIM5_Init();
 80006cc:	f000 fcba 	bl	8001044 <MX_TIM5_Init>
  MX_TIM2_Init();
 80006d0:	f000 fbd8 	bl	8000e84 <MX_TIM2_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006d4:	f000 fe1c 	bl	8001310 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 80006d8:	f000 fc4e 	bl	8000f78 <MX_TIM3_Init>
  MX_TIM15_Init();
 80006dc:	f000 fd6c 	bl	80011b8 <MX_TIM15_Init>
  MX_TIM7_Init();
 80006e0:	f000 fd32 	bl	8001148 <MX_TIM7_Init>
  MX_TIM16_Init();
 80006e4:	f000 fdec 	bl	80012c0 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  setup();
 80006e8:	f003 ffe6 	bl	80046b8 <setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  loop();
 80006ec:	f004 f838 	bl	8004760 <loop>
 80006f0:	e7fc      	b.n	80006ec <main+0x60>
	...

080006f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b09c      	sub	sp, #112	; 0x70
 80006f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006fe:	224c      	movs	r2, #76	; 0x4c
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f014 f9dc 	bl	8014ac0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	2220      	movs	r2, #32
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f014 f9d6 	bl	8014ac0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000714:	2002      	movs	r0, #2
 8000716:	f00b fb29 	bl	800bd6c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800071a:	2300      	movs	r3, #0
 800071c:	603b      	str	r3, [r7, #0]
 800071e:	4b32      	ldr	r3, [pc, #200]	; (80007e8 <SystemClock_Config+0xf4>)
 8000720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000722:	4a31      	ldr	r2, [pc, #196]	; (80007e8 <SystemClock_Config+0xf4>)
 8000724:	f023 0301 	bic.w	r3, r3, #1
 8000728:	62d3      	str	r3, [r2, #44]	; 0x2c
 800072a:	4b2f      	ldr	r3, [pc, #188]	; (80007e8 <SystemClock_Config+0xf4>)
 800072c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800072e:	f003 0301 	and.w	r3, r3, #1
 8000732:	603b      	str	r3, [r7, #0]
 8000734:	4b2d      	ldr	r3, [pc, #180]	; (80007ec <SystemClock_Config+0xf8>)
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	4a2c      	ldr	r2, [pc, #176]	; (80007ec <SystemClock_Config+0xf8>)
 800073a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800073e:	6193      	str	r3, [r2, #24]
 8000740:	4b2a      	ldr	r3, [pc, #168]	; (80007ec <SystemClock_Config+0xf8>)
 8000742:	699b      	ldr	r3, [r3, #24]
 8000744:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000748:	603b      	str	r3, [r7, #0]
 800074a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800074c:	bf00      	nop
 800074e:	4b27      	ldr	r3, [pc, #156]	; (80007ec <SystemClock_Config+0xf8>)
 8000750:	699b      	ldr	r3, [r3, #24]
 8000752:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000756:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800075a:	d1f8      	bne.n	800074e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800075c:	2303      	movs	r3, #3
 800075e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000760:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000764:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000766:	2301      	movs	r3, #1
 8000768:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800076a:	2340      	movs	r3, #64	; 0x40
 800076c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076e:	2302      	movs	r3, #2
 8000770:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000772:	2302      	movs	r3, #2
 8000774:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000776:	2305      	movs	r3, #5
 8000778:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 800077a:	23a0      	movs	r3, #160	; 0xa0
 800077c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800077e:	2302      	movs	r3, #2
 8000780:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8000782:	2314      	movs	r3, #20
 8000784:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000786:	2302      	movs	r3, #2
 8000788:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800078a:	2308      	movs	r3, #8
 800078c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800078e:	2300      	movs	r3, #0
 8000790:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000792:	2300      	movs	r3, #0
 8000794:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000796:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800079a:	4618      	mov	r0, r3
 800079c:	f00b ff74 	bl	800c688 <HAL_RCC_OscConfig>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80007a6:	f000 ff1f 	bl	80015e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007aa:	233f      	movs	r3, #63	; 0x3f
 80007ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ae:	2303      	movs	r3, #3
 80007b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007b2:	2300      	movs	r3, #0
 80007b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007b6:	2308      	movs	r3, #8
 80007b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007ba:	2340      	movs	r3, #64	; 0x40
 80007bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;
 80007be:	2350      	movs	r3, #80	; 0x50
 80007c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007c6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV4;
 80007c8:	2350      	movs	r3, #80	; 0x50
 80007ca:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2102      	movs	r1, #2
 80007d0:	4618      	mov	r0, r3
 80007d2:	f00c fbb3 	bl	800cf3c <HAL_RCC_ClockConfig>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <SystemClock_Config+0xec>
  {
    Error_Handler();
 80007dc:	f000 ff04 	bl	80015e8 <Error_Handler>
  }
}
 80007e0:	bf00      	nop
 80007e2:	3770      	adds	r7, #112	; 0x70
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	58000400 	.word	0x58000400
 80007ec:	58024800 	.word	0x58024800

080007f0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b0b0      	sub	sp, #192	; 0xc0
 80007f4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007f6:	463b      	mov	r3, r7
 80007f8:	22c0      	movs	r2, #192	; 0xc0
 80007fa:	2100      	movs	r1, #0
 80007fc:	4618      	mov	r0, r3
 80007fe:	f014 f95f 	bl	8014ac0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000802:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000806:	f04f 0300 	mov.w	r3, #0
 800080a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 800080e:	2300      	movs	r3, #0
 8000810:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000812:	463b      	mov	r3, r7
 8000814:	4618      	mov	r0, r3
 8000816:	f00c ff1d 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8000820:	f000 fee2 	bl	80015e8 <Error_Handler>
  }
}
 8000824:	bf00      	nop
 8000826:	37c0      	adds	r7, #192	; 0xc0
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}

0800082c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08a      	sub	sp, #40	; 0x28
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000832:	f107 031c 	add.w	r3, r7, #28
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800083e:	463b      	mov	r3, r7
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	605a      	str	r2, [r3, #4]
 8000846:	609a      	str	r2, [r3, #8]
 8000848:	60da      	str	r2, [r3, #12]
 800084a:	611a      	str	r2, [r3, #16]
 800084c:	615a      	str	r2, [r3, #20]
 800084e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000850:	4b63      	ldr	r3, [pc, #396]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000852:	4a64      	ldr	r2, [pc, #400]	; (80009e4 <MX_ADC1_Init+0x1b8>)
 8000854:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64;
 8000856:	4b62      	ldr	r3, [pc, #392]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000858:	f44f 1210 	mov.w	r2, #2359296	; 0x240000
 800085c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800085e:	4b60      	ldr	r3, [pc, #384]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000864:	4b5e      	ldr	r3, [pc, #376]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000866:	2201      	movs	r2, #1
 8000868:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800086a:	4b5d      	ldr	r3, [pc, #372]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 800086c:	2204      	movs	r2, #4
 800086e:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000870:	4b5b      	ldr	r3, [pc, #364]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000872:	2200      	movs	r2, #0
 8000874:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000876:	4b5a      	ldr	r3, [pc, #360]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000878:	2201      	movs	r2, #1
 800087a:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 8;
 800087c:	4b58      	ldr	r3, [pc, #352]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 800087e:	2208      	movs	r2, #8
 8000880:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000882:	4b57      	ldr	r3, [pc, #348]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000884:	2200      	movs	r2, #0
 8000886:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000888:	4b55      	ldr	r3, [pc, #340]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 800088a:	2200      	movs	r2, #0
 800088c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800088e:	4b54      	ldr	r3, [pc, #336]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000890:	2200      	movs	r2, #0
 8000892:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000894:	4b52      	ldr	r3, [pc, #328]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000896:	2203      	movs	r2, #3
 8000898:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800089a:	4b51      	ldr	r3, [pc, #324]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 800089c:	2200      	movs	r2, #0
 800089e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80008a0:	4b4f      	ldr	r3, [pc, #316]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80008a6:	4b4e      	ldr	r3, [pc, #312]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008ae:	484c      	ldr	r0, [pc, #304]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 80008b0:	f006 fd18 	bl	80072e4 <HAL_ADC_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80008ba:	f000 fe95 	bl	80015e8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80008be:	2300      	movs	r3, #0
 80008c0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80008c2:	f107 031c 	add.w	r3, r7, #28
 80008c6:	4619      	mov	r1, r3
 80008c8:	4845      	ldr	r0, [pc, #276]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 80008ca:	f007 fdb9 	bl	8008440 <HAL_ADCEx_MultiModeConfigChannel>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80008d4:	f000 fe88 	bl	80015e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80008d8:	4b43      	ldr	r3, [pc, #268]	; (80009e8 <MX_ADC1_Init+0x1bc>)
 80008da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008dc:	2306      	movs	r3, #6
 80008de:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 80008e0:	2306      	movs	r3, #6
 80008e2:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008e4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80008e8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ea:	2304      	movs	r3, #4
 80008ec:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008f2:	2300      	movs	r3, #0
 80008f4:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008f6:	463b      	mov	r3, r7
 80008f8:	4619      	mov	r1, r3
 80008fa:	4839      	ldr	r0, [pc, #228]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 80008fc:	f007 f8ec 	bl	8007ad8 <HAL_ADC_ConfigChannel>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000906:	f000 fe6f 	bl	80015e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800090a:	4b38      	ldr	r3, [pc, #224]	; (80009ec <MX_ADC1_Init+0x1c0>)
 800090c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800090e:	230c      	movs	r3, #12
 8000910:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000912:	463b      	mov	r3, r7
 8000914:	4619      	mov	r1, r3
 8000916:	4832      	ldr	r0, [pc, #200]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000918:	f007 f8de 	bl	8007ad8 <HAL_ADC_ConfigChannel>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000922:	f000 fe61 	bl	80015e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000926:	4b32      	ldr	r3, [pc, #200]	; (80009f0 <MX_ADC1_Init+0x1c4>)
 8000928:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800092a:	2312      	movs	r3, #18
 800092c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800092e:	463b      	mov	r3, r7
 8000930:	4619      	mov	r1, r3
 8000932:	482b      	ldr	r0, [pc, #172]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000934:	f007 f8d0 	bl	8007ad8 <HAL_ADC_ConfigChannel>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 800093e:	f000 fe53 	bl	80015e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000942:	4b2c      	ldr	r3, [pc, #176]	; (80009f4 <MX_ADC1_Init+0x1c8>)
 8000944:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000946:	2318      	movs	r3, #24
 8000948:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800094a:	463b      	mov	r3, r7
 800094c:	4619      	mov	r1, r3
 800094e:	4824      	ldr	r0, [pc, #144]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 8000950:	f007 f8c2 	bl	8007ad8 <HAL_ADC_ConfigChannel>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 800095a:	f000 fe45 	bl	80015e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800095e:	4b26      	ldr	r3, [pc, #152]	; (80009f8 <MX_ADC1_Init+0x1cc>)
 8000960:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000962:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000966:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000968:	463b      	mov	r3, r7
 800096a:	4619      	mov	r1, r3
 800096c:	481c      	ldr	r0, [pc, #112]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 800096e:	f007 f8b3 	bl	8007ad8 <HAL_ADC_ConfigChannel>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_ADC1_Init+0x150>
  {
    Error_Handler();
 8000978:	f000 fe36 	bl	80015e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800097c:	4b1f      	ldr	r3, [pc, #124]	; (80009fc <MX_ADC1_Init+0x1d0>)
 800097e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000980:	f44f 7383 	mov.w	r3, #262	; 0x106
 8000984:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000986:	463b      	mov	r3, r7
 8000988:	4619      	mov	r1, r3
 800098a:	4815      	ldr	r0, [pc, #84]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 800098c:	f007 f8a4 	bl	8007ad8 <HAL_ADC_ConfigChannel>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 8000996:	f000 fe27 	bl	80015e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800099a:	4b19      	ldr	r3, [pc, #100]	; (8000a00 <MX_ADC1_Init+0x1d4>)
 800099c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800099e:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80009a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009a4:	463b      	mov	r3, r7
 80009a6:	4619      	mov	r1, r3
 80009a8:	480d      	ldr	r0, [pc, #52]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 80009aa:	f007 f895 	bl	8007ad8 <HAL_ADC_ConfigChannel>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 80009b4:	f000 fe18 	bl	80015e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 80009b8:	4b12      	ldr	r3, [pc, #72]	; (8000a04 <MX_ADC1_Init+0x1d8>)
 80009ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80009bc:	f44f 7389 	mov.w	r3, #274	; 0x112
 80009c0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c2:	463b      	mov	r3, r7
 80009c4:	4619      	mov	r1, r3
 80009c6:	4806      	ldr	r0, [pc, #24]	; (80009e0 <MX_ADC1_Init+0x1b4>)
 80009c8:	f007 f886 	bl	8007ad8 <HAL_ADC_ConfigChannel>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_ADC1_Init+0x1aa>
  {
    Error_Handler();
 80009d2:	f000 fe09 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009d6:	bf00      	nop
 80009d8:	3728      	adds	r7, #40	; 0x28
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	240000bc 	.word	0x240000bc
 80009e4:	40022000 	.word	0x40022000
 80009e8:	0c900008 	.word	0x0c900008
 80009ec:	10c00010 	.word	0x10c00010
 80009f0:	14f00020 	.word	0x14f00020
 80009f4:	21800100 	.word	0x21800100
 80009f8:	25b00200 	.word	0x25b00200
 80009fc:	2a000400 	.word	0x2a000400
 8000a00:	2e300800 	.word	0x2e300800
 8000a04:	4b840000 	.word	0x4b840000

08000a08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a0c:	4b1b      	ldr	r3, [pc, #108]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a0e:	4a1c      	ldr	r2, [pc, #112]	; (8000a80 <MX_I2C1_Init+0x78>)
 8000a10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000a12:	4b1a      	ldr	r3, [pc, #104]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a14:	4a1b      	ldr	r2, [pc, #108]	; (8000a84 <MX_I2C1_Init+0x7c>)
 8000a16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a18:	4b18      	ldr	r3, [pc, #96]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a1e:	4b17      	ldr	r3, [pc, #92]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a20:	2201      	movs	r2, #1
 8000a22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a24:	4b15      	ldr	r3, [pc, #84]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a2a:	4b14      	ldr	r3, [pc, #80]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a30:	4b12      	ldr	r3, [pc, #72]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a36:	4b11      	ldr	r3, [pc, #68]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a42:	480e      	ldr	r0, [pc, #56]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a44:	f00a ff22 	bl	800b88c <HAL_I2C_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a4e:	f000 fdcb 	bl	80015e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a52:	2100      	movs	r1, #0
 8000a54:	4809      	ldr	r0, [pc, #36]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a56:	f00a ffa9 	bl	800b9ac <HAL_I2CEx_ConfigAnalogFilter>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a60:	f000 fdc2 	bl	80015e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a64:	2100      	movs	r1, #0
 8000a66:	4805      	ldr	r0, [pc, #20]	; (8000a7c <MX_I2C1_Init+0x74>)
 8000a68:	f00a ffeb 	bl	800ba42 <HAL_I2CEx_ConfigDigitalFilter>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a72:	f000 fdb9 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	24000198 	.word	0x24000198
 8000a80:	40005400 	.word	0x40005400
 8000a84:	00c0eaff 	.word	0x00c0eaff

08000a88 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000a8c:	4b22      	ldr	r3, [pc, #136]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000a8e:	4a23      	ldr	r2, [pc, #140]	; (8000b1c <MX_LPUART1_UART_Init+0x94>)
 8000a90:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000a92:	4b21      	ldr	r3, [pc, #132]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000a94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a98:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a9a:	4b1f      	ldr	r3, [pc, #124]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000aa0:	4b1d      	ldr	r3, [pc, #116]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000aa6:	4b1c      	ldr	r3, [pc, #112]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000aac:	4b1a      	ldr	r3, [pc, #104]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000aae:	220c      	movs	r2, #12
 8000ab0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab2:	4b19      	ldr	r3, [pc, #100]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ab8:	4b17      	ldr	r3, [pc, #92]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000abe:	4b16      	ldr	r3, [pc, #88]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ac4:	4b14      	ldr	r3, [pc, #80]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000aca:	4b13      	ldr	r3, [pc, #76]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000ad0:	4811      	ldr	r0, [pc, #68]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000ad2:	f011 fad7 	bl	8012084 <HAL_UART_Init>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000adc:	f000 fd84 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	480d      	ldr	r0, [pc, #52]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000ae4:	f013 fa94 	bl	8014010 <HAL_UARTEx_SetTxFifoThreshold>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000aee:	f000 fd7b 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000af2:	2100      	movs	r1, #0
 8000af4:	4808      	ldr	r0, [pc, #32]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000af6:	f013 fac9 	bl	801408c <HAL_UARTEx_SetRxFifoThreshold>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b00:	f000 fd72 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000b04:	4804      	ldr	r0, [pc, #16]	; (8000b18 <MX_LPUART1_UART_Init+0x90>)
 8000b06:	f013 fa4a 	bl	8013f9e <HAL_UARTEx_DisableFifoMode>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b10:	f000 fd6a 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000b14:	bf00      	nop
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	240001ec 	.word	0x240001ec
 8000b1c:	58000c00 	.word	0x58000c00

08000b20 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000b24:	4b22      	ldr	r3, [pc, #136]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b26:	4a23      	ldr	r2, [pc, #140]	; (8000bb4 <MX_UART4_Init+0x94>)
 8000b28:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000b2a:	4b21      	ldr	r3, [pc, #132]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b30:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000b32:	4b1f      	ldr	r3, [pc, #124]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000b38:	4b1d      	ldr	r3, [pc, #116]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000b3e:	4b1c      	ldr	r3, [pc, #112]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000b44:	4b1a      	ldr	r3, [pc, #104]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b46:	220c      	movs	r2, #12
 8000b48:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4a:	4b19      	ldr	r3, [pc, #100]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b50:	4b17      	ldr	r3, [pc, #92]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b56:	4b16      	ldr	r3, [pc, #88]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b5c:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b62:	4b13      	ldr	r3, [pc, #76]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000b68:	4811      	ldr	r0, [pc, #68]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b6a:	f011 fa8b 	bl	8012084 <HAL_UART_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000b74:	f000 fd38 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b78:	2100      	movs	r1, #0
 8000b7a:	480d      	ldr	r0, [pc, #52]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b7c:	f013 fa48 	bl	8014010 <HAL_UARTEx_SetTxFifoThreshold>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000b86:	f000 fd2f 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4808      	ldr	r0, [pc, #32]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b8e:	f013 fa7d 	bl	801408c <HAL_UARTEx_SetRxFifoThreshold>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000b98:	f000 fd26 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000b9c:	4804      	ldr	r0, [pc, #16]	; (8000bb0 <MX_UART4_Init+0x90>)
 8000b9e:	f013 f9fe 	bl	8013f9e <HAL_UARTEx_DisableFifoMode>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000ba8:	f000 fd1e 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	24000280 	.word	0x24000280
 8000bb4:	40004c00 	.word	0x40004c00

08000bb8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000bbc:	4b22      	ldr	r3, [pc, #136]	; (8000c48 <MX_UART5_Init+0x90>)
 8000bbe:	4a23      	ldr	r2, [pc, #140]	; (8000c4c <MX_UART5_Init+0x94>)
 8000bc0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000bc2:	4b21      	ldr	r3, [pc, #132]	; (8000c48 <MX_UART5_Init+0x90>)
 8000bc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bc8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000bca:	4b1f      	ldr	r3, [pc, #124]	; (8000c48 <MX_UART5_Init+0x90>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000bd0:	4b1d      	ldr	r3, [pc, #116]	; (8000c48 <MX_UART5_Init+0x90>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000bd6:	4b1c      	ldr	r3, [pc, #112]	; (8000c48 <MX_UART5_Init+0x90>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000bdc:	4b1a      	ldr	r3, [pc, #104]	; (8000c48 <MX_UART5_Init+0x90>)
 8000bde:	220c      	movs	r2, #12
 8000be0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000be2:	4b19      	ldr	r3, [pc, #100]	; (8000c48 <MX_UART5_Init+0x90>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000be8:	4b17      	ldr	r3, [pc, #92]	; (8000c48 <MX_UART5_Init+0x90>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bee:	4b16      	ldr	r3, [pc, #88]	; (8000c48 <MX_UART5_Init+0x90>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	; (8000c48 <MX_UART5_Init+0x90>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <MX_UART5_Init+0x90>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000c00:	4811      	ldr	r0, [pc, #68]	; (8000c48 <MX_UART5_Init+0x90>)
 8000c02:	f011 fa3f 	bl	8012084 <HAL_UART_Init>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8000c0c:	f000 fcec 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c10:	2100      	movs	r1, #0
 8000c12:	480d      	ldr	r0, [pc, #52]	; (8000c48 <MX_UART5_Init+0x90>)
 8000c14:	f013 f9fc 	bl	8014010 <HAL_UARTEx_SetTxFifoThreshold>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8000c1e:	f000 fce3 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c22:	2100      	movs	r1, #0
 8000c24:	4808      	ldr	r0, [pc, #32]	; (8000c48 <MX_UART5_Init+0x90>)
 8000c26:	f013 fa31 	bl	801408c <HAL_UARTEx_SetRxFifoThreshold>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8000c30:	f000 fcda 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8000c34:	4804      	ldr	r0, [pc, #16]	; (8000c48 <MX_UART5_Init+0x90>)
 8000c36:	f013 f9b2 	bl	8013f9e <HAL_UARTEx_DisableFifoMode>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8000c40:	f000 fcd2 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000c44:	bf00      	nop
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	24000314 	.word	0x24000314
 8000c4c:	40005000 	.word	0x40005000

08000c50 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8000c54:	4b22      	ldr	r3, [pc, #136]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c56:	4a23      	ldr	r2, [pc, #140]	; (8000ce4 <MX_UART7_Init+0x94>)
 8000c58:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8000c5a:	4b21      	ldr	r3, [pc, #132]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c60:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8000c62:	4b1f      	ldr	r3, [pc, #124]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8000c68:	4b1d      	ldr	r3, [pc, #116]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8000c6e:	4b1c      	ldr	r3, [pc, #112]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8000c74:	4b1a      	ldr	r3, [pc, #104]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c76:	220c      	movs	r2, #12
 8000c78:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c7a:	4b19      	ldr	r3, [pc, #100]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c80:	4b17      	ldr	r3, [pc, #92]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c86:	4b16      	ldr	r3, [pc, #88]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c8c:	4b14      	ldr	r3, [pc, #80]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	625a      	str	r2, [r3, #36]	; 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c92:	4b13      	ldr	r3, [pc, #76]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8000c98:	4811      	ldr	r0, [pc, #68]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000c9a:	f011 f9f3 	bl	8012084 <HAL_UART_Init>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8000ca4:	f000 fca0 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ca8:	2100      	movs	r1, #0
 8000caa:	480d      	ldr	r0, [pc, #52]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000cac:	f013 f9b0 	bl	8014010 <HAL_UARTEx_SetTxFifoThreshold>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 8000cb6:	f000 fc97 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cba:	2100      	movs	r1, #0
 8000cbc:	4808      	ldr	r0, [pc, #32]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000cbe:	f013 f9e5 	bl	801408c <HAL_UARTEx_SetRxFifoThreshold>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 8000cc8:	f000 fc8e 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8000ccc:	4804      	ldr	r0, [pc, #16]	; (8000ce0 <MX_UART7_Init+0x90>)
 8000cce:	f013 f966 	bl	8013f9e <HAL_UARTEx_DisableFifoMode>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 8000cd8:	f000 fc86 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8000cdc:	bf00      	nop
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	240003a8 	.word	0x240003a8
 8000ce4:	40007800 	.word	0x40007800

08000ce8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cec:	4b22      	ldr	r3, [pc, #136]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000cee:	4a23      	ldr	r2, [pc, #140]	; (8000d7c <MX_USART3_UART_Init+0x94>)
 8000cf0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000cf2:	4b21      	ldr	r3, [pc, #132]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000cf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cf8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cfa:	4b1f      	ldr	r3, [pc, #124]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d00:	4b1d      	ldr	r3, [pc, #116]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d06:	4b1c      	ldr	r3, [pc, #112]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d0c:	4b1a      	ldr	r3, [pc, #104]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d0e:	220c      	movs	r2, #12
 8000d10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d12:	4b19      	ldr	r3, [pc, #100]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d18:	4b17      	ldr	r3, [pc, #92]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d1e:	4b16      	ldr	r3, [pc, #88]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d24:	4b14      	ldr	r3, [pc, #80]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d2a:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d30:	4811      	ldr	r0, [pc, #68]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d32:	f011 f9a7 	bl	8012084 <HAL_UART_Init>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d3c:	f000 fc54 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d40:	2100      	movs	r1, #0
 8000d42:	480d      	ldr	r0, [pc, #52]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d44:	f013 f964 	bl	8014010 <HAL_UARTEx_SetTxFifoThreshold>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d4e:	f000 fc4b 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d52:	2100      	movs	r1, #0
 8000d54:	4808      	ldr	r0, [pc, #32]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d56:	f013 f999 	bl	801408c <HAL_UARTEx_SetRxFifoThreshold>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000d60:	f000 fc42 	bl	80015e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d64:	4804      	ldr	r0, [pc, #16]	; (8000d78 <MX_USART3_UART_Init+0x90>)
 8000d66:	f013 f91a 	bl	8013f9e <HAL_UARTEx_DisableFifoMode>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000d70:	f000 fc3a 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	2400043c 	.word	0x2400043c
 8000d7c:	40004800 	.word	0x40004800

08000d80 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000d84:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <MX_QUADSPI_Init+0x50>)
 8000d86:	4a13      	ldr	r2, [pc, #76]	; (8000dd4 <MX_QUADSPI_Init+0x54>)
 8000d88:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 10;
 8000d8a:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <MX_QUADSPI_Init+0x50>)
 8000d8c:	220a      	movs	r2, #10
 8000d8e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000d90:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <MX_QUADSPI_Init+0x50>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000d96:	4b0e      	ldr	r3, [pc, #56]	; (8000dd0 <MX_QUADSPI_Init+0x50>)
 8000d98:	2210      	movs	r2, #16
 8000d9a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 22;
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <MX_QUADSPI_Init+0x50>)
 8000d9e:	2216      	movs	r2, #22
 8000da0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_5_CYCLE;
 8000da2:	4b0b      	ldr	r3, [pc, #44]	; (8000dd0 <MX_QUADSPI_Init+0x50>)
 8000da4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000da8:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000daa:	4b09      	ldr	r3, [pc, #36]	; (8000dd0 <MX_QUADSPI_Init+0x50>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000db0:	4b07      	ldr	r3, [pc, #28]	; (8000dd0 <MX_QUADSPI_Init+0x50>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000db6:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <MX_QUADSPI_Init+0x50>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000dbc:	4804      	ldr	r0, [pc, #16]	; (8000dd0 <MX_QUADSPI_Init+0x50>)
 8000dbe:	f00b f81f 	bl	800be00 <HAL_QSPI_Init>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000dc8:	f000 fc0e 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000dcc:	bf00      	nop
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	24000728 	.word	0x24000728
 8000dd4:	52005000 	.word	0x52005000

08000dd8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ddc:	4b27      	ldr	r3, [pc, #156]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000dde:	4a28      	ldr	r2, [pc, #160]	; (8000e80 <MX_SPI1_Init+0xa8>)
 8000de0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000de2:	4b26      	ldr	r3, [pc, #152]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000de4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000de8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000dea:	4b24      	ldr	r3, [pc, #144]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000df0:	4b22      	ldr	r3, [pc, #136]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000df2:	2203      	movs	r2, #3
 8000df4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000df6:	4b21      	ldr	r3, [pc, #132]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dfc:	4b1f      	ldr	r3, [pc, #124]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e02:	4b1e      	ldr	r3, [pc, #120]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e04:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000e08:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e0a:	4b1c      	ldr	r3, [pc, #112]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e10:	4b1a      	ldr	r3, [pc, #104]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e16:	4b19      	ldr	r3, [pc, #100]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e1c:	4b17      	ldr	r3, [pc, #92]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000e22:	4b16      	ldr	r3, [pc, #88]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e28:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e2e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000e36:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e42:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000e48:	4b0c      	ldr	r3, [pc, #48]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000e54:	4b09      	ldr	r3, [pc, #36]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000e5a:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e66:	4805      	ldr	r0, [pc, #20]	; (8000e7c <MX_SPI1_Init+0xa4>)
 8000e68:	f00f f8f2 	bl	8010050 <HAL_SPI_Init>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8000e72:	f000 fbb9 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	24000774 	.word	0x24000774
 8000e80:	40013000 	.word	0x40013000

08000e84 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b08a      	sub	sp, #40	; 0x28
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e8a:	f107 031c 	add.w	r3, r7, #28
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e96:	463b      	mov	r3, r7
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
 8000ea4:	615a      	str	r2, [r3, #20]
 8000ea6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ea8:	4b32      	ldr	r3, [pc, #200]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000eaa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000eae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8000eb0:	4b30      	ldr	r3, [pc, #192]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000eb2:	2263      	movs	r2, #99	; 0x63
 8000eb4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb6:	4b2f      	ldr	r3, [pc, #188]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000ebc:	4b2d      	ldr	r3, [pc, #180]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000ebe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ec2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec4:	4b2b      	ldr	r3, [pc, #172]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eca:	4b2a      	ldr	r3, [pc, #168]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ed0:	4828      	ldr	r0, [pc, #160]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000ed2:	f00f facb 	bl	801046c <HAL_TIM_PWM_Init>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000edc:	f000 fb84 	bl	80015e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ee8:	f107 031c 	add.w	r3, r7, #28
 8000eec:	4619      	mov	r1, r3
 8000eee:	4821      	ldr	r0, [pc, #132]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000ef0:	f011 f81c 	bl	8011f2c <HAL_TIMEx_MasterConfigSynchronization>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000efa:	f000 fb75 	bl	80015e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000efe:	2360      	movs	r3, #96	; 0x60
 8000f00:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f0e:	463b      	mov	r3, r7
 8000f10:	2200      	movs	r2, #0
 8000f12:	4619      	mov	r1, r3
 8000f14:	4817      	ldr	r0, [pc, #92]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000f16:	f010 f877 	bl	8011008 <HAL_TIM_PWM_ConfigChannel>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000f20:	f000 fb62 	bl	80015e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f24:	463b      	mov	r3, r7
 8000f26:	2204      	movs	r2, #4
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4812      	ldr	r0, [pc, #72]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000f2c:	f010 f86c 	bl	8011008 <HAL_TIM_PWM_ConfigChannel>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8000f36:	f000 fb57 	bl	80015e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f3a:	463b      	mov	r3, r7
 8000f3c:	2208      	movs	r2, #8
 8000f3e:	4619      	mov	r1, r3
 8000f40:	480c      	ldr	r0, [pc, #48]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000f42:	f010 f861 	bl	8011008 <HAL_TIM_PWM_ConfigChannel>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8000f4c:	f000 fb4c 	bl	80015e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000f50:	463b      	mov	r3, r7
 8000f52:	220c      	movs	r2, #12
 8000f54:	4619      	mov	r1, r3
 8000f56:	4807      	ldr	r0, [pc, #28]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000f58:	f010 f856 	bl	8011008 <HAL_TIM_PWM_ConfigChannel>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 8000f62:	f000 fb41 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f66:	4803      	ldr	r0, [pc, #12]	; (8000f74 <MX_TIM2_Init+0xf0>)
 8000f68:	f005 f9be 	bl	80062e8 <HAL_TIM_MspPostInit>

}
 8000f6c:	bf00      	nop
 8000f6e:	3728      	adds	r7, #40	; 0x28
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	240007fc 	.word	0x240007fc

08000f78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	; 0x28
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f7e:	f107 031c 	add.w	r3, r7, #28
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
 8000f98:	615a      	str	r2, [r3, #20]
 8000f9a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f9c:	4b27      	ldr	r3, [pc, #156]	; (800103c <MX_TIM3_Init+0xc4>)
 8000f9e:	4a28      	ldr	r2, [pc, #160]	; (8001040 <MX_TIM3_Init+0xc8>)
 8000fa0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 99;
 8000fa2:	4b26      	ldr	r3, [pc, #152]	; (800103c <MX_TIM3_Init+0xc4>)
 8000fa4:	2263      	movs	r2, #99	; 0x63
 8000fa6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fa8:	4b24      	ldr	r3, [pc, #144]	; (800103c <MX_TIM3_Init+0xc4>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15503;
 8000fae:	4b23      	ldr	r3, [pc, #140]	; (800103c <MX_TIM3_Init+0xc4>)
 8000fb0:	f643 428f 	movw	r2, #15503	; 0x3c8f
 8000fb4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fb6:	4b21      	ldr	r3, [pc, #132]	; (800103c <MX_TIM3_Init+0xc4>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fbc:	4b1f      	ldr	r3, [pc, #124]	; (800103c <MX_TIM3_Init+0xc4>)
 8000fbe:	2280      	movs	r2, #128	; 0x80
 8000fc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000fc2:	481e      	ldr	r0, [pc, #120]	; (800103c <MX_TIM3_Init+0xc4>)
 8000fc4:	f00f fa52 	bl	801046c <HAL_TIM_PWM_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000fce:	f000 fb0b 	bl	80015e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fda:	f107 031c 	add.w	r3, r7, #28
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4816      	ldr	r0, [pc, #88]	; (800103c <MX_TIM3_Init+0xc4>)
 8000fe2:	f010 ffa3 	bl	8011f2c <HAL_TIMEx_MasterConfigSynchronization>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000fec:	f000 fafc 	bl	80015e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ff0:	2360      	movs	r3, #96	; 0x60
 8000ff2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001000:	463b      	mov	r3, r7
 8001002:	2200      	movs	r2, #0
 8001004:	4619      	mov	r1, r3
 8001006:	480d      	ldr	r0, [pc, #52]	; (800103c <MX_TIM3_Init+0xc4>)
 8001008:	f00f fffe 	bl	8011008 <HAL_TIM_PWM_ConfigChannel>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001012:	f000 fae9 	bl	80015e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001016:	463b      	mov	r3, r7
 8001018:	2204      	movs	r2, #4
 800101a:	4619      	mov	r1, r3
 800101c:	4807      	ldr	r0, [pc, #28]	; (800103c <MX_TIM3_Init+0xc4>)
 800101e:	f00f fff3 	bl	8011008 <HAL_TIM_PWM_ConfigChannel>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001028:	f000 fade 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800102c:	4803      	ldr	r0, [pc, #12]	; (800103c <MX_TIM3_Init+0xc4>)
 800102e:	f005 f95b 	bl	80062e8 <HAL_TIM_MspPostInit>

}
 8001032:	bf00      	nop
 8001034:	3728      	adds	r7, #40	; 0x28
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	24000848 	.word	0x24000848
 8001040:	40000400 	.word	0x40000400

08001044 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08c      	sub	sp, #48	; 0x30
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800104a:	f107 031c 	add.w	r3, r7, #28
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800105a:	f107 030c 	add.w	r3, r7, #12
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001068:	463b      	mov	r3, r7
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001072:	4b33      	ldr	r3, [pc, #204]	; (8001140 <MX_TIM5_Init+0xfc>)
 8001074:	4a33      	ldr	r2, [pc, #204]	; (8001144 <MX_TIM5_Init+0x100>)
 8001076:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001078:	4b31      	ldr	r3, [pc, #196]	; (8001140 <MX_TIM5_Init+0xfc>)
 800107a:	2200      	movs	r2, #0
 800107c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107e:	4b30      	ldr	r3, [pc, #192]	; (8001140 <MX_TIM5_Init+0xfc>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001084:	4b2e      	ldr	r3, [pc, #184]	; (8001140 <MX_TIM5_Init+0xfc>)
 8001086:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800108a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108c:	4b2c      	ldr	r3, [pc, #176]	; (8001140 <MX_TIM5_Init+0xfc>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001092:	4b2b      	ldr	r3, [pc, #172]	; (8001140 <MX_TIM5_Init+0xfc>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8001098:	4829      	ldr	r0, [pc, #164]	; (8001140 <MX_TIM5_Init+0xfc>)
 800109a:	f00f fb4d 	bl	8010738 <HAL_TIM_IC_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 80010a4:	f000 faa0 	bl	80015e8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80010a8:	2304      	movs	r3, #4
 80010aa:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80010ac:	2350      	movs	r3, #80	; 0x50
 80010ae:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80010b0:	2300      	movs	r3, #0
 80010b2:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 80010bc:	f107 031c 	add.w	r3, r7, #28
 80010c0:	4619      	mov	r1, r3
 80010c2:	481f      	ldr	r0, [pc, #124]	; (8001140 <MX_TIM5_Init+0xfc>)
 80010c4:	f010 f8b4 	bl	8011230 <HAL_TIM_SlaveConfigSynchro>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 80010ce:	f000 fa8b 	bl	80015e8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80010d6:	2301      	movs	r3, #1
 80010d8:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80010e2:	f107 030c 	add.w	r3, r7, #12
 80010e6:	2200      	movs	r2, #0
 80010e8:	4619      	mov	r1, r3
 80010ea:	4815      	ldr	r0, [pc, #84]	; (8001140 <MX_TIM5_Init+0xfc>)
 80010ec:	f00f feef 	bl	8010ece <HAL_TIM_IC_ConfigChannel>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_TIM5_Init+0xb6>
  {
    Error_Handler();
 80010f6:	f000 fa77 	bl	80015e8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80010fa:	2302      	movs	r3, #2
 80010fc:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80010fe:	2302      	movs	r3, #2
 8001100:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001102:	f107 030c 	add.w	r3, r7, #12
 8001106:	2204      	movs	r2, #4
 8001108:	4619      	mov	r1, r3
 800110a:	480d      	ldr	r0, [pc, #52]	; (8001140 <MX_TIM5_Init+0xfc>)
 800110c:	f00f fedf 	bl	8010ece <HAL_TIM_IC_ConfigChannel>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8001116:	f000 fa67 	bl	80015e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800111a:	2300      	movs	r3, #0
 800111c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800111e:	2300      	movs	r3, #0
 8001120:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001122:	463b      	mov	r3, r7
 8001124:	4619      	mov	r1, r3
 8001126:	4806      	ldr	r0, [pc, #24]	; (8001140 <MX_TIM5_Init+0xfc>)
 8001128:	f010 ff00 	bl	8011f2c <HAL_TIMEx_MasterConfigSynchronization>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_TIM5_Init+0xf2>
  {
    Error_Handler();
 8001132:	f000 fa59 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001136:	bf00      	nop
 8001138:	3730      	adds	r7, #48	; 0x30
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	24000894 	.word	0x24000894
 8001144:	40000c00 	.word	0x40000c00

08001148 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800114e:	1d3b      	adds	r3, r7, #4
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001158:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <MX_TIM7_Init+0x68>)
 800115a:	4a16      	ldr	r2, [pc, #88]	; (80011b4 <MX_TIM7_Init+0x6c>)
 800115c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 800115e:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <MX_TIM7_Init+0x68>)
 8001160:	f242 720f 	movw	r2, #9999	; 0x270f
 8001164:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001166:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <MX_TIM7_Init+0x68>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 800116c:	4b10      	ldr	r3, [pc, #64]	; (80011b0 <MX_TIM7_Init+0x68>)
 800116e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001172:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001174:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <MX_TIM7_Init+0x68>)
 8001176:	2280      	movs	r2, #128	; 0x80
 8001178:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800117a:	480d      	ldr	r0, [pc, #52]	; (80011b0 <MX_TIM7_Init+0x68>)
 800117c:	f00f f8a7 	bl	80102ce <HAL_TIM_Base_Init>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8001186:	f000 fa2f 	bl	80015e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800118e:	2300      	movs	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	4619      	mov	r1, r3
 8001196:	4806      	ldr	r0, [pc, #24]	; (80011b0 <MX_TIM7_Init+0x68>)
 8001198:	f010 fec8 	bl	8011f2c <HAL_TIMEx_MasterConfigSynchronization>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80011a2:	f000 fa21 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	240008e0 	.word	0x240008e0
 80011b4:	40001400 	.word	0x40001400

080011b8 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08c      	sub	sp, #48	; 0x30
 80011bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80011be:	f107 031c 	add.w	r3, r7, #28
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80011ce:	f107 030c 	add.w	r3, r7, #12
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011dc:	463b      	mov	r3, r7
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80011e6:	4b34      	ldr	r3, [pc, #208]	; (80012b8 <MX_TIM15_Init+0x100>)
 80011e8:	4a34      	ldr	r2, [pc, #208]	; (80012bc <MX_TIM15_Init+0x104>)
 80011ea:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 80011ec:	4b32      	ldr	r3, [pc, #200]	; (80012b8 <MX_TIM15_Init+0x100>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f2:	4b31      	ldr	r3, [pc, #196]	; (80012b8 <MX_TIM15_Init+0x100>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80011f8:	4b2f      	ldr	r3, [pc, #188]	; (80012b8 <MX_TIM15_Init+0x100>)
 80011fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011fe:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001200:	4b2d      	ldr	r3, [pc, #180]	; (80012b8 <MX_TIM15_Init+0x100>)
 8001202:	2200      	movs	r2, #0
 8001204:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001206:	4b2c      	ldr	r3, [pc, #176]	; (80012b8 <MX_TIM15_Init+0x100>)
 8001208:	2200      	movs	r2, #0
 800120a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800120c:	4b2a      	ldr	r3, [pc, #168]	; (80012b8 <MX_TIM15_Init+0x100>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 8001212:	4829      	ldr	r0, [pc, #164]	; (80012b8 <MX_TIM15_Init+0x100>)
 8001214:	f00f fa90 	bl	8010738 <HAL_TIM_IC_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM15_Init+0x6a>
  {
    Error_Handler();
 800121e:	f000 f9e3 	bl	80015e8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001222:	2304      	movs	r3, #4
 8001224:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001226:	2350      	movs	r3, #80	; 0x50
 8001228:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800122a:	2300      	movs	r3, #0
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800122e:	2300      	movs	r3, #0
 8001230:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim15, &sSlaveConfig) != HAL_OK)
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	4619      	mov	r1, r3
 800123c:	481e      	ldr	r0, [pc, #120]	; (80012b8 <MX_TIM15_Init+0x100>)
 800123e:	f00f fff7 	bl	8011230 <HAL_TIM_SlaveConfigSynchro>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8001248:	f000 f9ce 	bl	80015e8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001250:	2301      	movs	r3, #1
 8001252:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800125c:	f107 030c 	add.w	r3, r7, #12
 8001260:	2200      	movs	r2, #0
 8001262:	4619      	mov	r1, r3
 8001264:	4814      	ldr	r0, [pc, #80]	; (80012b8 <MX_TIM15_Init+0x100>)
 8001266:	f00f fe32 	bl	8010ece <HAL_TIM_IC_ConfigChannel>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_TIM15_Init+0xbc>
  {
    Error_Handler();
 8001270:	f000 f9ba 	bl	80015e8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001274:	2302      	movs	r3, #2
 8001276:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001278:	2302      	movs	r3, #2
 800127a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800127c:	f107 030c 	add.w	r3, r7, #12
 8001280:	2204      	movs	r2, #4
 8001282:	4619      	mov	r1, r3
 8001284:	480c      	ldr	r0, [pc, #48]	; (80012b8 <MX_TIM15_Init+0x100>)
 8001286:	f00f fe22 	bl	8010ece <HAL_TIM_IC_ConfigChannel>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM15_Init+0xdc>
  {
    Error_Handler();
 8001290:	f000 f9aa 	bl	80015e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001294:	2300      	movs	r3, #0
 8001296:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001298:	2300      	movs	r3, #0
 800129a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800129c:	463b      	mov	r3, r7
 800129e:	4619      	mov	r1, r3
 80012a0:	4805      	ldr	r0, [pc, #20]	; (80012b8 <MX_TIM15_Init+0x100>)
 80012a2:	f010 fe43 	bl	8011f2c <HAL_TIMEx_MasterConfigSynchronization>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM15_Init+0xf8>
  {
    Error_Handler();
 80012ac:	f000 f99c 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80012b0:	bf00      	nop
 80012b2:	3730      	adds	r7, #48	; 0x30
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	2400092c 	.word	0x2400092c
 80012bc:	40014000 	.word	0x40014000

080012c0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80012c4:	4b10      	ldr	r3, [pc, #64]	; (8001308 <MX_TIM16_Init+0x48>)
 80012c6:	4a11      	ldr	r2, [pc, #68]	; (800130c <MX_TIM16_Init+0x4c>)
 80012c8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 9999;
 80012ca:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <MX_TIM16_Init+0x48>)
 80012cc:	f242 720f 	movw	r2, #9999	; 0x270f
 80012d0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d2:	4b0d      	ldr	r3, [pc, #52]	; (8001308 <MX_TIM16_Init+0x48>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 499;
 80012d8:	4b0b      	ldr	r3, [pc, #44]	; (8001308 <MX_TIM16_Init+0x48>)
 80012da:	f240 12f3 	movw	r2, #499	; 0x1f3
 80012de:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012e0:	4b09      	ldr	r3, [pc, #36]	; (8001308 <MX_TIM16_Init+0x48>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80012e6:	4b08      	ldr	r3, [pc, #32]	; (8001308 <MX_TIM16_Init+0x48>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012ec:	4b06      	ldr	r3, [pc, #24]	; (8001308 <MX_TIM16_Init+0x48>)
 80012ee:	2280      	movs	r2, #128	; 0x80
 80012f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80012f2:	4805      	ldr	r0, [pc, #20]	; (8001308 <MX_TIM16_Init+0x48>)
 80012f4:	f00e ffeb 	bl	80102ce <HAL_TIM_Base_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80012fe:	f000 f973 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	24000978 	.word	0x24000978
 800130c:	40014400 	.word	0x40014400

08001310 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001314:	4b15      	ldr	r3, [pc, #84]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001316:	4a16      	ldr	r2, [pc, #88]	; (8001370 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001318:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800131a:	4b14      	ldr	r3, [pc, #80]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800131c:	2209      	movs	r2, #9
 800131e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001320:	4b12      	ldr	r3, [pc, #72]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001322:	2202      	movs	r2, #2
 8001324:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001326:	4b11      	ldr	r3, [pc, #68]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001328:	2200      	movs	r2, #0
 800132a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800132c:	4b0f      	ldr	r3, [pc, #60]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800132e:	2202      	movs	r2, #2
 8001330:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001332:	4b0e      	ldr	r3, [pc, #56]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001334:	2200      	movs	r2, #0
 8001336:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001338:	4b0c      	ldr	r3, [pc, #48]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800133a:	2200      	movs	r2, #0
 800133c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800133e:	4b0b      	ldr	r3, [pc, #44]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001340:	2200      	movs	r2, #0
 8001342:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001344:	4b09      	ldr	r3, [pc, #36]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001346:	2200      	movs	r2, #0
 8001348:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800134a:	4b08      	ldr	r3, [pc, #32]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800134c:	2200      	movs	r2, #0
 800134e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001350:	4b06      	ldr	r3, [pc, #24]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001352:	2200      	movs	r2, #0
 8001354:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001356:	4805      	ldr	r0, [pc, #20]	; (800136c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001358:	f00a fbbf 	bl	800bada <HAL_PCD_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8001362:	f000 f941 	bl	80015e8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	240009c4 	.word	0x240009c4
 8001370:	40080000 	.word	0x40080000

08001374 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 800137a:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <MX_BDMA_Init+0x3c>)
 800137c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001380:	4a0b      	ldr	r2, [pc, #44]	; (80013b0 <MX_BDMA_Init+0x3c>)
 8001382:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001386:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800138a:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <MX_BDMA_Init+0x3c>)
 800138c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001390:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001394:	607b      	str	r3, [r7, #4]
 8001396:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 8001398:	2200      	movs	r2, #0
 800139a:	2100      	movs	r1, #0
 800139c:	2081      	movs	r0, #129	; 0x81
 800139e:	f007 fa08 	bl	80087b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 80013a2:	2081      	movs	r0, #129	; 0x81
 80013a4:	f007 fa1f 	bl	80087e6 <HAL_NVIC_EnableIRQ>

}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	58024400 	.word	0x58024400

080013b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013ba:	4b1d      	ldr	r3, [pc, #116]	; (8001430 <MX_DMA_Init+0x7c>)
 80013bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013c0:	4a1b      	ldr	r2, [pc, #108]	; (8001430 <MX_DMA_Init+0x7c>)
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80013ca:	4b19      	ldr	r3, [pc, #100]	; (8001430 <MX_DMA_Init+0x7c>)
 80013cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80013d0:	f003 0301 	and.w	r3, r3, #1
 80013d4:	607b      	str	r3, [r7, #4]
 80013d6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80013d8:	2200      	movs	r2, #0
 80013da:	2100      	movs	r1, #0
 80013dc:	200b      	movs	r0, #11
 80013de:	f007 f9e8 	bl	80087b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80013e2:	200b      	movs	r0, #11
 80013e4:	f007 f9ff 	bl	80087e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80013e8:	2200      	movs	r2, #0
 80013ea:	2100      	movs	r1, #0
 80013ec:	200c      	movs	r0, #12
 80013ee:	f007 f9e0 	bl	80087b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80013f2:	200c      	movs	r0, #12
 80013f4:	f007 f9f7 	bl	80087e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80013f8:	2200      	movs	r2, #0
 80013fa:	2100      	movs	r1, #0
 80013fc:	200d      	movs	r0, #13
 80013fe:	f007 f9d8 	bl	80087b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001402:	200d      	movs	r0, #13
 8001404:	f007 f9ef 	bl	80087e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001408:	2200      	movs	r2, #0
 800140a:	2100      	movs	r1, #0
 800140c:	200e      	movs	r0, #14
 800140e:	f007 f9d0 	bl	80087b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001412:	200e      	movs	r0, #14
 8001414:	f007 f9e7 	bl	80087e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001418:	2200      	movs	r2, #0
 800141a:	2100      	movs	r1, #0
 800141c:	200f      	movs	r0, #15
 800141e:	f007 f9c8 	bl	80087b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001422:	200f      	movs	r0, #15
 8001424:	f007 f9df 	bl	80087e6 <HAL_NVIC_EnableIRQ>

}
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	58024400 	.word	0x58024400

08001434 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08c      	sub	sp, #48	; 0x30
 8001438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143a:	f107 031c 	add.w	r3, r7, #28
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800144a:	4b62      	ldr	r3, [pc, #392]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 800144c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001450:	4a60      	ldr	r2, [pc, #384]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 8001452:	f043 0310 	orr.w	r3, r3, #16
 8001456:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800145a:	4b5e      	ldr	r3, [pc, #376]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 800145c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001460:	f003 0310 	and.w	r3, r3, #16
 8001464:	61bb      	str	r3, [r7, #24]
 8001466:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001468:	4b5a      	ldr	r3, [pc, #360]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 800146a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800146e:	4a59      	ldr	r2, [pc, #356]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001478:	4b56      	ldr	r3, [pc, #344]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 800147a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800147e:	f003 0304 	and.w	r3, r3, #4
 8001482:	617b      	str	r3, [r7, #20]
 8001484:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001486:	4b53      	ldr	r3, [pc, #332]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 8001488:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800148c:	4a51      	ldr	r2, [pc, #324]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 800148e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001492:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001496:	4b4f      	ldr	r3, [pc, #316]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 8001498:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800149c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a4:	4b4b      	ldr	r3, [pc, #300]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 80014a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014aa:	4a4a      	ldr	r2, [pc, #296]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014b4:	4b47      	ldr	r3, [pc, #284]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 80014b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c2:	4b44      	ldr	r3, [pc, #272]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 80014c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014c8:	4a42      	ldr	r2, [pc, #264]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 80014ca:	f043 0302 	orr.w	r3, r3, #2
 80014ce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014d2:	4b40      	ldr	r3, [pc, #256]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 80014d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014d8:	f003 0302 	and.w	r3, r3, #2
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014e0:	4b3c      	ldr	r3, [pc, #240]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 80014e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014e6:	4a3b      	ldr	r2, [pc, #236]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 80014e8:	f043 0308 	orr.w	r3, r3, #8
 80014ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80014f0:	4b38      	ldr	r3, [pc, #224]	; (80015d4 <MX_GPIO_Init+0x1a0>)
 80014f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014f6:	f003 0308 	and.w	r3, r3, #8
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ONBOARD_LED_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	f248 0108 	movw	r1, #32776	; 0x8008
 8001504:	4834      	ldr	r0, [pc, #208]	; (80015d8 <MX_GPIO_Init+0x1a4>)
 8001506:	f00a f98d 	bl	800b824 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BNO_NRST_Pin|BNO_BOOTN_Pin|Manual_Output_Pin, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	f24c 0120 	movw	r1, #49184	; 0xc020
 8001510:	4832      	ldr	r0, [pc, #200]	; (80015dc <MX_GPIO_Init+0x1a8>)
 8001512:	f00a f987 	bl	800b824 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, BNO_P0_Pin|BNO_P1_Pin|PCA9685_OE_Pin|LED_BLUE_Pin
 8001516:	2200      	movs	r2, #0
 8001518:	f44f 61ed 	mov.w	r1, #1896	; 0x768
 800151c:	4830      	ldr	r0, [pc, #192]	; (80015e0 <MX_GPIO_Init+0x1ac>)
 800151e:	f00a f981 	bl	800b824 <HAL_GPIO_WritePin>
                          |LED_YELLOW_Pin|SPI_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ONBOARD_LED_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = ONBOARD_LED_Pin|LED_RED_Pin;
 8001522:	f248 0308 	movw	r3, #32776	; 0x8008
 8001526:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001528:	2301      	movs	r3, #1
 800152a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001530:	2300      	movs	r3, #0
 8001532:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001534:	f107 031c 	add.w	r3, r7, #28
 8001538:	4619      	mov	r1, r3
 800153a:	4827      	ldr	r0, [pc, #156]	; (80015d8 <MX_GPIO_Init+0x1a4>)
 800153c:	f009 ffaa 	bl	800b494 <HAL_GPIO_Init>

  /*Configure GPIO pin : Onboard_Key1_Pin */
  GPIO_InitStruct.Pin = Onboard_Key1_Pin;
 8001540:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001544:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001546:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800154a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Onboard_Key1_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	4619      	mov	r1, r3
 8001556:	4823      	ldr	r0, [pc, #140]	; (80015e4 <MX_GPIO_Init+0x1b0>)
 8001558:	f009 ff9c 	bl	800b494 <HAL_GPIO_Init>

  /*Configure GPIO pin : BNO_INT_Pin */
  GPIO_InitStruct.Pin = BNO_INT_Pin;
 800155c:	2380      	movs	r3, #128	; 0x80
 800155e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001560:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001564:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BNO_INT_GPIO_Port, &GPIO_InitStruct);
 800156a:	f107 031c 	add.w	r3, r7, #28
 800156e:	4619      	mov	r1, r3
 8001570:	4819      	ldr	r0, [pc, #100]	; (80015d8 <MX_GPIO_Init+0x1a4>)
 8001572:	f009 ff8f 	bl	800b494 <HAL_GPIO_Init>

  /*Configure GPIO pins : BNO_NRST_Pin BNO_BOOTN_Pin Manual_Output_Pin */
  GPIO_InitStruct.Pin = BNO_NRST_Pin|BNO_BOOTN_Pin|Manual_Output_Pin;
 8001576:	f24c 0320 	movw	r3, #49184	; 0xc020
 800157a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157c:	2301      	movs	r3, #1
 800157e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001584:	2300      	movs	r3, #0
 8001586:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001588:	f107 031c 	add.w	r3, r7, #28
 800158c:	4619      	mov	r1, r3
 800158e:	4813      	ldr	r0, [pc, #76]	; (80015dc <MX_GPIO_Init+0x1a8>)
 8001590:	f009 ff80 	bl	800b494 <HAL_GPIO_Init>

  /*Configure GPIO pins : BNO_P0_Pin BNO_P1_Pin PCA9685_OE_Pin LED_BLUE_Pin
                           LED_YELLOW_Pin SPI_CS_Pin */
  GPIO_InitStruct.Pin = BNO_P0_Pin|BNO_P1_Pin|PCA9685_OE_Pin|LED_BLUE_Pin
 8001594:	f44f 63ed 	mov.w	r3, #1896	; 0x768
 8001598:	61fb      	str	r3, [r7, #28]
                          |LED_YELLOW_Pin|SPI_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159a:	2301      	movs	r3, #1
 800159c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2300      	movs	r3, #0
 80015a4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a6:	f107 031c 	add.w	r3, r7, #28
 80015aa:	4619      	mov	r1, r3
 80015ac:	480c      	ldr	r0, [pc, #48]	; (80015e0 <MX_GPIO_Init+0x1ac>)
 80015ae:	f009 ff71 	bl	800b494 <HAL_GPIO_Init>

  /*Configure GPIO pin : Manual_Input_Pin */
  GPIO_InitStruct.Pin = Manual_Input_Pin;
 80015b2:	2380      	movs	r3, #128	; 0x80
 80015b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b6:	2300      	movs	r3, #0
 80015b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Manual_Input_GPIO_Port, &GPIO_InitStruct);
 80015be:	f107 031c 	add.w	r3, r7, #28
 80015c2:	4619      	mov	r1, r3
 80015c4:	4805      	ldr	r0, [pc, #20]	; (80015dc <MX_GPIO_Init+0x1a8>)
 80015c6:	f009 ff65 	bl	800b494 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015ca:	bf00      	nop
 80015cc:	3730      	adds	r7, #48	; 0x30
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	58024400 	.word	0x58024400
 80015d8:	58021000 	.word	0x58021000
 80015dc:	58020400 	.word	0x58020400
 80015e0:	58020c00 	.word	0x58020c00
 80015e4:	58020800 	.word	0x58020800

080015e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ec:	b672      	cpsid	i
}
 80015ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <Error_Handler+0x8>

080015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>:
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 80015f2:	b480      	push	{r7}
 80015f4:	b087      	sub	sp, #28
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
 80015fa:	ed87 0a00 	vstr	s0, [r7]
 80015fe:	683b      	ldr	r3, [r7, #0]
  {
    int32_t val;
    std::memcpy(&val, &f, sizeof(val));
 8001600:	60fb      	str	r3, [r7, #12]

    int16_t exp = ((val >> 23) & 255);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	15db      	asrs	r3, r3, #23
 8001606:	b21b      	sxth	r3, r3
 8001608:	b2db      	uxtb	r3, r3
 800160a:	82fb      	strh	r3, [r7, #22]
    uint32_t mantissa = val & 0x7FFFFF;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8001612:	613b      	str	r3, [r7, #16]

    if (exp == 255)
 8001614:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001618:	2bff      	cmp	r3, #255	; 0xff
 800161a:	d103      	bne.n	8001624 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x32>
    {
      exp = 2047; // Special value for NaN, infinity etc.
 800161c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001620:	82fb      	strh	r3, [r7, #22]
 8001622:	e02a      	b.n	800167a <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x88>
    }
    else if (exp != 0)
 8001624:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x46>
    {
      exp += 1023 - 127; // Normal case
 800162c:	8afb      	ldrh	r3, [r7, #22]
 800162e:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8001632:	b29b      	uxth	r3, r3
 8001634:	82fb      	strh	r3, [r7, #22]
 8001636:	e020      	b.n	800167a <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x88>
    }
    else if (!mantissa)
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d102      	bne.n	8001644 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x52>
    {
      exp = 0; // Zero
 800163e:	2300      	movs	r3, #0
 8001640:	82fb      	strh	r3, [r7, #22]
 8001642:	e01a      	b.n	800167a <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x88>
    }
    else
    {
      // Denormalized value in float, will fit as normalized value in double
      exp += 1023 - 127;
 8001644:	8afb      	ldrh	r3, [r7, #22]
 8001646:	f503 7360 	add.w	r3, r3, #896	; 0x380
 800164a:	b29b      	uxth	r3, r3
 800164c:	82fb      	strh	r3, [r7, #22]
      mantissa <<= 1;
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	613b      	str	r3, [r7, #16]
      while (!(mantissa & 0x800000))
 8001654:	e008      	b.n	8001668 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x76>
      {
          mantissa <<= 1;
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	613b      	str	r3, [r7, #16]
          exp--;
 800165c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001660:	b29b      	uxth	r3, r3
 8001662:	3b01      	subs	r3, #1
 8001664:	b29b      	uxth	r3, r3
 8001666:	82fb      	strh	r3, [r7, #22]
      while (!(mantissa & 0x800000))
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d0f1      	beq.n	8001656 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x64>
      }
      mantissa &= 0x7FFFFF;
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8001678:	613b      	str	r3, [r7, #16]
    }

    *(outbuffer++) = 0;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	1c5a      	adds	r2, r3, #1
 800167e:	607a      	str	r2, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	1c5a      	adds	r2, r3, #1
 8001688:	607a      	str	r2, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	1c5a      	adds	r2, r3, #1
 8001692:	607a      	str	r2, [r7, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (mantissa << 5) & 0xff;
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	b2da      	uxtb	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	1c59      	adds	r1, r3, #1
 80016a0:	6079      	str	r1, [r7, #4]
 80016a2:	0152      	lsls	r2, r2, #5
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (mantissa >> 3) & 0xff;
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	08d9      	lsrs	r1, r3, #3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	607a      	str	r2, [r7, #4]
 80016b2:	b2ca      	uxtb	r2, r1
 80016b4:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (mantissa >> 11) & 0xff;
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	0ad9      	lsrs	r1, r3, #11
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	1c5a      	adds	r2, r3, #1
 80016be:	607a      	str	r2, [r7, #4]
 80016c0:	b2ca      	uxtb	r2, r1
 80016c2:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((mantissa >> 19) & 0x0F);
 80016c4:	8afb      	ldrh	r3, [r7, #22]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	011b      	lsls	r3, r3, #4
 80016ca:	b2d9      	uxtb	r1, r3
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	0cdb      	lsrs	r3, r3, #19
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	1c58      	adds	r0, r3, #1
 80016dc:	6078      	str	r0, [r7, #4]
 80016de:	430a      	orrs	r2, r1
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (exp >> 4) & 0x7F;
 80016e4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016e8:	111b      	asrs	r3, r3, #4
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	1c59      	adds	r1, r3, #1
 80016f2:	6079      	str	r1, [r7, #4]
 80016f4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80016f8:	b2d2      	uxtb	r2, r2
 80016fa:	701a      	strb	r2, [r3, #0]

    // Mark negative bit as necessary.
    if (f < 0)
 80016fc:	edd7 7a00 	vldr	s15, [r7]
 8001700:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001708:	d508      	bpl.n	800171c <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x12a>
    {
      *(outbuffer - 1) |= 0x80;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	3b01      	subs	r3, #1
 800170e:	781a      	ldrb	r2, [r3, #0]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3b01      	subs	r3, #1
 8001714:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001718:	b2d2      	uxtb	r2, r2
 800171a:	701a      	strb	r2, [r3, #0]
    }

    return 8;
 800171c:	2308      	movs	r3, #8
  }
 800171e:	4618      	mov	r0, r3
 8001720:	371c      	adds	r7, #28
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr

0800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>:
   * @param[in] inbuffer pointer for buffer to deserialize from.
   * @param[out] f pointer to place the deserialized value in.
   *
   * @return number of bytes to advance the buffer pointer.
   */
  static int deserializeAvrFloat64(const unsigned char* inbuffer, float* f)
 800172a:	b480      	push	{r7}
 800172c:	b087      	sub	sp, #28
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
 8001732:	6039      	str	r1, [r7, #0]
  {
    int16_t exp;
    uint32_t mantissa;

    // Skip lowest 24 bits
    inbuffer += 3;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3303      	adds	r3, #3
 8001738:	607b      	str	r3, [r7, #4]

    // Copy truncated mantissa.
    mantissa = ((uint32_t)(*(inbuffer++)) >> 4 & 0x0F);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	1c5a      	adds	r2, r3, #1
 800173e:	607a      	str	r2, [r7, #4]
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	091b      	lsrs	r3, r3, #4
 8001744:	b2db      	uxtb	r3, r3
 8001746:	f003 030f 	and.w	r3, r3, #15
 800174a:	613b      	str	r3, [r7, #16]
    mantissa |= ((uint32_t)(*(inbuffer++)) & 0xff) << 4;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	1c5a      	adds	r2, r3, #1
 8001750:	607a      	str	r2, [r7, #4]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	011b      	lsls	r3, r3, #4
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4313      	orrs	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
    mantissa |= ((uint32_t)(*(inbuffer++)) & 0xff) << 12;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	1c5a      	adds	r2, r3, #1
 8001760:	607a      	str	r2, [r7, #4]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	031b      	lsls	r3, r3, #12
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	4313      	orrs	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
    mantissa |= ((uint32_t)(*inbuffer) & 0x0f) << 20;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	051b      	lsls	r3, r3, #20
 8001772:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	4313      	orrs	r3, r2
 800177a:	613b      	str	r3, [r7, #16]

    // Copy exponent.
    exp = ((uint32_t)(*(inbuffer++)) & 0xf0) >> 4;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	1c5a      	adds	r2, r3, #1
 8001780:	607a      	str	r2, [r7, #4]
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	091b      	lsrs	r3, r3, #4
 8001786:	b2db      	uxtb	r3, r3
 8001788:	b21b      	sxth	r3, r3
 800178a:	f003 030f 	and.w	r3, r3, #15
 800178e:	82fb      	strh	r3, [r7, #22]
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	b29b      	uxth	r3, r3
 8001796:	011b      	lsls	r3, r3, #4
 8001798:	b29b      	uxth	r3, r3
 800179a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800179e:	b29a      	uxth	r2, r3
 80017a0:	8afb      	ldrh	r3, [r7, #22]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	82fb      	strh	r3, [r7, #22]

    if (exp == 2047)
 80017a8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017ac:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d102      	bne.n	80017ba <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0x90>
    {
      exp = 255; // NaN, infinity etc.
 80017b4:	23ff      	movs	r3, #255	; 0xff
 80017b6:	82fb      	strh	r3, [r7, #22]
 80017b8:	e02c      	b.n	8001814 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xea>
    }
    else if (exp - 1023 > 127)
 80017ba:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017be:	f240 427e 	movw	r2, #1150	; 0x47e
 80017c2:	4293      	cmp	r3, r2
 80017c4:	dd04      	ble.n	80017d0 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xa6>
    {
      exp = 255;
 80017c6:	23ff      	movs	r3, #255	; 0xff
 80017c8:	82fb      	strh	r3, [r7, #22]
      mantissa = 0; // Too large for float, convert to infinity
 80017ca:	2300      	movs	r3, #0
 80017cc:	613b      	str	r3, [r7, #16]
 80017ce:	e021      	b.n	8001814 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xea>
    }
    else if (exp - 1023 >= -126)
 80017d0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017d4:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80017d8:	dd05      	ble.n	80017e6 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xbc>
    {
      exp -= 1023 - 127; // Normal case
 80017da:	8afb      	ldrh	r3, [r7, #22]
 80017dc:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	82fb      	strh	r3, [r7, #22]
 80017e4:	e016      	b.n	8001814 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xea>
    }
    else if (exp - 1023 < -150)
 80017e6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017ea:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 80017ee:	dc02      	bgt.n	80017f6 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xcc>
    {
      exp = 0; // Too small or zero
 80017f0:	2300      	movs	r3, #0
 80017f2:	82fb      	strh	r3, [r7, #22]
 80017f4:	e00e      	b.n	8001814 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xea>
    }
    else
    {
      // Have to convert to denormalized representation for float
      mantissa |= 0x1000000;
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017fc:	613b      	str	r3, [r7, #16]
      mantissa >>= ((-126 + 1023) - exp);
 80017fe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001802:	f240 3381 	movw	r3, #897	; 0x381
 8001806:	1a9b      	subs	r3, r3, r2
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	fa22 f303 	lsr.w	r3, r2, r3
 800180e:	613b      	str	r3, [r7, #16]
      exp = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	82fb      	strh	r3, [r7, #22]
    }

    // Round off mantissa
    if (mantissa != 0xFFFFFF)
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800181a:	4293      	cmp	r3, r2
 800181c:	d002      	beq.n	8001824 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xfa>
      mantissa += 1;
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	3301      	adds	r3, #1
 8001822:	613b      	str	r3, [r7, #16]

    mantissa >>= 1;
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	085b      	lsrs	r3, r3, #1
 8001828:	613b      	str	r3, [r7, #16]

    // Put mantissa and exponent into place
    uint32_t val = mantissa;
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	60fb      	str	r3, [r7, #12]
    val |= static_cast<uint32_t>(exp) << 23;
 800182e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001832:	05da      	lsls	r2, r3, #23
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4313      	orrs	r3, r2
 8001838:	60fb      	str	r3, [r7, #12]

    // Copy negative sign.
    val |= (static_cast<uint32_t>(*(inbuffer++)) & 0x80) << 24;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	1c5a      	adds	r2, r3, #1
 800183e:	607a      	str	r2, [r7, #4]
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	061b      	lsls	r3, r3, #24
 8001844:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	4313      	orrs	r3, r2
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	68fa      	ldr	r2, [r7, #12]

    std::memcpy(f, &val, sizeof(val));
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	601a      	str	r2, [r3, #0]
    return 8;
 8001854:	2308      	movs	r3, #8
  }
 8001856:	4618      	mov	r0, r3
 8001858:	371c      	adds	r7, #28
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2200      	movs	r2, #0
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4618      	mov	r0, r3
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <_ZN3ros3MsgC1Ev>:
class Msg
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	4a04      	ldr	r2, [pc, #16]	; (80018a0 <_ZN3ros3MsgC1Ev+0x1c>)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4618      	mov	r0, r3
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr
 80018a0:	0801582c 	.word	0x0801582c

080018a4 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
      data()
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ffe8 	bl	8001884 <_ZN3ros3MsgC1Ev>
 80018b4:	4a06      	ldr	r2, [pc, #24]	; (80018d0 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	3304      	adds	r3, #4
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff ffcf 	bl	8001862 <_ZN3ros4TimeC1Ev>
    {
    }
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4618      	mov	r0, r3
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	08015814 	.word	0x08015814

080018d4 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6859      	ldr	r1, [r3, #4]
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	683a      	ldr	r2, [r7, #0]
 80018ea:	4413      	add	r3, r2
 80018ec:	b2ca      	uxtb	r2, r1
 80018ee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	0a19      	lsrs	r1, r3, #8
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	3301      	adds	r3, #1
 80018fa:	683a      	ldr	r2, [r7, #0]
 80018fc:	4413      	add	r3, r2
 80018fe:	b2ca      	uxtb	r2, r1
 8001900:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	0c19      	lsrs	r1, r3, #16
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	3302      	adds	r3, #2
 800190c:	683a      	ldr	r2, [r7, #0]
 800190e:	4413      	add	r3, r2
 8001910:	b2ca      	uxtb	r2, r1
 8001912:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	0e19      	lsrs	r1, r3, #24
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	3303      	adds	r3, #3
 800191e:	683a      	ldr	r2, [r7, #0]
 8001920:	4413      	add	r3, r2
 8001922:	b2ca      	uxtb	r2, r1
 8001924:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	3304      	adds	r3, #4
 800192a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6899      	ldr	r1, [r3, #8]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	4413      	add	r3, r2
 8001936:	b2ca      	uxtb	r2, r1
 8001938:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	0a19      	lsrs	r1, r3, #8
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	3301      	adds	r3, #1
 8001944:	683a      	ldr	r2, [r7, #0]
 8001946:	4413      	add	r3, r2
 8001948:	b2ca      	uxtb	r2, r1
 800194a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	0c19      	lsrs	r1, r3, #16
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	3302      	adds	r3, #2
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	4413      	add	r3, r2
 800195a:	b2ca      	uxtb	r2, r1
 800195c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	0e19      	lsrs	r1, r3, #24
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	3303      	adds	r3, #3
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	4413      	add	r3, r2
 800196c:	b2ca      	uxtb	r2, r1
 800196e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	3304      	adds	r3, #4
 8001974:	60fb      	str	r3, [r7, #12]
      return offset;
 8001976:	68fb      	ldr	r3, [r7, #12]
    }
 8001978:	4618      	mov	r0, r3
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	4413      	add	r3, r2
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	461a      	mov	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685a      	ldr	r2, [r3, #4]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	3301      	adds	r3, #1
 80019a8:	6839      	ldr	r1, [r7, #0]
 80019aa:	440b      	add	r3, r1
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	021b      	lsls	r3, r3, #8
 80019b0:	431a      	orrs	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685a      	ldr	r2, [r3, #4]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	3302      	adds	r3, #2
 80019be:	6839      	ldr	r1, [r7, #0]
 80019c0:	440b      	add	r3, r1
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	041b      	lsls	r3, r3, #16
 80019c6:	431a      	orrs	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685a      	ldr	r2, [r3, #4]
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	3303      	adds	r3, #3
 80019d4:	6839      	ldr	r1, [r7, #0]
 80019d6:	440b      	add	r3, r1
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	061b      	lsls	r3, r3, #24
 80019dc:	431a      	orrs	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	3304      	adds	r3, #4
 80019e6:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	4413      	add	r3, r2
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	689a      	ldr	r2, [r3, #8]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	3301      	adds	r3, #1
 80019fe:	6839      	ldr	r1, [r7, #0]
 8001a00:	440b      	add	r3, r1
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	021b      	lsls	r3, r3, #8
 8001a06:	431a      	orrs	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689a      	ldr	r2, [r3, #8]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	3302      	adds	r3, #2
 8001a14:	6839      	ldr	r1, [r7, #0]
 8001a16:	440b      	add	r3, r1
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	041b      	lsls	r3, r3, #16
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689a      	ldr	r2, [r3, #8]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	3303      	adds	r3, #3
 8001a2a:	6839      	ldr	r1, [r7, #0]
 8001a2c:	440b      	add	r3, r1
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	061b      	lsls	r3, r3, #24
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	3304      	adds	r3, #4
 8001a3c:	60fb      	str	r3, [r7, #12]
     return offset;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
    }
 8001a40:	4618      	mov	r0, r3
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <_ZN8std_msgs4Time7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Time"; };
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	4b03      	ldr	r3, [pc, #12]	; (8001a64 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8001a56:	4618      	mov	r0, r3
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	080152b0 	.word	0x080152b0

08001a68 <_ZN8std_msgs4Time6getMD5Ev>:
    virtual const char * getMD5() override { return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	4b03      	ldr	r3, [pc, #12]	; (8001a80 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 8001a72:	4618      	mov	r0, r3
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	080152c0 	.word	0x080152c0

08001a84 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff fef8 	bl	8001884 <_ZN3ros3MsgC1Ev>
 8001a94:	4a0b      	ldr	r2, [pc, #44]	; (8001ac4 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	601a      	str	r2, [r3, #0]
      topic_id(0),
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	809a      	strh	r2, [r3, #4]
      topic_name(""),
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4a09      	ldr	r2, [pc, #36]	; (8001ac8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001aa4:	609a      	str	r2, [r3, #8]
      message_type(""),
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a07      	ldr	r2, [pc, #28]	; (8001ac8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001aaa:	60da      	str	r2, [r3, #12]
      md5sum(""),
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a06      	ldr	r2, [pc, #24]	; (8001ac8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8001ab0:	611a      	str	r2, [r3, #16]
      buffer_size(0)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	615a      	str	r2, [r3, #20]
    {
    }
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	080157fc 	.word	0x080157fc
 8001ac8:	080152e4 	.word	0x080152e4

08001acc <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	8899      	ldrh	r1, [r3, #4]
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	b2ca      	uxtb	r2, r1
 8001ae6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	889b      	ldrh	r3, [r3, #4]
 8001aec:	0a1b      	lsrs	r3, r3, #8
 8001aee:	b299      	uxth	r1, r3
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	3301      	adds	r3, #1
 8001af4:	683a      	ldr	r2, [r7, #0]
 8001af6:	4413      	add	r3, r2
 8001af8:	b2ca      	uxtb	r2, r1
 8001afa:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	3302      	adds	r3, #2
 8001b00:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fbea 	bl	80002e0 <strlen>
 8001b0c:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	683a      	ldr	r2, [r7, #0]
 8001b12:	4413      	add	r3, r2
 8001b14:	69b9      	ldr	r1, [r7, #24]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f002 fe5e 	bl	80047d8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	3304      	adds	r3, #4
 8001b20:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	18d0      	adds	r0, r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f013 f84e 	bl	8014bd0 <memcpy>
      offset += length_topic_name;
 8001b34:	69fa      	ldr	r2, [r7, #28]
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	4413      	add	r3, r2
 8001b3a:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe fbcd 	bl	80002e0 <strlen>
 8001b46:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	683a      	ldr	r2, [r7, #0]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	6979      	ldr	r1, [r7, #20]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f002 fe41 	bl	80047d8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	3304      	adds	r3, #4
 8001b5a:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	18d0      	adds	r0, r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	697a      	ldr	r2, [r7, #20]
 8001b68:	4619      	mov	r1, r3
 8001b6a:	f013 f831 	bl	8014bd0 <memcpy>
      offset += length_message_type;
 8001b6e:	69fa      	ldr	r2, [r7, #28]
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	4413      	add	r3, r2
 8001b74:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7fe fbb0 	bl	80002e0 <strlen>
 8001b80:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	683a      	ldr	r2, [r7, #0]
 8001b86:	4413      	add	r3, r2
 8001b88:	6939      	ldr	r1, [r7, #16]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f002 fe24 	bl	80047d8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	3304      	adds	r3, #4
 8001b94:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	683a      	ldr	r2, [r7, #0]
 8001b9a:	18d0      	adds	r0, r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	f013 f814 	bl	8014bd0 <memcpy>
      offset += length_md5sum;
 8001ba8:	69fa      	ldr	r2, [r7, #28]
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	4413      	add	r3, r2
 8001bae:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	695b      	ldr	r3, [r3, #20]
 8001bb4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8001bb6:	68f9      	ldr	r1, [r7, #12]
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	683a      	ldr	r2, [r7, #0]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	b2ca      	uxtb	r2, r1
 8001bc0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	0a19      	lsrs	r1, r3, #8
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	683a      	ldr	r2, [r7, #0]
 8001bcc:	4413      	add	r3, r2
 8001bce:	b2ca      	uxtb	r2, r1
 8001bd0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	0c19      	lsrs	r1, r3, #16
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3302      	adds	r3, #2
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	4413      	add	r3, r2
 8001bde:	b2ca      	uxtb	r2, r1
 8001be0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	0e19      	lsrs	r1, r3, #24
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	3303      	adds	r3, #3
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	4413      	add	r3, r2
 8001bee:	b2ca      	uxtb	r2, r1
 8001bf0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	61fb      	str	r3, [r7, #28]
      return offset;
 8001bf8:	69fb      	ldr	r3, [r7, #28]
    }
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3720      	adds	r7, #32
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b08a      	sub	sp, #40	; 0x28
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
 8001c0a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	4413      	add	r3, r2
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	b29a      	uxth	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	889b      	ldrh	r3, [r3, #4]
 8001c22:	b21a      	sxth	r2, r3
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	3301      	adds	r3, #1
 8001c28:	6839      	ldr	r1, [r7, #0]
 8001c2a:	440b      	add	r3, r1
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	021b      	lsls	r3, r3, #8
 8001c30:	b21b      	sxth	r3, r3
 8001c32:	4313      	orrs	r3, r2
 8001c34:	b21b      	sxth	r3, r3
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	3302      	adds	r3, #2
 8001c40:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	441a      	add	r2, r3
 8001c48:	f107 0314 	add.w	r3, r7, #20
 8001c4c:	4611      	mov	r1, r2
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f002 fde1 	bl	8004816 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	3304      	adds	r3, #4
 8001c58:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c5e:	e00b      	b.n	8001c78 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x76>
          inbuffer[k-1]=inbuffer[k];
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c64:	441a      	add	r2, r3
 8001c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	6839      	ldr	r1, [r7, #0]
 8001c6c:	440b      	add	r3, r1
 8001c6e:	7812      	ldrb	r2, [r2, #0]
 8001c70:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8001c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c74:	3301      	adds	r3, #1
 8001c76:	627b      	str	r3, [r7, #36]	; 0x24
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d3ed      	bcc.n	8001c60 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5e>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	4413      	add	r3, r2
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	683a      	ldr	r2, [r7, #0]
 8001c8e:	4413      	add	r3, r2
 8001c90:	2200      	movs	r2, #0
 8001c92:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	3b01      	subs	r3, #1
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	441a      	add	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	441a      	add	r2, r3
 8001cae:	f107 0310 	add.w	r3, r7, #16
 8001cb2:	4611      	mov	r1, r2
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f002 fdae 	bl	8004816 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	623b      	str	r3, [r7, #32]
 8001cc4:	e00b      	b.n	8001cde <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xdc>
          inbuffer[k-1]=inbuffer[k];
 8001cc6:	683a      	ldr	r2, [r7, #0]
 8001cc8:	6a3b      	ldr	r3, [r7, #32]
 8001cca:	441a      	add	r2, r3
 8001ccc:	6a3b      	ldr	r3, [r7, #32]
 8001cce:	3b01      	subs	r3, #1
 8001cd0:	6839      	ldr	r1, [r7, #0]
 8001cd2:	440b      	add	r3, r1
 8001cd4:	7812      	ldrb	r2, [r2, #0]
 8001cd6:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8001cd8:	6a3b      	ldr	r3, [r7, #32]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	623b      	str	r3, [r7, #32]
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	6a3a      	ldr	r2, [r7, #32]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d3ed      	bcc.n	8001cc6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc4>
      }
      inbuffer[offset+length_message_type-1]=0;
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4413      	add	r3, r2
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	683a      	ldr	r2, [r7, #0]
 8001d00:	441a      	add	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	441a      	add	r2, r3
 8001d14:	f107 030c 	add.w	r3, r7, #12
 8001d18:	4611      	mov	r1, r2
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f002 fd7b 	bl	8004816 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	3304      	adds	r3, #4
 8001d24:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	61fb      	str	r3, [r7, #28]
 8001d2a:	e00b      	b.n	8001d44 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x142>
          inbuffer[k-1]=inbuffer[k];
 8001d2c:	683a      	ldr	r2, [r7, #0]
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	441a      	add	r2, r3
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	3b01      	subs	r3, #1
 8001d36:	6839      	ldr	r1, [r7, #0]
 8001d38:	440b      	add	r3, r1
 8001d3a:	7812      	ldrb	r2, [r2, #0]
 8001d3c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	3301      	adds	r3, #1
 8001d42:	61fb      	str	r3, [r7, #28]
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	4413      	add	r3, r2
 8001d4a:	69fa      	ldr	r2, [r7, #28]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d3ed      	bcc.n	8001d2c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x12a>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	4413      	add	r3, r2
 8001d56:	3b01      	subs	r3, #1
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	3b01      	subs	r3, #1
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	441a      	add	r2, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	4413      	add	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8001d74:	2300      	movs	r3, #0
 8001d76:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	6839      	ldr	r1, [r7, #0]
 8001d7e:	440a      	add	r2, r1
 8001d80:	7812      	ldrb	r2, [r2, #0]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	6839      	ldr	r1, [r7, #0]
 8001d8e:	440b      	add	r3, r1
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	021b      	lsls	r3, r3, #8
 8001d94:	4313      	orrs	r3, r2
 8001d96:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001d98:	68ba      	ldr	r2, [r7, #8]
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	3302      	adds	r3, #2
 8001d9e:	6839      	ldr	r1, [r7, #0]
 8001da0:	440b      	add	r3, r1
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	041b      	lsls	r3, r3, #16
 8001da6:	4313      	orrs	r3, r2
 8001da8:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	3303      	adds	r3, #3
 8001db0:	6839      	ldr	r1, [r7, #0]
 8001db2:	440b      	add	r3, r1
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	061b      	lsls	r3, r3, #24
 8001db8:	4313      	orrs	r3, r2
 8001dba:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8001dbc:	68ba      	ldr	r2, [r7, #8]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	3304      	adds	r3, #4
 8001dc6:	61bb      	str	r3, [r7, #24]
     return offset;
 8001dc8:	69bb      	ldr	r3, [r7, #24]
    }
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3728      	adds	r7, #40	; 0x28
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
	...

08001dd4 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/TopicInfo"; };
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	4b03      	ldr	r3, [pc, #12]	; (8001dec <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8001dde:	4618      	mov	r0, r3
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	080152e8 	.word	0x080152e8

08001df0 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    virtual const char * getMD5() override { return "0ad51f88fc44892f8c10684077646005"; };
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	4b03      	ldr	r3, [pc, #12]	; (8001e08 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	08015304 	.word	0x08015304

08001e0c <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff fd34 	bl	8001884 <_ZN3ros3MsgC1Ev>
 8001e1c:	4a06      	ldr	r2, [pc, #24]	; (8001e38 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	601a      	str	r2, [r3, #0]
      level(0),
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	711a      	strb	r2, [r3, #4]
      msg("")
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4a04      	ldr	r2, [pc, #16]	; (8001e3c <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8001e2c:	609a      	str	r2, [r3, #8]
    {
    }
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4618      	mov	r0, r3
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	080157e4 	.word	0x080157e4
 8001e3c:	080152e4 	.word	0x080152e4

08001e40 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	4413      	add	r3, r2
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	7912      	ldrb	r2, [r2, #4]
 8001e58:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7fe fa3b 	bl	80002e0 <strlen>
 8001e6a:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	4413      	add	r3, r2
 8001e72:	68b9      	ldr	r1, [r7, #8]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f002 fcaf 	bl	80047d8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	3304      	adds	r3, #4
 8001e7e:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	18d0      	adds	r0, r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	f012 fe9f 	bl	8014bd0 <memcpy>
      offset += length_msg;
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	4413      	add	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]
      return offset;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
    }
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3710      	adds	r7, #16
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	683a      	ldr	r2, [r7, #0]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	781a      	ldrb	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	441a      	add	r2, r3
 8001eca:	f107 030c 	add.w	r3, r7, #12
 8001ece:	4611      	mov	r1, r2
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f002 fca0 	bl	8004816 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	3304      	adds	r3, #4
 8001eda:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	617b      	str	r3, [r7, #20]
 8001ee0:	e00b      	b.n	8001efa <_ZN14rosserial_msgs3Log11deserializeEPh+0x56>
          inbuffer[k-1]=inbuffer[k];
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	441a      	add	r2, r3
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	3b01      	subs	r3, #1
 8001eec:	6839      	ldr	r1, [r7, #0]
 8001eee:	440b      	add	r3, r1
 8001ef0:	7812      	ldrb	r2, [r2, #0]
 8001ef2:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	617b      	str	r3, [r7, #20]
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4413      	add	r3, r2
 8001f00:	697a      	ldr	r2, [r7, #20]
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d3ed      	bcc.n	8001ee2 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3e>
      }
      inbuffer[offset+length_msg-1]=0;
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	4413      	add	r3, r2
 8001f12:	2200      	movs	r2, #0
 8001f14:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	441a      	add	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4413      	add	r3, r2
 8001f28:	613b      	str	r3, [r7, #16]
     return offset;
 8001f2a:	693b      	ldr	r3, [r7, #16]
    }
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <_ZN14rosserial_msgs3Log7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/Log"; };
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	4b03      	ldr	r3, [pc, #12]	; (8001f4c <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8001f3e:	4618      	mov	r0, r3
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	08015328 	.word	0x08015328

08001f50 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    virtual const char * getMD5() override { return "11abd731c25933261cd6183bd12d6295"; };
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	4b03      	ldr	r3, [pc, #12]	; (8001f68 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	0801533c 	.word	0x0801533c

08001f6c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
      ints_length(0), st_ints(), ints(nullptr),
      floats_length(0), st_floats(), floats(nullptr),
      strings_length(0), st_strings(), strings(nullptr)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff fc84 	bl	8001884 <_ZN3ros3MsgC1Ev>
 8001f7c:	4a11      	ldr	r2, [pc, #68]	; (8001fc4 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x58>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	601a      	str	r2, [r3, #0]
      ints_length(0), st_ints(), ints(nullptr),
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	605a      	str	r2, [r3, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	609a      	str	r2, [r3, #8]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	60da      	str	r2, [r3, #12]
      floats_length(0), st_floats(), floats(nullptr),
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	611a      	str	r2, [r3, #16]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f04f 0200 	mov.w	r2, #0
 8001fa0:	615a      	str	r2, [r3, #20]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	619a      	str	r2, [r3, #24]
      strings_length(0), st_strings(), strings(nullptr)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	61da      	str	r2, [r3, #28]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	621a      	str	r2, [r3, #32]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	080157cc 	.word	0x080157cc

08001fc8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	; 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6859      	ldr	r1, [r3, #4]
 8001fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fdc:	683a      	ldr	r2, [r7, #0]
 8001fde:	4413      	add	r3, r2
 8001fe0:	b2ca      	uxtb	r2, r1
 8001fe2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	0a19      	lsrs	r1, r3, #8
 8001fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fec:	3301      	adds	r3, #1
 8001fee:	683a      	ldr	r2, [r7, #0]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	b2ca      	uxtb	r2, r1
 8001ff4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	0c19      	lsrs	r1, r3, #16
 8001ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffe:	3302      	adds	r3, #2
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	4413      	add	r3, r2
 8002004:	b2ca      	uxtb	r2, r1
 8002006:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	0e19      	lsrs	r1, r3, #24
 800200e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002010:	3303      	adds	r3, #3
 8002012:	683a      	ldr	r2, [r7, #0]
 8002014:	4413      	add	r3, r2
 8002016:	b2ca      	uxtb	r2, r1
 8002018:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 800201a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201c:	3304      	adds	r3, #4
 800201e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002020:	2300      	movs	r3, #0
 8002022:	623b      	str	r3, [r7, #32]
 8002024:	e02a      	b.n	800207c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xb4>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68da      	ldr	r2, [r3, #12]
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8002034:	6939      	ldr	r1, [r7, #16]
 8002036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	4413      	add	r3, r2
 800203c:	b2ca      	uxtb	r2, r1
 800203e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	0a19      	lsrs	r1, r3, #8
 8002044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002046:	3301      	adds	r3, #1
 8002048:	683a      	ldr	r2, [r7, #0]
 800204a:	4413      	add	r3, r2
 800204c:	b2ca      	uxtb	r2, r1
 800204e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	0c19      	lsrs	r1, r3, #16
 8002054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002056:	3302      	adds	r3, #2
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	4413      	add	r3, r2
 800205c:	b2ca      	uxtb	r2, r1
 800205e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	0e19      	lsrs	r1, r3, #24
 8002064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002066:	3303      	adds	r3, #3
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	4413      	add	r3, r2
 800206c:	b2ca      	uxtb	r2, r1
 800206e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8002070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002072:	3304      	adds	r3, #4
 8002074:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002076:	6a3b      	ldr	r3, [r7, #32]
 8002078:	3301      	adds	r3, #1
 800207a:	623b      	str	r3, [r7, #32]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	6a3a      	ldr	r2, [r7, #32]
 8002082:	429a      	cmp	r2, r3
 8002084:	d3cf      	bcc.n	8002026 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5e>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6919      	ldr	r1, [r3, #16]
 800208a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	4413      	add	r3, r2
 8002090:	b2ca      	uxtb	r2, r1
 8002092:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	0a19      	lsrs	r1, r3, #8
 800209a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800209c:	3301      	adds	r3, #1
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	4413      	add	r3, r2
 80020a2:	b2ca      	uxtb	r2, r1
 80020a4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	0c19      	lsrs	r1, r3, #16
 80020ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ae:	3302      	adds	r3, #2
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	4413      	add	r3, r2
 80020b4:	b2ca      	uxtb	r2, r1
 80020b6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	0e19      	lsrs	r1, r3, #24
 80020be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c0:	3303      	adds	r3, #3
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	4413      	add	r3, r2
 80020c6:	b2ca      	uxtb	r2, r1
 80020c8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	3304      	adds	r3, #4
 80020ce:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 80020d0:	2300      	movs	r3, #0
 80020d2:	61fb      	str	r3, [r7, #28]
 80020d4:	e02a      	b.n	800212c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x164>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	699a      	ldr	r2, [r3, #24]
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	4413      	add	r3, r2
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 80020e4:	68f9      	ldr	r1, [r7, #12]
 80020e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	4413      	add	r3, r2
 80020ec:	b2ca      	uxtb	r2, r1
 80020ee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	0a19      	lsrs	r1, r3, #8
 80020f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f6:	3301      	adds	r3, #1
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	4413      	add	r3, r2
 80020fc:	b2ca      	uxtb	r2, r1
 80020fe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	0c19      	lsrs	r1, r3, #16
 8002104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002106:	3302      	adds	r3, #2
 8002108:	683a      	ldr	r2, [r7, #0]
 800210a:	4413      	add	r3, r2
 800210c:	b2ca      	uxtb	r2, r1
 800210e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	0e19      	lsrs	r1, r3, #24
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	3303      	adds	r3, #3
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	4413      	add	r3, r2
 800211c:	b2ca      	uxtb	r2, r1
 800211e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8002120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002122:	3304      	adds	r3, #4
 8002124:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	3301      	adds	r3, #1
 800212a:	61fb      	str	r3, [r7, #28]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	69fa      	ldr	r2, [r7, #28]
 8002132:	429a      	cmp	r2, r3
 8002134:	d3cf      	bcc.n	80020d6 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10e>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	69d9      	ldr	r1, [r3, #28]
 800213a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213c:	683a      	ldr	r2, [r7, #0]
 800213e:	4413      	add	r3, r2
 8002140:	b2ca      	uxtb	r2, r1
 8002142:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	69db      	ldr	r3, [r3, #28]
 8002148:	0a19      	lsrs	r1, r3, #8
 800214a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214c:	3301      	adds	r3, #1
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	4413      	add	r3, r2
 8002152:	b2ca      	uxtb	r2, r1
 8002154:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	0c19      	lsrs	r1, r3, #16
 800215c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215e:	3302      	adds	r3, #2
 8002160:	683a      	ldr	r2, [r7, #0]
 8002162:	4413      	add	r3, r2
 8002164:	b2ca      	uxtb	r2, r1
 8002166:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	69db      	ldr	r3, [r3, #28]
 800216c:	0e19      	lsrs	r1, r3, #24
 800216e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002170:	3303      	adds	r3, #3
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	4413      	add	r3, r2
 8002176:	b2ca      	uxtb	r2, r1
 8002178:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 800217a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217c:	3304      	adds	r3, #4
 800217e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8002180:	2300      	movs	r3, #0
 8002182:	61bb      	str	r3, [r7, #24]
 8002184:	e027      	b.n	80021d6 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x20e>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f7fe f8a4 	bl	80002e0 <strlen>
 8002198:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 800219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	4413      	add	r3, r2
 80021a0:	6979      	ldr	r1, [r7, #20]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f002 fb18 	bl	80047d8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80021a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021aa:	3304      	adds	r3, #4
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 80021ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	18d0      	adds	r0, r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	697a      	ldr	r2, [r7, #20]
 80021c2:	4619      	mov	r1, r3
 80021c4:	f012 fd04 	bl	8014bd0 <memcpy>
      offset += length_stringsi;
 80021c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	4413      	add	r3, r2
 80021ce:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	3301      	adds	r3, #1
 80021d4:	61bb      	str	r3, [r7, #24]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69db      	ldr	r3, [r3, #28]
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d3d2      	bcc.n	8002186 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1be>
      }
      return offset;
 80021e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80021e2:	4618      	mov	r0, r3
 80021e4:	3728      	adds	r7, #40	; 0x28
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b08e      	sub	sp, #56	; 0x38
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
 80021f2:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80021f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021fa:	683a      	ldr	r2, [r7, #0]
 80021fc:	4413      	add	r3, r2
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002204:	3301      	adds	r3, #1
 8002206:	683a      	ldr	r2, [r7, #0]
 8002208:	4413      	add	r3, r2
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	021b      	lsls	r3, r3, #8
 800220e:	6a3a      	ldr	r2, [r7, #32]
 8002210:	4313      	orrs	r3, r2
 8002212:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002216:	3302      	adds	r3, #2
 8002218:	683a      	ldr	r2, [r7, #0]
 800221a:	4413      	add	r3, r2
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	041b      	lsls	r3, r3, #16
 8002220:	6a3a      	ldr	r2, [r7, #32]
 8002222:	4313      	orrs	r3, r2
 8002224:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002228:	3303      	adds	r3, #3
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	4413      	add	r3, r2
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	061b      	lsls	r3, r3, #24
 8002232:	6a3a      	ldr	r2, [r7, #32]
 8002234:	4313      	orrs	r3, r2
 8002236:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8002238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800223a:	3304      	adds	r3, #4
 800223c:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	6a3a      	ldr	r2, [r7, #32]
 8002244:	429a      	cmp	r2, r3
 8002246:	d90a      	bls.n	800225e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	6a3b      	ldr	r3, [r7, #32]
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	4619      	mov	r1, r3
 8002252:	4610      	mov	r0, r2
 8002254:	f012 fbdc 	bl	8014a10 <realloc>
 8002258:	4602      	mov	r2, r0
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6a3a      	ldr	r2, [r7, #32]
 8002262:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8002264:	2300      	movs	r3, #0
 8002266:	633b      	str	r3, [r7, #48]	; 0x30
 8002268:	e035      	b.n	80022d6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xec>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 800226a:	2300      	movs	r3, #0
 800226c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002272:	6839      	ldr	r1, [r7, #0]
 8002274:	440a      	add	r2, r1
 8002276:	7812      	ldrb	r2, [r2, #0]
 8002278:	4313      	orrs	r3, r2
 800227a:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800227c:	697a      	ldr	r2, [r7, #20]
 800227e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002280:	3301      	adds	r3, #1
 8002282:	6839      	ldr	r1, [r7, #0]
 8002284:	440b      	add	r3, r1
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	021b      	lsls	r3, r3, #8
 800228a:	4313      	orrs	r3, r2
 800228c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002292:	3302      	adds	r3, #2
 8002294:	6839      	ldr	r1, [r7, #0]
 8002296:	440b      	add	r3, r1
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	041b      	lsls	r3, r3, #16
 800229c:	4313      	orrs	r3, r2
 800229e:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80022a0:	697a      	ldr	r2, [r7, #20]
 80022a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022a4:	3303      	adds	r3, #3
 80022a6:	6839      	ldr	r1, [r7, #0]
 80022a8:	440b      	add	r3, r1
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	061b      	lsls	r3, r3, #24
 80022ae:	4313      	orrs	r3, r2
 80022b0:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 80022b2:	697a      	ldr	r2, [r7, #20]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 80022b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ba:	3304      	adds	r3, #4
 80022bc:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4413      	add	r3, r2
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	3208      	adds	r2, #8
 80022cc:	6812      	ldr	r2, [r2, #0]
 80022ce:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 80022d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022d2:	3301      	adds	r3, #1
 80022d4:	633b      	str	r3, [r7, #48]	; 0x30
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022dc:	429a      	cmp	r2, r3
 80022de:	d3c4      	bcc.n	800226a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x80>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80022e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022e2:	683a      	ldr	r2, [r7, #0]
 80022e4:	4413      	add	r3, r2
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80022ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ec:	3301      	adds	r3, #1
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	4413      	add	r3, r2
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	021b      	lsls	r3, r3, #8
 80022f6:	69fa      	ldr	r2, [r7, #28]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80022fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022fe:	3302      	adds	r3, #2
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	4413      	add	r3, r2
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	041b      	lsls	r3, r3, #16
 8002308:	69fa      	ldr	r2, [r7, #28]
 800230a:	4313      	orrs	r3, r2
 800230c:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800230e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002310:	3303      	adds	r3, #3
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	4413      	add	r3, r2
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	061b      	lsls	r3, r3, #24
 800231a:	69fa      	ldr	r2, [r7, #28]
 800231c:	4313      	orrs	r3, r2
 800231e:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8002320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002322:	3304      	adds	r3, #4
 8002324:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	691b      	ldr	r3, [r3, #16]
 800232a:	69fa      	ldr	r2, [r7, #28]
 800232c:	429a      	cmp	r2, r3
 800232e:	d90a      	bls.n	8002346 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	699a      	ldr	r2, [r3, #24]
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4619      	mov	r1, r3
 800233a:	4610      	mov	r0, r2
 800233c:	f012 fb68 	bl	8014a10 <realloc>
 8002340:	4602      	mov	r2, r0
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	69fa      	ldr	r2, [r7, #28]
 800234a:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 800234c:	2300      	movs	r3, #0
 800234e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002350:	e035      	b.n	80023be <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1d4>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800235a:	6839      	ldr	r1, [r7, #0]
 800235c:	440a      	add	r2, r1
 800235e:	7812      	ldrb	r2, [r2, #0]
 8002360:	4313      	orrs	r3, r2
 8002362:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002368:	3301      	adds	r3, #1
 800236a:	6839      	ldr	r1, [r7, #0]
 800236c:	440b      	add	r3, r1
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	021b      	lsls	r3, r3, #8
 8002372:	4313      	orrs	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800237a:	3302      	adds	r3, #2
 800237c:	6839      	ldr	r1, [r7, #0]
 800237e:	440b      	add	r3, r1
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	041b      	lsls	r3, r3, #16
 8002384:	4313      	orrs	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800238c:	3303      	adds	r3, #3
 800238e:	6839      	ldr	r1, [r7, #0]
 8002390:	440b      	add	r3, r1
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	061b      	lsls	r3, r3, #24
 8002396:	4313      	orrs	r3, r2
 8002398:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 80023a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023a2:	3304      	adds	r3, #4
 80023a4:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	699a      	ldr	r2, [r3, #24]
 80023aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	3214      	adds	r2, #20
 80023b4:	6812      	ldr	r2, [r2, #0]
 80023b6:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 80023b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ba:	3301      	adds	r3, #1
 80023bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	691b      	ldr	r3, [r3, #16]
 80023c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d3c4      	bcc.n	8002352 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x168>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80023c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	4413      	add	r3, r2
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80023d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023d4:	3301      	adds	r3, #1
 80023d6:	683a      	ldr	r2, [r7, #0]
 80023d8:	4413      	add	r3, r2
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	021b      	lsls	r3, r3, #8
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80023e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023e6:	3302      	adds	r3, #2
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	4413      	add	r3, r2
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	041b      	lsls	r3, r3, #16
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80023f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023f8:	3303      	adds	r3, #3
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	4413      	add	r3, r2
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	061b      	lsls	r3, r3, #24
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4313      	orrs	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8002408:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800240a:	3304      	adds	r3, #4
 800240c:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	429a      	cmp	r2, r3
 8002416:	d90a      	bls.n	800242e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	4619      	mov	r1, r3
 8002422:	4610      	mov	r0, r2
 8002424:	f012 faf4 	bl	8014a10 <realloc>
 8002428:	4602      	mov	r2, r0
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8002434:	2300      	movs	r3, #0
 8002436:	62bb      	str	r3, [r7, #40]	; 0x28
 8002438:	e03e      	b.n	80024b8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2ce>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 800243a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	441a      	add	r2, r3
 8002440:	f107 030c 	add.w	r3, r7, #12
 8002444:	4611      	mov	r1, r2
 8002446:	4618      	mov	r0, r3
 8002448:	f002 f9e5 	bl	8004816 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800244c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800244e:	3304      	adds	r3, #4
 8002450:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002452:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
 8002456:	e00b      	b.n	8002470 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x286>
          inbuffer[k-1]=inbuffer[k];
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245c:	441a      	add	r2, r3
 800245e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002460:	3b01      	subs	r3, #1
 8002462:	6839      	ldr	r1, [r7, #0]
 8002464:	440b      	add	r3, r1
 8002466:	7812      	ldrb	r2, [r2, #0]
 8002468:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800246a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246c:	3301      	adds	r3, #1
 800246e:	627b      	str	r3, [r7, #36]	; 0x24
 8002470:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	4413      	add	r3, r2
 8002476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002478:	429a      	cmp	r2, r3
 800247a:	d3ed      	bcc.n	8002458 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x26e>
      }
      inbuffer[offset+length_st_strings-1]=0;
 800247c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	4413      	add	r3, r2
 8002482:	3b01      	subs	r3, #1
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	4413      	add	r3, r2
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 800248c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800248e:	3b01      	subs	r3, #1
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	441a      	add	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8002498:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	4413      	add	r3, r2
 800249e:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	4413      	add	r3, r2
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	3220      	adds	r2, #32
 80024ae:	6812      	ldr	r2, [r2, #0]
 80024b0:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 80024b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024b4:	3301      	adds	r3, #1
 80024b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	69db      	ldr	r3, [r3, #28]
 80024bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024be:	429a      	cmp	r2, r3
 80024c0:	d3bb      	bcc.n	800243a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x250>
      }
     return offset;
 80024c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 80024c4:	4618      	mov	r0, r3
 80024c6:	3738      	adds	r7, #56	; 0x38
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    virtual const char * getType() override { return REQUESTPARAM; };
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 80024d6:	4618      	mov	r0, r3
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	08015690 	.word	0x08015690

080024e8 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    virtual const char * getMD5() override { return "9f0e98bda65981986ddf53afa7a40e49"; };
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	4b03      	ldr	r3, [pc, #12]	; (8002500 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 80024f2:	4618      	mov	r0, r3
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	08015360 	.word	0x08015360

08002504 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
 8002510:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	68ba      	ldr	r2, [r7, #8]
 8002516:	601a      	str	r2, [r3, #0]
    msg_(msg),
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	605a      	str	r2, [r3, #4]
    endpoint_(endpoint) {};
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	683a      	ldr	r2, [r7, #0]
 8002522:	611a      	str	r2, [r3, #16]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	4618      	mov	r0, r3
 8002528:	3714      	adds	r7, #20
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr

08002532 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
 800253a:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	68d8      	ldr	r0, [r3, #12]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	6891      	ldr	r1, [r2, #8]
 800254c:	683a      	ldr	r2, [r7, #0]
 800254e:	4798      	blx	r3
 8002550:	4603      	mov	r3, r0
  };
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	691b      	ldr	r3, [r3, #16]
  }
 8002566:	4618      	mov	r0, r3
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
	...

08002574 <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 512;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a4b      	ldr	r2, [pc, #300]	; (80026b4 <_ZN13STM32Hardware10getRdmaIndEv+0x140>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d077      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a48      	ldr	r2, [pc, #288]	; (80026b8 <_ZN13STM32Hardware10getRdmaIndEv+0x144>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d06f      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a45      	ldr	r2, [pc, #276]	; (80026bc <_ZN13STM32Hardware10getRdmaIndEv+0x148>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d067      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a42      	ldr	r2, [pc, #264]	; (80026c0 <_ZN13STM32Hardware10getRdmaIndEv+0x14c>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d05f      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a3f      	ldr	r2, [pc, #252]	; (80026c4 <_ZN13STM32Hardware10getRdmaIndEv+0x150>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d057      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a3c      	ldr	r2, [pc, #240]	; (80026c8 <_ZN13STM32Hardware10getRdmaIndEv+0x154>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d04f      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a39      	ldr	r2, [pc, #228]	; (80026cc <_ZN13STM32Hardware10getRdmaIndEv+0x158>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d047      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a36      	ldr	r2, [pc, #216]	; (80026d0 <_ZN13STM32Hardware10getRdmaIndEv+0x15c>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d03f      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a33      	ldr	r2, [pc, #204]	; (80026d4 <_ZN13STM32Hardware10getRdmaIndEv+0x160>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d037      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a30      	ldr	r2, [pc, #192]	; (80026d8 <_ZN13STM32Hardware10getRdmaIndEv+0x164>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d02f      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a2d      	ldr	r2, [pc, #180]	; (80026dc <_ZN13STM32Hardware10getRdmaIndEv+0x168>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d027      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a2a      	ldr	r2, [pc, #168]	; (80026e0 <_ZN13STM32Hardware10getRdmaIndEv+0x16c>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d01f      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a27      	ldr	r2, [pc, #156]	; (80026e4 <_ZN13STM32Hardware10getRdmaIndEv+0x170>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d017      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a24      	ldr	r2, [pc, #144]	; (80026e8 <_ZN13STM32Hardware10getRdmaIndEv+0x174>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d00f      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a21      	ldr	r2, [pc, #132]	; (80026ec <_ZN13STM32Hardware10getRdmaIndEv+0x178>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d007      	beq.n	800267c <_ZN13STM32Hardware10getRdmaIndEv+0x108>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a1e      	ldr	r2, [pc, #120]	; (80026f0 <_ZN13STM32Hardware10getRdmaIndEv+0x17c>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d10a      	bne.n	8002692 <_ZN13STM32Hardware10getRdmaIndEv+0x11e>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800268c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002690:	e009      	b.n	80026a6 <_ZN13STM32Hardware10getRdmaIndEv+0x132>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80026a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026a6:	4618      	mov	r0, r3
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	40020010 	.word	0x40020010
 80026b8:	40020028 	.word	0x40020028
 80026bc:	40020040 	.word	0x40020040
 80026c0:	40020058 	.word	0x40020058
 80026c4:	40020070 	.word	0x40020070
 80026c8:	40020088 	.word	0x40020088
 80026cc:	400200a0 	.word	0x400200a0
 80026d0:	400200b8 	.word	0x400200b8
 80026d4:	40020410 	.word	0x40020410
 80026d8:	40020428 	.word	0x40020428
 80026dc:	40020440 	.word	0x40020440
 80026e0:	40020458 	.word	0x40020458
 80026e4:	40020470 	.word	0x40020470
 80026e8:	40020488 	.word	0x40020488
 80026ec:	400204a0 	.word	0x400204a0
 80026f0:	400204b8 	.word	0x400204b8

080026f4 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
      huart(&huart4), rind(0), twind(0), tfind(0){
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a0a      	ldr	r2, [pc, #40]	; (8002728 <_ZN13STM32HardwareC1Ev+0x34>)
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    }
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	24000280 	.word	0x24000280

0800272c <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f804 	bl	8002742 <_ZN13STM32Hardware10reset_rbufEv>
    }
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 8002742:	b580      	push	{r7, lr}
 8002744:	b082      	sub	sp, #8
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6818      	ldr	r0, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	3304      	adds	r3, #4
 8002752:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002756:	4619      	mov	r1, r3
 8002758:	f00f fdf2 	bl	8012340 <HAL_UART_Receive_DMA>
    }
 800275c:	bf00      	nop
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <_ZN13STM32Hardware4readEv>:

    int read(){
 8002764:	b590      	push	{r4, r7, lr}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
      int c = -1;
 800276c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002770:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f7ff fefb 	bl	8002574 <_ZN13STM32Hardware10getRdmaIndEv>
 800277e:	4603      	mov	r3, r0
 8002780:	429c      	cmp	r4, r3
 8002782:	bf14      	ite	ne
 8002784:	2301      	movne	r3, #1
 8002786:	2300      	moveq	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d012      	beq.n	80027b4 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002794:	1c59      	adds	r1, r3, #1
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	4413      	add	r3, r2
 80027a0:	791b      	ldrb	r3, [r3, #4]
 80027a2:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80027aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      return c;
 80027b4:	68fb      	ldr	r3, [r7, #12]
    }
 80027b6:	4618      	mov	r0, r3
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd90      	pop	{r4, r7, pc}
	...

080027c0 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027d0:	2b20      	cmp	r3, #32
 80027d2:	d108      	bne.n	80027e6 <_ZN13STM32Hardware5flushEv+0x26>
 80027d4:	4b27      	ldr	r3, [pc, #156]	; (8002874 <_ZN13STM32Hardware5flushEv+0xb4>)
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	f083 0301 	eor.w	r3, r3, #1
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <_ZN13STM32Hardware5flushEv+0x26>
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <_ZN13STM32Hardware5flushEv+0x28>
 80027e6:	2300      	movs	r3, #0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d03f      	beq.n	800286c <_ZN13STM32Hardware5flushEv+0xac>
        mutex = true;
 80027ec:	4b21      	ldr	r3, [pc, #132]	; (8002874 <_ZN13STM32Hardware5flushEv+0xb4>)
 80027ee:	2201      	movs	r2, #1
 80027f0:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80027fe:	429a      	cmp	r2, r3
 8002800:	d031      	beq.n	8002866 <_ZN13STM32Hardware5flushEv+0xa6>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800280e:	429a      	cmp	r2, r3
 8002810:	d20a      	bcs.n	8002828 <_ZN13STM32Hardware5flushEv+0x68>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8002818:	b29a      	uxth	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002820:	b29b      	uxth	r3, r3
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	b29b      	uxth	r3, r3
 8002826:	e006      	b.n	8002836 <_ZN13STM32Hardware5flushEv+0x76>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800282e:	b29b      	uxth	r3, r3
 8002830:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002834:	b29b      	uxth	r3, r3
 8002836:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6818      	ldr	r0, [r3, #0]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002842:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	4413      	add	r3, r2
 800284a:	89fa      	ldrh	r2, [r7, #14]
 800284c:	4619      	mov	r1, r3
 800284e:	f00f fcf7 	bl	8012240 <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8002858:	89fb      	ldrh	r3, [r7, #14]
 800285a:	4413      	add	r3, r2
 800285c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
        }
        mutex = false;
 8002866:	4b03      	ldr	r3, [pc, #12]	; (8002874 <_ZN13STM32Hardware5flushEv+0xb4>)
 8002868:	2200      	movs	r2, #0
 800286a:	701a      	strb	r2, [r3, #0]
      }
    }
 800286c:	bf00      	nop
 800286e:	3710      	adds	r7, #16
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	24000ed0 	.word	0x24000ed0

08002878 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
      int n = length;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800288e:	bfa8      	it	ge
 8002890:	f44f 7300 	movge.w	r3, #512	; 0x200
 8002894:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800289c:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	4293      	cmp	r3, r2
 80028a4:	bf28      	it	cs
 80028a6:	4613      	movcs	r3, r2
 80028a8:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80028b0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	4413      	add	r3, r2
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	68b9      	ldr	r1, [r7, #8]
 80028bc:	4618      	mov	r0, r3
 80028be:	f012 f987 	bl	8014bd0 <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	4413      	add	r3, r2
 80028cc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

      if(n != n_tail){
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d00b      	beq.n	80028f6 <_ZN13STM32Hardware5writeEPhi+0x7e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f503 7002 	add.w	r0, r3, #520	; 0x208
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	18d1      	adds	r1, r2, r3
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	461a      	mov	r2, r3
 80028f2:	f012 f96d 	bl	8014bd0 <memcpy>
      }

      flush();
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	f7ff ff62 	bl	80027c0 <_ZN13STM32Hardware5flushEv>
    }
 80028fc:	bf00      	nop
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	f004 fae0 	bl	8006ed0 <HAL_GetTick>
 8002910:	4603      	mov	r3, r0
 8002912:	4618      	mov	r0, r3
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
	...

0800291c <_ZN8std_msgs19MultiArrayDimensionC1Ev>:
      typedef uint32_t _size_type;
      _size_type size;
      typedef uint32_t _stride_type;
      _stride_type stride;

    MultiArrayDimension():
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
      label(""),
      size(0),
      stride(0)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4618      	mov	r0, r3
 8002928:	f7fe ffac 	bl	8001884 <_ZN3ros3MsgC1Ev>
 800292c:	4a08      	ldr	r2, [pc, #32]	; (8002950 <_ZN8std_msgs19MultiArrayDimensionC1Ev+0x34>)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	601a      	str	r2, [r3, #0]
      label(""),
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a07      	ldr	r2, [pc, #28]	; (8002954 <_ZN8std_msgs19MultiArrayDimensionC1Ev+0x38>)
 8002936:	605a      	str	r2, [r3, #4]
      size(0),
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	609a      	str	r2, [r3, #8]
      stride(0)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	60da      	str	r2, [r3, #12]
    {
    }
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4618      	mov	r0, r3
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	08015788 	.word	0x08015788
 8002954:	080152e4 	.word	0x080152e4

08002958 <_ZNK8std_msgs19MultiArrayDimension9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002962:	2300      	movs	r3, #0
 8002964:	60fb      	str	r3, [r7, #12]
      uint32_t length_label = strlen(this->label);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	4618      	mov	r0, r3
 800296c:	f7fd fcb8 	bl	80002e0 <strlen>
 8002970:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_label);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	683a      	ldr	r2, [r7, #0]
 8002976:	4413      	add	r3, r2
 8002978:	68b9      	ldr	r1, [r7, #8]
 800297a:	4618      	mov	r0, r3
 800297c:	f001 ff2c 	bl	80047d8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	3304      	adds	r3, #4
 8002984:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->label, length_label);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	18d0      	adds	r0, r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	68ba      	ldr	r2, [r7, #8]
 8002992:	4619      	mov	r1, r3
 8002994:	f012 f91c 	bl	8014bd0 <memcpy>
      offset += length_label;
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	4413      	add	r3, r2
 800299e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->size >> (8 * 0)) & 0xFF;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6899      	ldr	r1, [r3, #8]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	4413      	add	r3, r2
 80029aa:	b2ca      	uxtb	r2, r1
 80029ac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->size >> (8 * 1)) & 0xFF;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	0a19      	lsrs	r1, r3, #8
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	3301      	adds	r3, #1
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	4413      	add	r3, r2
 80029bc:	b2ca      	uxtb	r2, r1
 80029be:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->size >> (8 * 2)) & 0xFF;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	0c19      	lsrs	r1, r3, #16
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	3302      	adds	r3, #2
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	4413      	add	r3, r2
 80029ce:	b2ca      	uxtb	r2, r1
 80029d0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->size >> (8 * 3)) & 0xFF;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	0e19      	lsrs	r1, r3, #24
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	3303      	adds	r3, #3
 80029dc:	683a      	ldr	r2, [r7, #0]
 80029de:	4413      	add	r3, r2
 80029e0:	b2ca      	uxtb	r2, r1
 80029e2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->size);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	3304      	adds	r3, #4
 80029e8:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stride >> (8 * 0)) & 0xFF;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68d9      	ldr	r1, [r3, #12]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	683a      	ldr	r2, [r7, #0]
 80029f2:	4413      	add	r3, r2
 80029f4:	b2ca      	uxtb	r2, r1
 80029f6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stride >> (8 * 1)) & 0xFF;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	0a19      	lsrs	r1, r3, #8
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	3301      	adds	r3, #1
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	4413      	add	r3, r2
 8002a06:	b2ca      	uxtb	r2, r1
 8002a08:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stride >> (8 * 2)) & 0xFF;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	0c19      	lsrs	r1, r3, #16
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	3302      	adds	r3, #2
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	4413      	add	r3, r2
 8002a18:	b2ca      	uxtb	r2, r1
 8002a1a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stride >> (8 * 3)) & 0xFF;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	0e19      	lsrs	r1, r3, #24
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	3303      	adds	r3, #3
 8002a26:	683a      	ldr	r2, [r7, #0]
 8002a28:	4413      	add	r3, r2
 8002a2a:	b2ca      	uxtb	r2, r1
 8002a2c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stride);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	3304      	adds	r3, #4
 8002a32:	60fb      	str	r3, [r7, #12]
      return offset;
 8002a34:	68fb      	ldr	r3, [r7, #12]
    }
 8002a36:	4618      	mov	r0, r3
 8002a38:	3710      	adds	r7, #16
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b086      	sub	sp, #24
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
 8002a46:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	613b      	str	r3, [r7, #16]
      uint32_t length_label;
      arrToVar(length_label, (inbuffer + offset));
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	683a      	ldr	r2, [r7, #0]
 8002a50:	441a      	add	r2, r3
 8002a52:	f107 030c 	add.w	r3, r7, #12
 8002a56:	4611      	mov	r1, r2
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f001 fedc 	bl	8004816 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	3304      	adds	r3, #4
 8002a62:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	617b      	str	r3, [r7, #20]
 8002a68:	e00b      	b.n	8002a82 <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x44>
          inbuffer[k-1]=inbuffer[k];
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	441a      	add	r2, r3
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	6839      	ldr	r1, [r7, #0]
 8002a76:	440b      	add	r3, r1
 8002a78:	7812      	ldrb	r2, [r2, #0]
 8002a7a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_label; ++k){
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	3301      	adds	r3, #1
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	4413      	add	r3, r2
 8002a88:	697a      	ldr	r2, [r7, #20]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d3ed      	bcc.n	8002a6a <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x2c>
      }
      inbuffer[offset+length_label-1]=0;
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	4413      	add	r3, r2
 8002a94:	3b01      	subs	r3, #1
 8002a96:	683a      	ldr	r2, [r7, #0]
 8002a98:	4413      	add	r3, r2
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	701a      	strb	r2, [r3, #0]
      this->label = (char *)(inbuffer + offset-1);
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	3b01      	subs	r3, #1
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	441a      	add	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	605a      	str	r2, [r3, #4]
      offset += length_label;
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	4413      	add	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
      this->size =  ((uint32_t) (*(inbuffer + offset)));
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	461a      	mov	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	6839      	ldr	r1, [r7, #0]
 8002aca:	440b      	add	r3, r1
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	021b      	lsls	r3, r3, #8
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689a      	ldr	r2, [r3, #8]
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	3302      	adds	r3, #2
 8002ade:	6839      	ldr	r1, [r7, #0]
 8002ae0:	440b      	add	r3, r1
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	041b      	lsls	r3, r3, #16
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	609a      	str	r2, [r3, #8]
      this->size |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	3303      	adds	r3, #3
 8002af4:	6839      	ldr	r1, [r7, #0]
 8002af6:	440b      	add	r3, r1
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	061b      	lsls	r3, r3, #24
 8002afc:	431a      	orrs	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->size);
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	3304      	adds	r3, #4
 8002b06:	613b      	str	r3, [r7, #16]
      this->stride =  ((uint32_t) (*(inbuffer + offset)));
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	683a      	ldr	r2, [r7, #0]
 8002b0c:	4413      	add	r3, r2
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	461a      	mov	r2, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	6839      	ldr	r1, [r7, #0]
 8002b20:	440b      	add	r3, r1
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	021b      	lsls	r3, r3, #8
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68da      	ldr	r2, [r3, #12]
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	3302      	adds	r3, #2
 8002b34:	6839      	ldr	r1, [r7, #0]
 8002b36:	440b      	add	r3, r1
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	041b      	lsls	r3, r3, #16
 8002b3c:	431a      	orrs	r2, r3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	60da      	str	r2, [r3, #12]
      this->stride |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	3303      	adds	r3, #3
 8002b4a:	6839      	ldr	r1, [r7, #0]
 8002b4c:	440b      	add	r3, r1
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	061b      	lsls	r3, r3, #24
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stride);
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	3304      	adds	r3, #4
 8002b5c:	613b      	str	r3, [r7, #16]
     return offset;
 8002b5e:	693b      	ldr	r3, [r7, #16]
    }
 8002b60:	4618      	mov	r0, r3
 8002b62:	3718      	adds	r7, #24
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <_ZN8std_msgs19MultiArrayDimension7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/MultiArrayDimension"; };
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	4b03      	ldr	r3, [pc, #12]	; (8002b80 <_ZN8std_msgs19MultiArrayDimension7getTypeEv+0x18>)
 8002b72:	4618      	mov	r0, r3
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	08015384 	.word	0x08015384

08002b84 <_ZN8std_msgs19MultiArrayDimension6getMD5Ev>:
    virtual const char * getMD5() override { return "4cd0c83a8683deae40ecdac60e53bfa8"; };
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	4b03      	ldr	r3, [pc, #12]	; (8002b9c <_ZN8std_msgs19MultiArrayDimension6getMD5Ev+0x18>)
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	080153a4 	.word	0x080153a4

08002ba0 <_ZN8std_msgs16MultiArrayLayoutC1Ev>:
      _dim_type st_dim;
      _dim_type * dim;
      typedef uint32_t _data_offset_type;
      _data_offset_type data_offset;

    MultiArrayLayout():
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
      dim_length(0), st_dim(), dim(nullptr),
      data_offset(0)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe fe6a 	bl	8001884 <_ZN3ros3MsgC1Ev>
 8002bb0:	4a0a      	ldr	r2, [pc, #40]	; (8002bdc <_ZN8std_msgs16MultiArrayLayoutC1Ev+0x3c>)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	601a      	str	r2, [r3, #0]
      dim_length(0), st_dim(), dim(nullptr),
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	605a      	str	r2, [r3, #4]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3308      	adds	r3, #8
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff feab 	bl	800291c <_ZN8std_msgs19MultiArrayDimensionC1Ev>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	619a      	str	r2, [r3, #24]
      data_offset(0)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	61da      	str	r2, [r3, #28]
    {
    }
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	08015770 	.word	0x08015770

08002be0 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002bea:	2300      	movs	r3, #0
 8002bec:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->dim_length >> (8 * 0)) & 0xFF;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6859      	ldr	r1, [r3, #4]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	b2ca      	uxtb	r2, r1
 8002bfa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->dim_length >> (8 * 1)) & 0xFF;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	0a19      	lsrs	r1, r3, #8
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	3301      	adds	r3, #1
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	4413      	add	r3, r2
 8002c0a:	b2ca      	uxtb	r2, r1
 8002c0c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->dim_length >> (8 * 2)) & 0xFF;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	0c19      	lsrs	r1, r3, #16
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	3302      	adds	r3, #2
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	b2ca      	uxtb	r2, r1
 8002c1e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->dim_length >> (8 * 3)) & 0xFF;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	0e19      	lsrs	r1, r3, #24
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	3303      	adds	r3, #3
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	b2ca      	uxtb	r2, r1
 8002c30:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->dim_length);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	3304      	adds	r3, #4
 8002c36:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60bb      	str	r3, [r7, #8]
 8002c3c:	e017      	b.n	8002c6e <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x8e>
      offset += this->dim[i].serialize(outbuffer + offset);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699a      	ldr	r2, [r3, #24]
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	011b      	lsls	r3, r3, #4
 8002c46:	18d0      	adds	r0, r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	699a      	ldr	r2, [r3, #24]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	011b      	lsls	r3, r3, #4
 8002c50:	4413      	add	r3, r2
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	6839      	ldr	r1, [r7, #0]
 8002c5a:	440a      	add	r2, r1
 8002c5c:	4611      	mov	r1, r2
 8002c5e:	4798      	blx	r3
 8002c60:	4602      	mov	r2, r0
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	4413      	add	r3, r2
 8002c66:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	60bb      	str	r3, [r7, #8]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	68ba      	ldr	r2, [r7, #8]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d3e2      	bcc.n	8002c3e <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x5e>
      }
      *(outbuffer + offset + 0) = (this->data_offset >> (8 * 0)) & 0xFF;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	69d9      	ldr	r1, [r3, #28]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	683a      	ldr	r2, [r7, #0]
 8002c80:	4413      	add	r3, r2
 8002c82:	b2ca      	uxtb	r2, r1
 8002c84:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data_offset >> (8 * 1)) & 0xFF;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	0a19      	lsrs	r1, r3, #8
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	4413      	add	r3, r2
 8002c94:	b2ca      	uxtb	r2, r1
 8002c96:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data_offset >> (8 * 2)) & 0xFF;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	0c19      	lsrs	r1, r3, #16
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	3302      	adds	r3, #2
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	b2ca      	uxtb	r2, r1
 8002ca8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data_offset >> (8 * 3)) & 0xFF;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	0e19      	lsrs	r1, r3, #24
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	3303      	adds	r3, #3
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	b2ca      	uxtb	r2, r1
 8002cba:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data_offset);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	3304      	adds	r3, #4
 8002cc0:	60fb      	str	r3, [r7, #12]
      return offset;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
    }
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3710      	adds	r7, #16
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b086      	sub	sp, #24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	617b      	str	r3, [r7, #20]
      uint32_t dim_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	683a      	ldr	r2, [r7, #0]
 8002cde:	4413      	add	r3, r2
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	4413      	add	r3, r2
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	021b      	lsls	r3, r3, #8
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	3302      	adds	r3, #2
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	4413      	add	r3, r2
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	041b      	lsls	r3, r3, #16
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	3303      	adds	r3, #3
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	4413      	add	r3, r2
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	061b      	lsls	r3, r3, #24
 8002d14:	68fa      	ldr	r2, [r7, #12]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->dim_length);
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	3304      	adds	r3, #4
 8002d1e:	617b      	str	r3, [r7, #20]
      if(dim_lengthT > dim_length)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d90a      	bls.n	8002d40 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x74>
        this->dim = (std_msgs::MultiArrayDimension*)realloc(this->dim, dim_lengthT * sizeof(std_msgs::MultiArrayDimension));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	699a      	ldr	r2, [r3, #24]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	011b      	lsls	r3, r3, #4
 8002d32:	4619      	mov	r1, r3
 8002d34:	4610      	mov	r0, r2
 8002d36:	f011 fe6b 	bl	8014a10 <realloc>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	619a      	str	r2, [r3, #24]
      dim_length = dim_lengthT;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < dim_length; i++){
 8002d46:	2300      	movs	r3, #0
 8002d48:	613b      	str	r3, [r7, #16]
 8002d4a:	e01a      	b.n	8002d82 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0xb6>
      offset += this->st_dim.deserialize(inbuffer + offset);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f103 0008 	add.w	r0, r3, #8
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	4413      	add	r3, r2
 8002d58:	4619      	mov	r1, r3
 8002d5a:	f7ff fe70 	bl	8002a3e <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	4413      	add	r3, r2
 8002d64:	617b      	str	r3, [r7, #20]
        memcpy( &(this->dim[i]), &(this->st_dim), sizeof(std_msgs::MultiArrayDimension));
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	699a      	ldr	r2, [r3, #24]
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	011b      	lsls	r3, r3, #4
 8002d6e:	18d0      	adds	r0, r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3308      	adds	r3, #8
 8002d74:	2210      	movs	r2, #16
 8002d76:	4619      	mov	r1, r3
 8002d78:	f011 ff2a 	bl	8014bd0 <memcpy>
      for( uint32_t i = 0; i < dim_length; i++){
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d3df      	bcc.n	8002d4c <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x80>
      }
      this->data_offset =  ((uint32_t) (*(inbuffer + offset)));
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	683a      	ldr	r2, [r7, #0]
 8002d90:	4413      	add	r3, r2
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	461a      	mov	r2, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69da      	ldr	r2, [r3, #28]
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	3301      	adds	r3, #1
 8002da2:	6839      	ldr	r1, [r7, #0]
 8002da4:	440b      	add	r3, r1
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	021b      	lsls	r3, r3, #8
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	69da      	ldr	r2, [r3, #28]
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	3302      	adds	r3, #2
 8002db8:	6839      	ldr	r1, [r7, #0]
 8002dba:	440b      	add	r3, r1
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	041b      	lsls	r3, r3, #16
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69da      	ldr	r2, [r3, #28]
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	3303      	adds	r3, #3
 8002dce:	6839      	ldr	r1, [r7, #0]
 8002dd0:	440b      	add	r3, r1
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	061b      	lsls	r3, r3, #24
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	61da      	str	r2, [r3, #28]
      offset += sizeof(this->data_offset);
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	3304      	adds	r3, #4
 8002de0:	617b      	str	r3, [r7, #20]
     return offset;
 8002de2:	697b      	ldr	r3, [r7, #20]
    }
 8002de4:	4618      	mov	r0, r3
 8002de6:	3718      	adds	r7, #24
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <_ZN8std_msgs16MultiArrayLayout7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/MultiArrayLayout"; };
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	4b03      	ldr	r3, [pc, #12]	; (8002e04 <_ZN8std_msgs16MultiArrayLayout7getTypeEv+0x18>)
 8002df6:	4618      	mov	r0, r3
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	080153c8 	.word	0x080153c8

08002e08 <_ZN8std_msgs16MultiArrayLayout6getMD5Ev>:
    virtual const char * getMD5() override { return "0fed2a11c13e11c5571b4e2a995a91a3"; };
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	4b03      	ldr	r3, [pc, #12]	; (8002e20 <_ZN8std_msgs16MultiArrayLayout6getMD5Ev+0x18>)
 8002e12:	4618      	mov	r0, r3
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	080153e4 	.word	0x080153e4

08002e24 <_ZN8std_msgs17Float32MultiArrayC1Ev>:
      uint32_t data_length;
      typedef float _data_type;
      _data_type st_data;
      _data_type * data;

    Float32MultiArray():
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
      layout(),
      data_length(0), st_data(), data(nullptr)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7fe fd28 	bl	8001884 <_ZN3ros3MsgC1Ev>
 8002e34:	4a0b      	ldr	r2, [pc, #44]	; (8002e64 <_ZN8std_msgs17Float32MultiArrayC1Ev+0x40>)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	601a      	str	r2, [r3, #0]
      layout(),
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff feae 	bl	8002ba0 <_ZN8std_msgs16MultiArrayLayoutC1Ev>
      data_length(0), st_data(), data(nullptr)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	625a      	str	r2, [r3, #36]	; 0x24
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f04f 0200 	mov.w	r2, #0
 8002e50:	629a      	str	r2, [r3, #40]	; 0x28
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	62da      	str	r2, [r3, #44]	; 0x2c
    {
    }
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	08015758 	.word	0x08015758

08002e68 <_ZNK8std_msgs17Float32MultiArray9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b086      	sub	sp, #24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
      offset += this->layout.serialize(outbuffer + offset);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	1d18      	adds	r0, r3, #4
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	4413      	add	r3, r2
 8002e80:	4619      	mov	r1, r3
 8002e82:	f7ff fead 	bl	8002be0 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>
 8002e86:	4602      	mov	r2, r0
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	617b      	str	r3, [r7, #20]
      *(outbuffer + offset + 0) = (this->data_length >> (8 * 0)) & 0xFF;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	4413      	add	r3, r2
 8002e98:	b2ca      	uxtb	r2, r1
 8002e9a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data_length >> (8 * 1)) & 0xFF;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea0:	0a19      	lsrs	r1, r3, #8
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	b2ca      	uxtb	r2, r1
 8002eac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data_length >> (8 * 2)) & 0xFF;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb2:	0c19      	lsrs	r1, r3, #16
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	3302      	adds	r3, #2
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	4413      	add	r3, r2
 8002ebc:	b2ca      	uxtb	r2, r1
 8002ebe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data_length >> (8 * 3)) & 0xFF;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec4:	0e19      	lsrs	r1, r3, #24
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	3303      	adds	r3, #3
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	4413      	add	r3, r2
 8002ece:	b2ca      	uxtb	r2, r1
 8002ed0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data_length);
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < data_length; i++){
 8002ed8:	2300      	movs	r3, #0
 8002eda:	613b      	str	r3, [r7, #16]
 8002edc:	e02a      	b.n	8002f34 <_ZNK8std_msgs17Float32MultiArray9serializeEPh+0xcc>
      union {
        float real;
        uint32_t base;
      } u_datai;
      u_datai.real = this->data[i];
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	4413      	add	r3, r2
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_datai.base >> (8 * 0)) & 0xFF;
 8002eec:	68f9      	ldr	r1, [r7, #12]
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	b2ca      	uxtb	r2, r1
 8002ef6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_datai.base >> (8 * 1)) & 0xFF;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	0a19      	lsrs	r1, r3, #8
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	3301      	adds	r3, #1
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	4413      	add	r3, r2
 8002f04:	b2ca      	uxtb	r2, r1
 8002f06:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_datai.base >> (8 * 2)) & 0xFF;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	0c19      	lsrs	r1, r3, #16
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	3302      	adds	r3, #2
 8002f10:	683a      	ldr	r2, [r7, #0]
 8002f12:	4413      	add	r3, r2
 8002f14:	b2ca      	uxtb	r2, r1
 8002f16:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_datai.base >> (8 * 3)) & 0xFF;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	0e19      	lsrs	r1, r3, #24
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	3303      	adds	r3, #3
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	4413      	add	r3, r2
 8002f24:	b2ca      	uxtb	r2, r1
 8002f26:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data[i]);
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	3304      	adds	r3, #4
 8002f2c:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < data_length; i++){
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	3301      	adds	r3, #1
 8002f32:	613b      	str	r3, [r7, #16]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f38:	693a      	ldr	r2, [r7, #16]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d3cf      	bcc.n	8002ede <_ZNK8std_msgs17Float32MultiArray9serializeEPh+0x76>
      }
      return offset;
 8002f3e:	697b      	ldr	r3, [r7, #20]
    }
 8002f40:	4618      	mov	r0, r3
 8002f42:	3718      	adds	r7, #24
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <_ZN8std_msgs17Float32MultiArray11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002f52:	2300      	movs	r3, #0
 8002f54:	617b      	str	r3, [r7, #20]
      offset += this->layout.deserialize(inbuffer + offset);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	1d18      	adds	r0, r3, #4
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	4413      	add	r3, r2
 8002f60:	4619      	mov	r1, r3
 8002f62:	f7ff feb3 	bl	8002ccc <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>
 8002f66:	4602      	mov	r2, r0
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	617b      	str	r3, [r7, #20]
      uint32_t data_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	4413      	add	r3, r2
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	4413      	add	r3, r2
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	021b      	lsls	r3, r3, #8
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	3302      	adds	r3, #2
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	4413      	add	r3, r2
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	041b      	lsls	r3, r3, #16
 8002f96:	68fa      	ldr	r2, [r7, #12]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	3303      	adds	r3, #3
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	061b      	lsls	r3, r3, #24
 8002fa8:	68fa      	ldr	r2, [r7, #12]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->data_length);
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	617b      	str	r3, [r7, #20]
      if(data_lengthT > data_length)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d90a      	bls.n	8002fd4 <_ZN8std_msgs17Float32MultiArray11deserializeEPh+0x8c>
        this->data = (float*)realloc(this->data, data_lengthT * sizeof(float));
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	4610      	mov	r0, r2
 8002fca:	f011 fd21 	bl	8014a10 <realloc>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	62da      	str	r2, [r3, #44]	; 0x2c
      data_length = data_lengthT;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	625a      	str	r2, [r3, #36]	; 0x24
      for( uint32_t i = 0; i < data_length; i++){
 8002fda:	2300      	movs	r3, #0
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	e035      	b.n	800304c <_ZN8std_msgs17Float32MultiArray11deserializeEPh+0x104>
      union {
        float real;
        uint32_t base;
      } u_st_data;
      u_st_data.base = 0;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	60bb      	str	r3, [r7, #8]
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	6839      	ldr	r1, [r7, #0]
 8002fea:	440a      	add	r2, r1
 8002fec:	7812      	ldrb	r2, [r2, #0]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	60bb      	str	r3, [r7, #8]
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	6839      	ldr	r1, [r7, #0]
 8002ffa:	440b      	add	r3, r1
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	021b      	lsls	r3, r3, #8
 8003000:	4313      	orrs	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003004:	68ba      	ldr	r2, [r7, #8]
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	3302      	adds	r3, #2
 800300a:	6839      	ldr	r1, [r7, #0]
 800300c:	440b      	add	r3, r1
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	041b      	lsls	r3, r3, #16
 8003012:	4313      	orrs	r3, r2
 8003014:	60bb      	str	r3, [r7, #8]
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003016:	68ba      	ldr	r2, [r7, #8]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	3303      	adds	r3, #3
 800301c:	6839      	ldr	r1, [r7, #0]
 800301e:	440b      	add	r3, r1
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	061b      	lsls	r3, r3, #24
 8003024:	4313      	orrs	r3, r2
 8003026:	60bb      	str	r3, [r7, #8]
      this->st_data = u_st_data.real;
 8003028:	68ba      	ldr	r2, [r7, #8]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	629a      	str	r2, [r3, #40]	; 0x28
      offset += sizeof(this->st_data);
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	3304      	adds	r3, #4
 8003032:	617b      	str	r3, [r7, #20]
        memcpy( &(this->data[i]), &(this->st_data), sizeof(float));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4413      	add	r3, r2
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	3228      	adds	r2, #40	; 0x28
 8003042:	6812      	ldr	r2, [r2, #0]
 8003044:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < data_length; i++){
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	3301      	adds	r3, #1
 800304a:	613b      	str	r3, [r7, #16]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003050:	693a      	ldr	r2, [r7, #16]
 8003052:	429a      	cmp	r2, r3
 8003054:	d3c4      	bcc.n	8002fe0 <_ZN8std_msgs17Float32MultiArray11deserializeEPh+0x98>
      }
     return offset;
 8003056:	697b      	ldr	r3, [r7, #20]
    }
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <_ZN8std_msgs17Float32MultiArray7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Float32MultiArray"; };
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	4b03      	ldr	r3, [pc, #12]	; (8003078 <_ZN8std_msgs17Float32MultiArray7getTypeEv+0x18>)
 800306a:	4618      	mov	r0, r3
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	08015408 	.word	0x08015408

0800307c <_ZN8std_msgs17Float32MultiArray6getMD5Ev>:
    virtual const char * getMD5() override { return "6a40e0ffa6a17a503ac3f8616991b1f6"; };
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	4b03      	ldr	r3, [pc, #12]	; (8003094 <_ZN8std_msgs17Float32MultiArray6getMD5Ev+0x18>)
 8003086:	4618      	mov	r0, r3
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	08015424 	.word	0x08015424

08003098 <_ZN8std_msgs7Float32C1Ev>:
  {
    public:
      typedef float _data_type;
      _data_type data;

    Float32():
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
      data(0)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe fbee 	bl	8001884 <_ZN3ros3MsgC1Ev>
 80030a8:	4a05      	ldr	r2, [pc, #20]	; (80030c0 <_ZN8std_msgs7Float32C1Ev+0x28>)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f04f 0200 	mov.w	r2, #0
 80030b4:	605a      	str	r2, [r3, #4]
    {
    }
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4618      	mov	r0, r3
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	08015740 	.word	0x08015740

080030c4 <_ZNK8std_msgs7Float329serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80030ce:	2300      	movs	r3, #0
 80030d0:	60fb      	str	r3, [r7, #12]
      union {
        float real;
        uint32_t base;
      } u_data;
      u_data.real = this->data;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	60bb      	str	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 80030d8:	68b9      	ldr	r1, [r7, #8]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	683a      	ldr	r2, [r7, #0]
 80030de:	4413      	add	r3, r2
 80030e0:	b2ca      	uxtb	r2, r1
 80030e2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_data.base >> (8 * 1)) & 0xFF;
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	0a19      	lsrs	r1, r3, #8
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	3301      	adds	r3, #1
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	4413      	add	r3, r2
 80030f0:	b2ca      	uxtb	r2, r1
 80030f2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_data.base >> (8 * 2)) & 0xFF;
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	0c19      	lsrs	r1, r3, #16
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	3302      	adds	r3, #2
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	4413      	add	r3, r2
 8003100:	b2ca      	uxtb	r2, r1
 8003102:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_data.base >> (8 * 3)) & 0xFF;
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	0e19      	lsrs	r1, r3, #24
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	3303      	adds	r3, #3
 800310c:	683a      	ldr	r2, [r7, #0]
 800310e:	4413      	add	r3, r2
 8003110:	b2ca      	uxtb	r2, r1
 8003112:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	3304      	adds	r3, #4
 8003118:	60fb      	str	r3, [r7, #12]
      return offset;
 800311a:	68fb      	ldr	r3, [r7, #12]
    }
 800311c:	4618      	mov	r0, r3
 800311e:	3714      	adds	r7, #20
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <_ZN8std_msgs7Float3211deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003132:	2300      	movs	r3, #0
 8003134:	60fb      	str	r3, [r7, #12]
      union {
        float real;
        uint32_t base;
      } u_data;
      u_data.base = 0;
 8003136:	2300      	movs	r3, #0
 8003138:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	68fa      	ldr	r2, [r7, #12]
 800313e:	6839      	ldr	r1, [r7, #0]
 8003140:	440a      	add	r2, r1
 8003142:	7812      	ldrb	r2, [r2, #0]
 8003144:	4313      	orrs	r3, r2
 8003146:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003148:	68ba      	ldr	r2, [r7, #8]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	3301      	adds	r3, #1
 800314e:	6839      	ldr	r1, [r7, #0]
 8003150:	440b      	add	r3, r1
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	021b      	lsls	r3, r3, #8
 8003156:	4313      	orrs	r3, r2
 8003158:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	3302      	adds	r3, #2
 8003160:	6839      	ldr	r1, [r7, #0]
 8003162:	440b      	add	r3, r1
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	041b      	lsls	r3, r3, #16
 8003168:	4313      	orrs	r3, r2
 800316a:	60bb      	str	r3, [r7, #8]
      u_data.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800316c:	68ba      	ldr	r2, [r7, #8]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	3303      	adds	r3, #3
 8003172:	6839      	ldr	r1, [r7, #0]
 8003174:	440b      	add	r3, r1
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	061b      	lsls	r3, r3, #24
 800317a:	4313      	orrs	r3, r2
 800317c:	60bb      	str	r3, [r7, #8]
      this->data = u_data.real;
 800317e:	68ba      	ldr	r2, [r7, #8]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	3304      	adds	r3, #4
 8003188:	60fb      	str	r3, [r7, #12]
     return offset;
 800318a:	68fb      	ldr	r3, [r7, #12]
    }
 800318c:	4618      	mov	r0, r3
 800318e:	3714      	adds	r7, #20
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <_ZN8std_msgs7Float327getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Float32"; };
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	4b03      	ldr	r3, [pc, #12]	; (80031b0 <_ZN8std_msgs7Float327getTypeEv+0x18>)
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	08015448 	.word	0x08015448

080031b4 <_ZN8std_msgs7Float326getMD5Ev>:
    virtual const char * getMD5() override { return "73fcbf46b49191e672908e50842a83d4"; };
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	4b03      	ldr	r3, [pc, #12]	; (80031cc <_ZN8std_msgs7Float326getMD5Ev+0x18>)
 80031be:	4618      	mov	r0, r3
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	0801545c 	.word	0x0801545c

080031d0 <_ZN8std_msgs4BoolC1Ev>:
  {
    public:
      typedef bool _data_type;
      _data_type data;

    Bool():
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
      data(0)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4618      	mov	r0, r3
 80031dc:	f7fe fb52 	bl	8001884 <_ZN3ros3MsgC1Ev>
 80031e0:	4a05      	ldr	r2, [pc, #20]	; (80031f8 <_ZN8std_msgs4BoolC1Ev+0x28>)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	711a      	strb	r2, [r3, #4]
    {
    }
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4618      	mov	r0, r3
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	08015728 	.word	0x08015728

080031fc <_ZNK8std_msgs4Bool9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003206:	2300      	movs	r3, #0
 8003208:	60fb      	str	r3, [r7, #12]
      union {
        bool real;
        uint8_t base;
      } u_data;
      u_data.real = this->data;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	791b      	ldrb	r3, [r3, #4]
 800320e:	723b      	strb	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_data.base >> (8 * 0)) & 0xFF;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	683a      	ldr	r2, [r7, #0]
 8003214:	4413      	add	r3, r2
 8003216:	7a3a      	ldrb	r2, [r7, #8]
 8003218:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	3301      	adds	r3, #1
 800321e:	60fb      	str	r3, [r7, #12]
      return offset;
 8003220:	68fb      	ldr	r3, [r7, #12]
    }
 8003222:	4618      	mov	r0, r3
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <_ZN8std_msgs4Bool11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 800322e:	b480      	push	{r7}
 8003230:	b085      	sub	sp, #20
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
 8003236:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003238:	2300      	movs	r3, #0
 800323a:	60fb      	str	r3, [r7, #12]
      union {
        bool real;
        uint8_t base;
      } u_data;
      u_data.base = 0;
 800323c:	2300      	movs	r3, #0
 800323e:	723b      	strb	r3, [r7, #8]
      u_data.base |= ((uint8_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003240:	7a3a      	ldrb	r2, [r7, #8]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6839      	ldr	r1, [r7, #0]
 8003246:	440b      	add	r3, r1
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	4313      	orrs	r3, r2
 800324c:	b2db      	uxtb	r3, r3
 800324e:	723b      	strb	r3, [r7, #8]
      this->data = u_data.real;
 8003250:	7a3a      	ldrb	r2, [r7, #8]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->data);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	3301      	adds	r3, #1
 800325a:	60fb      	str	r3, [r7, #12]
     return offset;
 800325c:	68fb      	ldr	r3, [r7, #12]
    }
 800325e:	4618      	mov	r0, r3
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
	...

0800326c <_ZN8std_msgs4Bool7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Bool"; };
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	4b03      	ldr	r3, [pc, #12]	; (8003284 <_ZN8std_msgs4Bool7getTypeEv+0x18>)
 8003276:	4618      	mov	r0, r3
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	08015480 	.word	0x08015480

08003288 <_ZN8std_msgs4Bool6getMD5Ev>:
    virtual const char * getMD5() override { return "8b94c1b53db61fb6aed406028ad6332a"; };
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	4b03      	ldr	r3, [pc, #12]	; (80032a0 <_ZN8std_msgs4Bool6getMD5Ev+0x18>)
 8003292:	4618      	mov	r0, r3
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	08015490 	.word	0x08015490

080032a4 <_ZN9vesc_msgs9VescStateC1Ev>:
      enum { FAULT_CODE_DRV8302 = 3 };
      enum { FAULT_CODE_ABS_OVER_CURRENT = 4 };
      enum { FAULT_CODE_OVER_TEMP_FET = 5 };
      enum { FAULT_CODE_OVER_TEMP_MOTOR = 6 };

    VescState():
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
      charge_regen(0),
      energy_drawn(0),
      energy_regen(0),
      displacement(0),
      distance_traveled(0),
      fault_code(0)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7fe fae8 	bl	8001884 <_ZN3ros3MsgC1Ev>
 80032b4:	4a1d      	ldr	r2, [pc, #116]	; (800332c <_ZN9vesc_msgs9VescStateC1Ev+0x88>)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	601a      	str	r2, [r3, #0]
      voltage_input(0),
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	605a      	str	r2, [r3, #4]
      temperature_pcb(0),
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f04f 0200 	mov.w	r2, #0
 80032c8:	609a      	str	r2, [r3, #8]
      current_motor(0),
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	60da      	str	r2, [r3, #12]
      current_input(0),
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	611a      	str	r2, [r3, #16]
      speed(0),
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f04f 0200 	mov.w	r2, #0
 80032e0:	615a      	str	r2, [r3, #20]
      duty_cycle(0),
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f04f 0200 	mov.w	r2, #0
 80032e8:	619a      	str	r2, [r3, #24]
      charge_drawn(0),
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	61da      	str	r2, [r3, #28]
      charge_regen(0),
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f04f 0200 	mov.w	r2, #0
 80032f8:	621a      	str	r2, [r3, #32]
      energy_drawn(0),
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f04f 0200 	mov.w	r2, #0
 8003300:	625a      	str	r2, [r3, #36]	; 0x24
      energy_regen(0),
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f04f 0200 	mov.w	r2, #0
 8003308:	629a      	str	r2, [r3, #40]	; 0x28
      displacement(0),
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f04f 0200 	mov.w	r2, #0
 8003310:	62da      	str	r2, [r3, #44]	; 0x2c
      distance_traveled(0),
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	631a      	str	r2, [r3, #48]	; 0x30
      fault_code(0)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	635a      	str	r2, [r3, #52]	; 0x34
    {
    }
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4618      	mov	r0, r3
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	08015710 	.word	0x08015710

08003330 <_ZNK9vesc_msgs9VescState9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800333a:	2300      	movs	r3, #0
 800333c:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->voltage_input);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	683a      	ldr	r2, [r7, #0]
 8003342:	441a      	add	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	edd3 7a01 	vldr	s15, [r3, #4]
 800334a:	eeb0 0a67 	vmov.f32	s0, s15
 800334e:	4610      	mov	r0, r2
 8003350:	f7fe f94f 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003354:	4602      	mov	r2, r0
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	4413      	add	r3, r2
 800335a:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->temperature_pcb);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	683a      	ldr	r2, [r7, #0]
 8003360:	441a      	add	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	edd3 7a02 	vldr	s15, [r3, #8]
 8003368:	eeb0 0a67 	vmov.f32	s0, s15
 800336c:	4610      	mov	r0, r2
 800336e:	f7fe f940 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003372:	4602      	mov	r2, r0
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4413      	add	r3, r2
 8003378:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->current_motor);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	441a      	add	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	edd3 7a03 	vldr	s15, [r3, #12]
 8003386:	eeb0 0a67 	vmov.f32	s0, s15
 800338a:	4610      	mov	r0, r2
 800338c:	f7fe f931 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003390:	4602      	mov	r2, r0
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	4413      	add	r3, r2
 8003396:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->current_input);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	683a      	ldr	r2, [r7, #0]
 800339c:	441a      	add	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	edd3 7a04 	vldr	s15, [r3, #16]
 80033a4:	eeb0 0a67 	vmov.f32	s0, s15
 80033a8:	4610      	mov	r0, r2
 80033aa:	f7fe f922 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80033ae:	4602      	mov	r2, r0
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	4413      	add	r3, r2
 80033b4:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->speed);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	441a      	add	r2, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	edd3 7a05 	vldr	s15, [r3, #20]
 80033c2:	eeb0 0a67 	vmov.f32	s0, s15
 80033c6:	4610      	mov	r0, r2
 80033c8:	f7fe f913 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80033cc:	4602      	mov	r2, r0
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	4413      	add	r3, r2
 80033d2:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->duty_cycle);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	441a      	add	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	edd3 7a06 	vldr	s15, [r3, #24]
 80033e0:	eeb0 0a67 	vmov.f32	s0, s15
 80033e4:	4610      	mov	r0, r2
 80033e6:	f7fe f904 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80033ea:	4602      	mov	r2, r0
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	4413      	add	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->charge_drawn);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	441a      	add	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	edd3 7a07 	vldr	s15, [r3, #28]
 80033fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003402:	4610      	mov	r0, r2
 8003404:	f7fe f8f5 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003408:	4602      	mov	r2, r0
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	4413      	add	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->charge_regen);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	441a      	add	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	edd3 7a08 	vldr	s15, [r3, #32]
 800341c:	eeb0 0a67 	vmov.f32	s0, s15
 8003420:	4610      	mov	r0, r2
 8003422:	f7fe f8e6 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003426:	4602      	mov	r2, r0
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	4413      	add	r3, r2
 800342c:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->energy_drawn);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	683a      	ldr	r2, [r7, #0]
 8003432:	441a      	add	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800343a:	eeb0 0a67 	vmov.f32	s0, s15
 800343e:	4610      	mov	r0, r2
 8003440:	f7fe f8d7 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003444:	4602      	mov	r2, r0
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	4413      	add	r3, r2
 800344a:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->energy_regen);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	441a      	add	r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003458:	eeb0 0a67 	vmov.f32	s0, s15
 800345c:	4610      	mov	r0, r2
 800345e:	f7fe f8c8 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003462:	4602      	mov	r2, r0
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	4413      	add	r3, r2
 8003468:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->displacement);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	441a      	add	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003476:	eeb0 0a67 	vmov.f32	s0, s15
 800347a:	4610      	mov	r0, r2
 800347c:	f7fe f8b9 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003480:	4602      	mov	r2, r0
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	4413      	add	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->distance_traveled);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	683a      	ldr	r2, [r7, #0]
 800348c:	441a      	add	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003494:	eeb0 0a67 	vmov.f32	s0, s15
 8003498:	4610      	mov	r0, r2
 800349a:	f7fe f8aa 	bl	80015f2 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 800349e:	4602      	mov	r2, r0
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4413      	add	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]
      union {
        int32_t real;
        uint32_t base;
      } u_fault_code;
      u_fault_code.real = this->fault_code;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034aa:	60bb      	str	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_fault_code.base >> (8 * 0)) & 0xFF;
 80034ac:	68b9      	ldr	r1, [r7, #8]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	4413      	add	r3, r2
 80034b4:	b2ca      	uxtb	r2, r1
 80034b6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_fault_code.base >> (8 * 1)) & 0xFF;
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	0a19      	lsrs	r1, r3, #8
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	3301      	adds	r3, #1
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	4413      	add	r3, r2
 80034c4:	b2ca      	uxtb	r2, r1
 80034c6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_fault_code.base >> (8 * 2)) & 0xFF;
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	0c19      	lsrs	r1, r3, #16
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	3302      	adds	r3, #2
 80034d0:	683a      	ldr	r2, [r7, #0]
 80034d2:	4413      	add	r3, r2
 80034d4:	b2ca      	uxtb	r2, r1
 80034d6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_fault_code.base >> (8 * 3)) & 0xFF;
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	0e19      	lsrs	r1, r3, #24
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	3303      	adds	r3, #3
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	4413      	add	r3, r2
 80034e4:	b2ca      	uxtb	r2, r1
 80034e6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->fault_code);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	3304      	adds	r3, #4
 80034ec:	60fb      	str	r3, [r7, #12]
      return offset;
 80034ee:	68fb      	ldr	r3, [r7, #12]
    }
 80034f0:	4618      	mov	r0, r3
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <_ZN9vesc_msgs9VescState11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003502:	2300      	movs	r3, #0
 8003504:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->voltage_input));
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	441a      	add	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	3304      	adds	r3, #4
 8003510:	4619      	mov	r1, r3
 8003512:	4610      	mov	r0, r2
 8003514:	f7fe f909 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003518:	4602      	mov	r2, r0
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	4413      	add	r3, r2
 800351e:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->temperature_pcb));
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	441a      	add	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	3308      	adds	r3, #8
 800352a:	4619      	mov	r1, r3
 800352c:	4610      	mov	r0, r2
 800352e:	f7fe f8fc 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003532:	4602      	mov	r2, r0
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	4413      	add	r3, r2
 8003538:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->current_motor));
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	441a      	add	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	330c      	adds	r3, #12
 8003544:	4619      	mov	r1, r3
 8003546:	4610      	mov	r0, r2
 8003548:	f7fe f8ef 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800354c:	4602      	mov	r2, r0
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4413      	add	r3, r2
 8003552:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->current_input));
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	683a      	ldr	r2, [r7, #0]
 8003558:	441a      	add	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	3310      	adds	r3, #16
 800355e:	4619      	mov	r1, r3
 8003560:	4610      	mov	r0, r2
 8003562:	f7fe f8e2 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003566:	4602      	mov	r2, r0
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	4413      	add	r3, r2
 800356c:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->speed));
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	683a      	ldr	r2, [r7, #0]
 8003572:	441a      	add	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3314      	adds	r3, #20
 8003578:	4619      	mov	r1, r3
 800357a:	4610      	mov	r0, r2
 800357c:	f7fe f8d5 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003580:	4602      	mov	r2, r0
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	4413      	add	r3, r2
 8003586:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->duty_cycle));
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	683a      	ldr	r2, [r7, #0]
 800358c:	441a      	add	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	3318      	adds	r3, #24
 8003592:	4619      	mov	r1, r3
 8003594:	4610      	mov	r0, r2
 8003596:	f7fe f8c8 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800359a:	4602      	mov	r2, r0
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	4413      	add	r3, r2
 80035a0:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->charge_drawn));
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	441a      	add	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	331c      	adds	r3, #28
 80035ac:	4619      	mov	r1, r3
 80035ae:	4610      	mov	r0, r2
 80035b0:	f7fe f8bb 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80035b4:	4602      	mov	r2, r0
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	4413      	add	r3, r2
 80035ba:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->charge_regen));
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	683a      	ldr	r2, [r7, #0]
 80035c0:	441a      	add	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	3320      	adds	r3, #32
 80035c6:	4619      	mov	r1, r3
 80035c8:	4610      	mov	r0, r2
 80035ca:	f7fe f8ae 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80035ce:	4602      	mov	r2, r0
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	4413      	add	r3, r2
 80035d4:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->energy_drawn));
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	441a      	add	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3324      	adds	r3, #36	; 0x24
 80035e0:	4619      	mov	r1, r3
 80035e2:	4610      	mov	r0, r2
 80035e4:	f7fe f8a1 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80035e8:	4602      	mov	r2, r0
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	4413      	add	r3, r2
 80035ee:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->energy_regen));
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	441a      	add	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	3328      	adds	r3, #40	; 0x28
 80035fa:	4619      	mov	r1, r3
 80035fc:	4610      	mov	r0, r2
 80035fe:	f7fe f894 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003602:	4602      	mov	r2, r0
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	4413      	add	r3, r2
 8003608:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->displacement));
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	441a      	add	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	332c      	adds	r3, #44	; 0x2c
 8003614:	4619      	mov	r1, r3
 8003616:	4610      	mov	r0, r2
 8003618:	f7fe f887 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800361c:	4602      	mov	r2, r0
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	4413      	add	r3, r2
 8003622:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->distance_traveled));
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	441a      	add	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	3330      	adds	r3, #48	; 0x30
 800362e:	4619      	mov	r1, r3
 8003630:	4610      	mov	r0, r2
 8003632:	f7fe f87a 	bl	800172a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003636:	4602      	mov	r2, r0
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	4413      	add	r3, r2
 800363c:	60fb      	str	r3, [r7, #12]
      union {
        int32_t real;
        uint32_t base;
      } u_fault_code;
      u_fault_code.base = 0;
 800363e:	2300      	movs	r3, #0
 8003640:	60bb      	str	r3, [r7, #8]
      u_fault_code.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	6839      	ldr	r1, [r7, #0]
 8003648:	440a      	add	r2, r1
 800364a:	7812      	ldrb	r2, [r2, #0]
 800364c:	4313      	orrs	r3, r2
 800364e:	60bb      	str	r3, [r7, #8]
      u_fault_code.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003650:	68ba      	ldr	r2, [r7, #8]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	3301      	adds	r3, #1
 8003656:	6839      	ldr	r1, [r7, #0]
 8003658:	440b      	add	r3, r1
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	021b      	lsls	r3, r3, #8
 800365e:	4313      	orrs	r3, r2
 8003660:	60bb      	str	r3, [r7, #8]
      u_fault_code.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	3302      	adds	r3, #2
 8003668:	6839      	ldr	r1, [r7, #0]
 800366a:	440b      	add	r3, r1
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	041b      	lsls	r3, r3, #16
 8003670:	4313      	orrs	r3, r2
 8003672:	60bb      	str	r3, [r7, #8]
      u_fault_code.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003674:	68ba      	ldr	r2, [r7, #8]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	3303      	adds	r3, #3
 800367a:	6839      	ldr	r1, [r7, #0]
 800367c:	440b      	add	r3, r1
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	061b      	lsls	r3, r3, #24
 8003682:	4313      	orrs	r3, r2
 8003684:	60bb      	str	r3, [r7, #8]
      this->fault_code = u_fault_code.real;
 8003686:	68ba      	ldr	r2, [r7, #8]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	635a      	str	r2, [r3, #52]	; 0x34
      offset += sizeof(this->fault_code);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	3304      	adds	r3, #4
 8003690:	60fb      	str	r3, [r7, #12]
     return offset;
 8003692:	68fb      	ldr	r3, [r7, #12]
    }
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <_ZN9vesc_msgs9VescState7getTypeEv>:

    const char * getType(){ return "vesc_msgs/VescState"; };
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	4b03      	ldr	r3, [pc, #12]	; (80036b4 <_ZN9vesc_msgs9VescState7getTypeEv+0x18>)
 80036a6:	4618      	mov	r0, r3
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	080154b4 	.word	0x080154b4

080036b8 <_ZN9vesc_msgs9VescState6getMD5Ev>:
    const char * getMD5(){ return "81214bb4c1945e7c159bd76ec397ac04"; };
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	4b03      	ldr	r3, [pc, #12]	; (80036d0 <_ZN9vesc_msgs9VescState6getMD5Ev+0x18>)
 80036c2:	4618      	mov	r0, r3
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	080154c8 	.word	0x080154c8

080036d4 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	4a04      	ldr	r2, [pc, #16]	; (80036f0 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	601a      	str	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4618      	mov	r0, r3
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr
 80036f0:	080157b8 	.word	0x080157b8

080036f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:
template<class Hardware,
         int MAX_SUBSCRIBERS = 25,
         int MAX_PUBLISHERS = 25,
         int INPUT_SIZE = 512,
         int OUTPUT_SIZE = 512>
class NodeHandle_ : public NodeHandleBase_
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4618      	mov	r0, r3
 8003700:	f7ff ffe8 	bl	80036d4 <_ZN3ros15NodeHandleBase_C1Ev>
 8003704:	4a36      	ldr	r2, [pc, #216]	; (80037e0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xec>)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	601a      	str	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	3304      	adds	r3, #4
 800370e:	4618      	mov	r0, r3
 8003710:	f7fe fff0 	bl	80026f4 <_ZN13STM32HardwareC1Ev>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f203 4324 	addw	r3, r3, #1060	; 0x424
 800373a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800373e:	2100      	movs	r1, #0
 8003740:	4618      	mov	r0, r3
 8003742:	f011 f9bd 	bl	8014ac0 <memset>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f203 6324 	addw	r3, r3, #1572	; 0x624
 800374c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003750:	2100      	movs	r1, #0
 8003752:	4618      	mov	r0, r3
 8003754:	f011 f9b4 	bl	8014ac0 <memset>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f603 0324 	addw	r3, r3, #2084	; 0x824
 800375e:	2264      	movs	r2, #100	; 0x64
 8003760:	2100      	movs	r1, #0
 8003762:	4618      	mov	r0, r3
 8003764:	f011 f9ac 	bl	8014ac0 <memset>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f603 0388 	addw	r3, r3, #2184	; 0x888
 800376e:	2264      	movs	r2, #100	; 0x64
 8003770:	2100      	movs	r1, #0
 8003772:	4618      	mov	r0, r3
 8003774:	f011 f9a4 	bl	8014ac0 <memset>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f603 1314 	addw	r3, r3, #2324	; 0x914
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7fe fbcc 	bl	8001f6c <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4618      	mov	r0, r3
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	080156fc 	.word	0x080156fc

080037e4 <_Z13read_ble_dataPh>:


//char hello[] = "Hello world from STM32!";


HAL_StatusTypeDef read_ble_data(uint8_t* data){
 80037e4:	b480      	push	{r7}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
	static uint8_t start_index = 0;
	for(uint8_t i=start_index;i<start_index+ESC_DATA_SIZE;++i){
 80037ec:	4bac      	ldr	r3, [pc, #688]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	73fb      	strb	r3, [r7, #15]
 80037f2:	e01e      	b.n	8003832 <_Z13read_ble_dataPh+0x4e>
		if(data[i]==0xFE && data[(i+1)%ESC_DATA_SIZE]==0x01){
 80037f4:	7bfb      	ldrb	r3, [r7, #15]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	4413      	add	r3, r2
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	2bfe      	cmp	r3, #254	; 0xfe
 80037fe:	d115      	bne.n	800382c <_Z13read_ble_dataPh+0x48>
 8003800:	7bfb      	ldrb	r3, [r7, #15]
 8003802:	3301      	adds	r3, #1
 8003804:	425a      	negs	r2, r3
 8003806:	f003 031f 	and.w	r3, r3, #31
 800380a:	f002 021f 	and.w	r2, r2, #31
 800380e:	bf58      	it	pl
 8003810:	4253      	negpl	r3, r2
 8003812:	461a      	mov	r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4413      	add	r3, r2
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d106      	bne.n	800382c <_Z13read_ble_dataPh+0x48>
			start_index = i%ESC_DATA_SIZE;
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	f003 031f 	and.w	r3, r3, #31
 8003824:	b2da      	uxtb	r2, r3
 8003826:	4b9e      	ldr	r3, [pc, #632]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 8003828:	701a      	strb	r2, [r3, #0]
			break;
 800382a:	e009      	b.n	8003840 <_Z13read_ble_dataPh+0x5c>
	for(uint8_t i=start_index;i<start_index+ESC_DATA_SIZE;++i){
 800382c:	7bfb      	ldrb	r3, [r7, #15]
 800382e:	3301      	adds	r3, #1
 8003830:	73fb      	strb	r3, [r7, #15]
 8003832:	4b9b      	ldr	r3, [pc, #620]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	f103 021f 	add.w	r2, r3, #31
 800383a:	7bfb      	ldrb	r3, [r7, #15]
 800383c:	429a      	cmp	r2, r3
 800383e:	dad9      	bge.n	80037f4 <_Z13read_ble_dataPh+0x10>
		}
	}

	if(data[(2+start_index)%ESC_DATA_SIZE]!=0x00)return HAL_ERROR;
 8003840:	4b97      	ldr	r3, [pc, #604]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	3302      	adds	r3, #2
 8003846:	425a      	negs	r2, r3
 8003848:	f003 031f 	and.w	r3, r3, #31
 800384c:	f002 021f 	and.w	r2, r2, #31
 8003850:	bf58      	it	pl
 8003852:	4253      	negpl	r3, r2
 8003854:	461a      	mov	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4413      	add	r3, r2
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <_Z13read_ble_dataPh+0x80>
 8003860:	2301      	movs	r3, #1
 8003862:	e116      	b.n	8003a92 <_Z13read_ble_dataPh+0x2ae>
	if(data[(3+start_index)%ESC_DATA_SIZE]!=0x03)return HAL_ERROR;
 8003864:	4b8e      	ldr	r3, [pc, #568]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	3303      	adds	r3, #3
 800386a:	425a      	negs	r2, r3
 800386c:	f003 031f 	and.w	r3, r3, #31
 8003870:	f002 021f 	and.w	r2, r2, #31
 8003874:	bf58      	it	pl
 8003876:	4253      	negpl	r3, r2
 8003878:	461a      	mov	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4413      	add	r3, r2
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	2b03      	cmp	r3, #3
 8003882:	d001      	beq.n	8003888 <_Z13read_ble_dataPh+0xa4>
 8003884:	2301      	movs	r3, #1
 8003886:	e104      	b.n	8003a92 <_Z13read_ble_dataPh+0x2ae>
	if(data[(4+start_index)%ESC_DATA_SIZE]!=0x30)return HAL_ERROR;
 8003888:	4b85      	ldr	r3, [pc, #532]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	3304      	adds	r3, #4
 800388e:	425a      	negs	r2, r3
 8003890:	f003 031f 	and.w	r3, r3, #31
 8003894:	f002 021f 	and.w	r2, r2, #31
 8003898:	bf58      	it	pl
 800389a:	4253      	negpl	r3, r2
 800389c:	461a      	mov	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4413      	add	r3, r2
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	2b30      	cmp	r3, #48	; 0x30
 80038a6:	d001      	beq.n	80038ac <_Z13read_ble_dataPh+0xc8>
 80038a8:	2301      	movs	r3, #1
 80038aa:	e0f2      	b.n	8003a92 <_Z13read_ble_dataPh+0x2ae>
	if(data[(5+start_index)%ESC_DATA_SIZE]!=0x5c)return HAL_ERROR;
 80038ac:	4b7c      	ldr	r3, [pc, #496]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	3305      	adds	r3, #5
 80038b2:	425a      	negs	r2, r3
 80038b4:	f003 031f 	and.w	r3, r3, #31
 80038b8:	f002 021f 	and.w	r2, r2, #31
 80038bc:	bf58      	it	pl
 80038be:	4253      	negpl	r3, r2
 80038c0:	461a      	mov	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4413      	add	r3, r2
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	2b5c      	cmp	r3, #92	; 0x5c
 80038ca:	d001      	beq.n	80038d0 <_Z13read_ble_dataPh+0xec>
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0e0      	b.n	8003a92 <_Z13read_ble_dataPh+0x2ae>
	if(data[(6+start_index)%ESC_DATA_SIZE]!=0x17)return HAL_ERROR;
 80038d0:	4b73      	ldr	r3, [pc, #460]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	3306      	adds	r3, #6
 80038d6:	425a      	negs	r2, r3
 80038d8:	f003 031f 	and.w	r3, r3, #31
 80038dc:	f002 021f 	and.w	r2, r2, #31
 80038e0:	bf58      	it	pl
 80038e2:	4253      	negpl	r3, r2
 80038e4:	461a      	mov	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4413      	add	r3, r2
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	2b17      	cmp	r3, #23
 80038ee:	d001      	beq.n	80038f4 <_Z13read_ble_dataPh+0x110>
 80038f0:	2301      	movs	r3, #1
 80038f2:	e0ce      	b.n	8003a92 <_Z13read_ble_dataPh+0x2ae>
	if(data[(7+start_index)%ESC_DATA_SIZE]!=0x06)return HAL_ERROR;
 80038f4:	4b6a      	ldr	r3, [pc, #424]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	3307      	adds	r3, #7
 80038fa:	425a      	negs	r2, r3
 80038fc:	f003 031f 	and.w	r3, r3, #31
 8003900:	f002 021f 	and.w	r2, r2, #31
 8003904:	bf58      	it	pl
 8003906:	4253      	negpl	r3, r2
 8003908:	461a      	mov	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4413      	add	r3, r2
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	2b06      	cmp	r3, #6
 8003912:	d001      	beq.n	8003918 <_Z13read_ble_dataPh+0x134>
 8003914:	2301      	movs	r3, #1
 8003916:	e0bc      	b.n	8003a92 <_Z13read_ble_dataPh+0x2ae>

	esc_sensor.throttle = (int16_t)(data[(9+start_index)%ESC_DATA_SIZE]);
 8003918:	4b61      	ldr	r3, [pc, #388]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	3309      	adds	r3, #9
 800391e:	425a      	negs	r2, r3
 8003920:	f003 031f 	and.w	r3, r3, #31
 8003924:	f002 021f 	and.w	r2, r2, #31
 8003928:	bf58      	it	pl
 800392a:	4253      	negpl	r3, r2
 800392c:	461a      	mov	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4413      	add	r3, r2
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	b21a      	sxth	r2, r3
 8003936:	4b5b      	ldr	r3, [pc, #364]	; (8003aa4 <_Z13read_ble_dataPh+0x2c0>)
 8003938:	801a      	strh	r2, [r3, #0]
	if(data[(11+start_index)%ESC_DATA_SIZE]!=0x01)esc_sensor.throttle=-esc_sensor.throttle;
 800393a:	4b59      	ldr	r3, [pc, #356]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	330b      	adds	r3, #11
 8003940:	425a      	negs	r2, r3
 8003942:	f003 031f 	and.w	r3, r3, #31
 8003946:	f002 021f 	and.w	r2, r2, #31
 800394a:	bf58      	it	pl
 800394c:	4253      	negpl	r3, r2
 800394e:	461a      	mov	r2, r3
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4413      	add	r3, r2
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d008      	beq.n	800396c <_Z13read_ble_dataPh+0x188>
 800395a:	4b52      	ldr	r3, [pc, #328]	; (8003aa4 <_Z13read_ble_dataPh+0x2c0>)
 800395c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003960:	b29b      	uxth	r3, r3
 8003962:	425b      	negs	r3, r3
 8003964:	b29b      	uxth	r3, r3
 8003966:	b21a      	sxth	r2, r3
 8003968:	4b4e      	ldr	r3, [pc, #312]	; (8003aa4 <_Z13read_ble_dataPh+0x2c0>)
 800396a:	801a      	strh	r2, [r3, #0]

	esc_sensor.rpm = ((uint32_t)(data[(14+start_index)%ESC_DATA_SIZE] <<8) | (data[(13+start_index)%ESC_DATA_SIZE]))*10;
 800396c:	4b4c      	ldr	r3, [pc, #304]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	330e      	adds	r3, #14
 8003972:	425a      	negs	r2, r3
 8003974:	f003 031f 	and.w	r3, r3, #31
 8003978:	f002 021f 	and.w	r2, r2, #31
 800397c:	bf58      	it	pl
 800397e:	4253      	negpl	r3, r2
 8003980:	461a      	mov	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4413      	add	r3, r2
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	021b      	lsls	r3, r3, #8
 800398a:	4619      	mov	r1, r3
 800398c:	4b44      	ldr	r3, [pc, #272]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	330d      	adds	r3, #13
 8003992:	425a      	negs	r2, r3
 8003994:	f003 031f 	and.w	r3, r3, #31
 8003998:	f002 021f 	and.w	r2, r2, #31
 800399c:	bf58      	it	pl
 800399e:	4253      	negpl	r3, r2
 80039a0:	461a      	mov	r2, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4413      	add	r3, r2
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	ea41 0203 	orr.w	r2, r1, r3
 80039ac:	4613      	mov	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	461a      	mov	r2, r3
 80039b6:	4b3b      	ldr	r3, [pc, #236]	; (8003aa4 <_Z13read_ble_dataPh+0x2c0>)
 80039b8:	605a      	str	r2, [r3, #4]
	esc_sensor.voltage = (float)(data[(15+start_index)%ESC_DATA_SIZE])/10.0f;
 80039ba:	4b39      	ldr	r3, [pc, #228]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	330f      	adds	r3, #15
 80039c0:	425a      	negs	r2, r3
 80039c2:	f003 031f 	and.w	r3, r3, #31
 80039c6:	f002 021f 	and.w	r2, r2, #31
 80039ca:	bf58      	it	pl
 80039cc:	4253      	negpl	r3, r2
 80039ce:	461a      	mov	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4413      	add	r3, r2
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	ee07 3a90 	vmov	s15, r3
 80039da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039de:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80039e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80039e6:	4b2f      	ldr	r3, [pc, #188]	; (8003aa4 <_Z13read_ble_dataPh+0x2c0>)
 80039e8:	edc3 7a02 	vstr	s15, [r3, #8]
	esc_sensor.current = ((uint16_t)(data[(16+start_index)%ESC_DATA_SIZE] <<8) | (data[(17+start_index)%ESC_DATA_SIZE]))/10.0;
 80039ec:	4b2c      	ldr	r3, [pc, #176]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	3310      	adds	r3, #16
 80039f2:	425a      	negs	r2, r3
 80039f4:	f003 031f 	and.w	r3, r3, #31
 80039f8:	f002 021f 	and.w	r2, r2, #31
 80039fc:	bf58      	it	pl
 80039fe:	4253      	negpl	r3, r2
 8003a00:	461a      	mov	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4413      	add	r3, r2
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	021b      	lsls	r3, r3, #8
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	4619      	mov	r1, r3
 8003a10:	4b23      	ldr	r3, [pc, #140]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	3311      	adds	r3, #17
 8003a16:	425a      	negs	r2, r3
 8003a18:	f003 031f 	and.w	r3, r3, #31
 8003a1c:	f002 021f 	and.w	r2, r2, #31
 8003a20:	bf58      	it	pl
 8003a22:	4253      	negpl	r3, r2
 8003a24:	461a      	mov	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4413      	add	r3, r2
 8003a2a:	781b      	ldrb	r3, [r3, #0]
 8003a2c:	430b      	orrs	r3, r1
 8003a2e:	ee07 3a90 	vmov	s15, r3
 8003a32:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003a36:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8003a3a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8003a3e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003a42:	4b18      	ldr	r3, [pc, #96]	; (8003aa4 <_Z13read_ble_dataPh+0x2c0>)
 8003a44:	edc3 7a03 	vstr	s15, [r3, #12]
	esc_sensor.temperature = (uint16_t)(data[(18+start_index)%ESC_DATA_SIZE] <<8) | (data[(19+start_index)%ESC_DATA_SIZE]);
 8003a48:	4b15      	ldr	r3, [pc, #84]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	3312      	adds	r3, #18
 8003a4e:	425a      	negs	r2, r3
 8003a50:	f003 031f 	and.w	r3, r3, #31
 8003a54:	f002 021f 	and.w	r2, r2, #31
 8003a58:	bf58      	it	pl
 8003a5a:	4253      	negpl	r3, r2
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4413      	add	r3, r2
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	021b      	lsls	r3, r3, #8
 8003a68:	b29a      	uxth	r2, r3
 8003a6a:	4b0d      	ldr	r3, [pc, #52]	; (8003aa0 <_Z13read_ble_dataPh+0x2bc>)
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	3313      	adds	r3, #19
 8003a70:	4259      	negs	r1, r3
 8003a72:	f003 031f 	and.w	r3, r3, #31
 8003a76:	f001 011f 	and.w	r1, r1, #31
 8003a7a:	bf58      	it	pl
 8003a7c:	424b      	negpl	r3, r1
 8003a7e:	4619      	mov	r1, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	440b      	add	r3, r1
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	4b05      	ldr	r3, [pc, #20]	; (8003aa4 <_Z13read_ble_dataPh+0x2c0>)
 8003a8e:	821a      	strh	r2, [r3, #16]

	return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3714      	adds	r7, #20
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	24001a40 	.word	0x24001a40
 8003aa4:	240018e4 	.word	0x240018e4

08003aa8 <_Z15read_speed_dataPm>:

HAL_StatusTypeDef read_speed_data(uint32_t* data){
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for(i = 0;i<SPEED_PIN_COUNT+1;++i){
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	73fb      	strb	r3, [r7, #15]
 8003ab4:	e00a      	b.n	8003acc <_Z15read_speed_dataPm+0x24>
		if(data[i]==acsr)break;
 8003ab6:	7bfb      	ldrb	r3, [r7, #15]
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	4413      	add	r3, r2
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a18      	ldr	r2, [pc, #96]	; (8003b24 <_Z15read_speed_dataPm+0x7c>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d006      	beq.n	8003ad4 <_Z15read_speed_dataPm+0x2c>
	for(i = 0;i<SPEED_PIN_COUNT+1;++i){
 8003ac6:	7bfb      	ldrb	r3, [r7, #15]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	73fb      	strb	r3, [r7, #15]
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
 8003ace:	2b10      	cmp	r3, #16
 8003ad0:	d9f1      	bls.n	8003ab6 <_Z15read_speed_dataPm+0xe>
 8003ad2:	e000      	b.n	8003ad6 <_Z15read_speed_dataPm+0x2e>
		if(data[i]==acsr)break;
 8003ad4:	bf00      	nop
	}
	if(i==SPEED_PIN_COUNT+1)return HAL_ERROR;
 8003ad6:	7bfb      	ldrb	r3, [r7, #15]
 8003ad8:	2b11      	cmp	r3, #17
 8003ada:	d101      	bne.n	8003ae0 <_Z15read_speed_dataPm+0x38>
 8003adc:	2301      	movs	r3, #1
 8003ade:	e01c      	b.n	8003b1a <_Z15read_speed_dataPm+0x72>

	memcpy(speed,&data[i+1],(SPEED_PIN_COUNT-i)*sizeof(uint32_t));
 8003ae0:	7bfb      	ldrb	r3, [r7, #15]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	18d1      	adds	r1, r2, r3
 8003aea:	7bfb      	ldrb	r3, [r7, #15]
 8003aec:	f1c3 0310 	rsb	r3, r3, #16
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	461a      	mov	r2, r3
 8003af4:	480c      	ldr	r0, [pc, #48]	; (8003b28 <_Z15read_speed_dataPm+0x80>)
 8003af6:	f011 f86b 	bl	8014bd0 <memcpy>
	if(i){
 8003afa:	7bfb      	ldrb	r3, [r7, #15]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00b      	beq.n	8003b18 <_Z15read_speed_dataPm+0x70>
		memcpy(&speed[SPEED_PIN_COUNT-i],data,i*sizeof(uint32_t));
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	f1c3 0310 	rsb	r3, r3, #16
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	4a07      	ldr	r2, [pc, #28]	; (8003b28 <_Z15read_speed_dataPm+0x80>)
 8003b0a:	1898      	adds	r0, r3, r2
 8003b0c:	7bfb      	ldrb	r3, [r7, #15]
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	461a      	mov	r2, r3
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	f011 f85c 	bl	8014bd0 <memcpy>
	}
	return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	41435352 	.word	0x41435352
 8003b28:	2400195c 	.word	0x2400195c

08003b2c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
	if(huart==&huart4){
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a07      	ldr	r2, [pc, #28]	; (8003b54 <HAL_UART_TxCpltCallback+0x28>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d106      	bne.n	8003b4a <HAL_UART_TxCpltCallback+0x1e>
		nh.getHardware()->flush();
 8003b3c:	4806      	ldr	r0, [pc, #24]	; (8003b58 <HAL_UART_TxCpltCallback+0x2c>)
 8003b3e:	f000 fe90 	bl	8004862 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8003b42:	4603      	mov	r3, r0
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7fe fe3b 	bl	80027c0 <_ZN13STM32Hardware5flushEv>
	}

}
 8003b4a:	bf00      	nop
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	24000280 	.word	0x24000280
 8003b58:	24000ed4 	.word	0x24000ed4

08003b5c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
	if(huart==&huart4){
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a0f      	ldr	r2, [pc, #60]	; (8003ba4 <HAL_UART_RxCpltCallback+0x48>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d107      	bne.n	8003b7c <HAL_UART_RxCpltCallback+0x20>
		nh.getHardware()->reset_rbuf();
 8003b6c:	480e      	ldr	r0, [pc, #56]	; (8003ba8 <HAL_UART_RxCpltCallback+0x4c>)
 8003b6e:	f000 fe78 	bl	8004862 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8003b72:	4603      	mov	r3, r0
 8003b74:	4618      	mov	r0, r3
 8003b76:	f7fe fde4 	bl	8002742 <_ZN13STM32Hardware10reset_rbufEv>
	}else if(huart==&huart_esc){
		read_ble_data(esc_receive);
	}else if(huart==&huart_f103){
		read_speed_data(speed_receive);
	}
}
 8003b7a:	e00e      	b.n	8003b9a <HAL_UART_RxCpltCallback+0x3e>
	}else if(huart==&huart_esc){
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a0b      	ldr	r2, [pc, #44]	; (8003bac <HAL_UART_RxCpltCallback+0x50>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d103      	bne.n	8003b8c <HAL_UART_RxCpltCallback+0x30>
		read_ble_data(esc_receive);
 8003b84:	480a      	ldr	r0, [pc, #40]	; (8003bb0 <HAL_UART_RxCpltCallback+0x54>)
 8003b86:	f7ff fe2d 	bl	80037e4 <_Z13read_ble_dataPh>
}
 8003b8a:	e006      	b.n	8003b9a <HAL_UART_RxCpltCallback+0x3e>
	}else if(huart==&huart_f103){
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a09      	ldr	r2, [pc, #36]	; (8003bb4 <HAL_UART_RxCpltCallback+0x58>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d102      	bne.n	8003b9a <HAL_UART_RxCpltCallback+0x3e>
		read_speed_data(speed_receive);
 8003b94:	4808      	ldr	r0, [pc, #32]	; (8003bb8 <HAL_UART_RxCpltCallback+0x5c>)
 8003b96:	f7ff ff87 	bl	8003aa8 <_Z15read_speed_dataPm>
}
 8003b9a:	bf00      	nop
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	24000280 	.word	0x24000280
 8003ba8:	24000ed4 	.word	0x24000ed4
 8003bac:	240001ec 	.word	0x240001ec
 8003bb0:	240018f8 	.word	0x240018f8
 8003bb4:	24000314 	.word	0x24000314
 8003bb8:	24001918 	.word	0x24001918

08003bbc <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8003bbc:	b5b0      	push	{r4, r5, r7, lr}
 8003bbe:	b096      	sub	sp, #88	; 0x58
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == UART7)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a7d      	ldr	r2, [pc, #500]	; (8003dc4 <HAL_UARTEx_RxEventCallback+0x208>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	f040 80f4 	bne.w	8003dbc <HAL_UARTEx_RxEventCallback+0x200>
	{
		if(usb_buf[0]=='x' && usb_buf[1]=='i' && usb_buf[2]=='l' && usb_buf[3]=='i' && usb_buf[4]=='n'){
 8003bd4:	4b7c      	ldr	r3, [pc, #496]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	2b78      	cmp	r3, #120	; 0x78
 8003bda:	d116      	bne.n	8003c0a <HAL_UARTEx_RxEventCallback+0x4e>
 8003bdc:	4b7a      	ldr	r3, [pc, #488]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003bde:	785b      	ldrb	r3, [r3, #1]
 8003be0:	2b69      	cmp	r3, #105	; 0x69
 8003be2:	d112      	bne.n	8003c0a <HAL_UARTEx_RxEventCallback+0x4e>
 8003be4:	4b78      	ldr	r3, [pc, #480]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003be6:	789b      	ldrb	r3, [r3, #2]
 8003be8:	2b6c      	cmp	r3, #108	; 0x6c
 8003bea:	d10e      	bne.n	8003c0a <HAL_UARTEx_RxEventCallback+0x4e>
 8003bec:	4b76      	ldr	r3, [pc, #472]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003bee:	78db      	ldrb	r3, [r3, #3]
 8003bf0:	2b69      	cmp	r3, #105	; 0x69
 8003bf2:	d10a      	bne.n	8003c0a <HAL_UARTEx_RxEventCallback+0x4e>
 8003bf4:	4b74      	ldr	r3, [pc, #464]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003bf6:	791b      	ldrb	r3, [r3, #4]
 8003bf8:	2b6e      	cmp	r3, #110	; 0x6e
 8003bfa:	d106      	bne.n	8003c0a <HAL_UARTEx_RxEventCallback+0x4e>
			HAL_UART_Transmit(&huart7, (uint8_t*)(&parameters) , sizeof(ParameterTypeDef), 10);
 8003bfc:	230a      	movs	r3, #10
 8003bfe:	223c      	movs	r2, #60	; 0x3c
 8003c00:	4972      	ldr	r1, [pc, #456]	; (8003dcc <HAL_UARTEx_RxEventCallback+0x210>)
 8003c02:	4873      	ldr	r0, [pc, #460]	; (8003dd0 <HAL_UARTEx_RxEventCallback+0x214>)
 8003c04:	f00e fa8e 	bl	8012124 <HAL_UART_Transmit>
 8003c08:	e072      	b.n	8003cf0 <HAL_UARTEx_RxEventCallback+0x134>
		}else if(usb_buf[0]=='a' && usb_buf[1]=='c' && usb_buf[2]=='s' && usb_buf[3]=='r'){
 8003c0a:	4b6f      	ldr	r3, [pc, #444]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b61      	cmp	r3, #97	; 0x61
 8003c10:	d15f      	bne.n	8003cd2 <HAL_UARTEx_RxEventCallback+0x116>
 8003c12:	4b6d      	ldr	r3, [pc, #436]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003c14:	785b      	ldrb	r3, [r3, #1]
 8003c16:	2b63      	cmp	r3, #99	; 0x63
 8003c18:	d15b      	bne.n	8003cd2 <HAL_UARTEx_RxEventCallback+0x116>
 8003c1a:	4b6b      	ldr	r3, [pc, #428]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003c1c:	789b      	ldrb	r3, [r3, #2]
 8003c1e:	2b73      	cmp	r3, #115	; 0x73
 8003c20:	d157      	bne.n	8003cd2 <HAL_UARTEx_RxEventCallback+0x116>
 8003c22:	4b69      	ldr	r3, [pc, #420]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003c24:	78db      	ldrb	r3, [r3, #3]
 8003c26:	2b72      	cmp	r3, #114	; 0x72
 8003c28:	d153      	bne.n	8003cd2 <HAL_UARTEx_RxEventCallback+0x116>
			uint32_t i = sizeof(ParameterTypeDef)-4;
 8003c2a:	2338      	movs	r3, #56	; 0x38
 8003c2c:	657b      	str	r3, [r7, #84]	; 0x54
			if(usb_buf[i]!='b' || usb_buf[i+1]!='4'|| usb_buf[i+2]!='0'|| usb_buf[i+3]!='1'){
 8003c2e:	4a66      	ldr	r2, [pc, #408]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003c30:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c32:	4413      	add	r3, r2
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	2b62      	cmp	r3, #98	; 0x62
 8003c38:	d111      	bne.n	8003c5e <HAL_UARTEx_RxEventCallback+0xa2>
 8003c3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	4a62      	ldr	r2, [pc, #392]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003c40:	5cd3      	ldrb	r3, [r2, r3]
 8003c42:	2b34      	cmp	r3, #52	; 0x34
 8003c44:	d10b      	bne.n	8003c5e <HAL_UARTEx_RxEventCallback+0xa2>
 8003c46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c48:	3302      	adds	r3, #2
 8003c4a:	4a5f      	ldr	r2, [pc, #380]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003c4c:	5cd3      	ldrb	r3, [r2, r3]
 8003c4e:	2b30      	cmp	r3, #48	; 0x30
 8003c50:	d105      	bne.n	8003c5e <HAL_UARTEx_RxEventCallback+0xa2>
 8003c52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c54:	3303      	adds	r3, #3
 8003c56:	4a5c      	ldr	r2, [pc, #368]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003c58:	5cd3      	ldrb	r3, [r2, r3]
 8003c5a:	2b31      	cmp	r3, #49	; 0x31
 8003c5c:	d010      	beq.n	8003c80 <HAL_UARTEx_RxEventCallback+0xc4>
				uint8_t data[]= "Receive Wrong Data\n";
 8003c5e:	4b5d      	ldr	r3, [pc, #372]	; (8003dd4 <HAL_UARTEx_RxEventCallback+0x218>)
 8003c60:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8003c64:	461d      	mov	r5, r3
 8003c66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c6a:	682b      	ldr	r3, [r5, #0]
 8003c6c:	6023      	str	r3, [r4, #0]
				HAL_UART_Transmit(&huart7,data, sizeof(data), 10);
 8003c6e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8003c72:	230a      	movs	r3, #10
 8003c74:	2214      	movs	r2, #20
 8003c76:	4856      	ldr	r0, [pc, #344]	; (8003dd0 <HAL_UARTEx_RxEventCallback+0x214>)
 8003c78:	f00e fa54 	bl	8012124 <HAL_UART_Transmit>
			}else{
 8003c7c:	bf00      	nop
				HAL_UART_Transmit(&huart7,data, sizeof(data), 10);
				QSPI_W25Q64JV_Write((uint8_t*)(&parameters),0x0,sizeof(ParameterTypeDef));

			}

		}else{
 8003c7e:	e037      	b.n	8003cf0 <HAL_UARTEx_RxEventCallback+0x134>
				memcpy(&parameters,usb_buf,sizeof(ParameterTypeDef));
 8003c80:	4a52      	ldr	r2, [pc, #328]	; (8003dcc <HAL_UARTEx_RxEventCallback+0x210>)
 8003c82:	4b51      	ldr	r3, [pc, #324]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003c84:	4614      	mov	r4, r2
 8003c86:	461d      	mov	r5, r3
 8003c88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c94:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003c98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				uint8_t data[]= "Write the Configuration Complete!\n";
 8003c9c:	4b4e      	ldr	r3, [pc, #312]	; (8003dd8 <HAL_UARTEx_RxEventCallback+0x21c>)
 8003c9e:	f107 0408 	add.w	r4, r7, #8
 8003ca2:	461d      	mov	r5, r3
 8003ca4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ca6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ca8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003caa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003cac:	682b      	ldr	r3, [r5, #0]
 8003cae:	461a      	mov	r2, r3
 8003cb0:	8022      	strh	r2, [r4, #0]
 8003cb2:	3402      	adds	r4, #2
 8003cb4:	0c1b      	lsrs	r3, r3, #16
 8003cb6:	7023      	strb	r3, [r4, #0]
				HAL_UART_Transmit(&huart7,data, sizeof(data), 10);
 8003cb8:	f107 0108 	add.w	r1, r7, #8
 8003cbc:	230a      	movs	r3, #10
 8003cbe:	2223      	movs	r2, #35	; 0x23
 8003cc0:	4843      	ldr	r0, [pc, #268]	; (8003dd0 <HAL_UARTEx_RxEventCallback+0x214>)
 8003cc2:	f00e fa2f 	bl	8012124 <HAL_UART_Transmit>
				QSPI_W25Q64JV_Write((uint8_t*)(&parameters),0x0,sizeof(ParameterTypeDef));
 8003cc6:	223c      	movs	r2, #60	; 0x3c
 8003cc8:	2100      	movs	r1, #0
 8003cca:	4840      	ldr	r0, [pc, #256]	; (8003dcc <HAL_UARTEx_RxEventCallback+0x210>)
 8003ccc:	f002 ff88 	bl	8006be0 <QSPI_W25Q64JV_Write>
		}else{
 8003cd0:	e00e      	b.n	8003cf0 <HAL_UARTEx_RxEventCallback+0x134>
			uint8_t data[]= "Receive Wrong Data\n";
 8003cd2:	4b40      	ldr	r3, [pc, #256]	; (8003dd4 <HAL_UARTEx_RxEventCallback+0x218>)
 8003cd4:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8003cd8:	461d      	mov	r5, r3
 8003cda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003cdc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003cde:	682b      	ldr	r3, [r5, #0]
 8003ce0:	6023      	str	r3, [r4, #0]
			HAL_UART_Transmit(&huart7,data, sizeof(data), 10);
 8003ce2:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8003ce6:	230a      	movs	r3, #10
 8003ce8:	2214      	movs	r2, #20
 8003cea:	4839      	ldr	r0, [pc, #228]	; (8003dd0 <HAL_UARTEx_RxEventCallback+0x214>)
 8003cec:	f00e fa1a 	bl	8012124 <HAL_UART_Transmit>
		}
		HAL_UARTEx_ReceiveToIdle_DMA(&huart7, (uint8_t *) usb_buf, 100);
 8003cf0:	2264      	movs	r2, #100	; 0x64
 8003cf2:	4935      	ldr	r1, [pc, #212]	; (8003dc8 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003cf4:	4836      	ldr	r0, [pc, #216]	; (8003dd0 <HAL_UARTEx_RxEventCallback+0x214>)
 8003cf6:	f010 fa07 	bl	8014108 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_uart7_rx, DMA_IT_HT);
 8003cfa:	4b38      	ldr	r3, [pc, #224]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a38      	ldr	r2, [pc, #224]	; (8003de0 <HAL_UARTEx_RxEventCallback+0x224>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d04a      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d04:	4b35      	ldr	r3, [pc, #212]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a36      	ldr	r2, [pc, #216]	; (8003de4 <HAL_UARTEx_RxEventCallback+0x228>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d045      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d0e:	4b33      	ldr	r3, [pc, #204]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a35      	ldr	r2, [pc, #212]	; (8003de8 <HAL_UARTEx_RxEventCallback+0x22c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d040      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d18:	4b30      	ldr	r3, [pc, #192]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a33      	ldr	r2, [pc, #204]	; (8003dec <HAL_UARTEx_RxEventCallback+0x230>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d03b      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d22:	4b2e      	ldr	r3, [pc, #184]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a32      	ldr	r2, [pc, #200]	; (8003df0 <HAL_UARTEx_RxEventCallback+0x234>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d036      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d2c:	4b2b      	ldr	r3, [pc, #172]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a30      	ldr	r2, [pc, #192]	; (8003df4 <HAL_UARTEx_RxEventCallback+0x238>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d031      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d36:	4b29      	ldr	r3, [pc, #164]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a2f      	ldr	r2, [pc, #188]	; (8003df8 <HAL_UARTEx_RxEventCallback+0x23c>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d02c      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d40:	4b26      	ldr	r3, [pc, #152]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a2d      	ldr	r2, [pc, #180]	; (8003dfc <HAL_UARTEx_RxEventCallback+0x240>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d027      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d4a:	4b24      	ldr	r3, [pc, #144]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a2c      	ldr	r2, [pc, #176]	; (8003e00 <HAL_UARTEx_RxEventCallback+0x244>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d022      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d54:	4b21      	ldr	r3, [pc, #132]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a2a      	ldr	r2, [pc, #168]	; (8003e04 <HAL_UARTEx_RxEventCallback+0x248>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d01d      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d5e:	4b1f      	ldr	r3, [pc, #124]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a29      	ldr	r2, [pc, #164]	; (8003e08 <HAL_UARTEx_RxEventCallback+0x24c>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d018      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d68:	4b1c      	ldr	r3, [pc, #112]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a27      	ldr	r2, [pc, #156]	; (8003e0c <HAL_UARTEx_RxEventCallback+0x250>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d013      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d72:	4b1a      	ldr	r3, [pc, #104]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a26      	ldr	r2, [pc, #152]	; (8003e10 <HAL_UARTEx_RxEventCallback+0x254>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d00e      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d7c:	4b17      	ldr	r3, [pc, #92]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a24      	ldr	r2, [pc, #144]	; (8003e14 <HAL_UARTEx_RxEventCallback+0x258>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d009      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d86:	4b15      	ldr	r3, [pc, #84]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a23      	ldr	r2, [pc, #140]	; (8003e18 <HAL_UARTEx_RxEventCallback+0x25c>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d004      	beq.n	8003d9a <HAL_UARTEx_RxEventCallback+0x1de>
 8003d90:	4b12      	ldr	r3, [pc, #72]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a21      	ldr	r2, [pc, #132]	; (8003e1c <HAL_UARTEx_RxEventCallback+0x260>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d108      	bne.n	8003dac <HAL_UARTEx_RxEventCallback+0x1f0>
 8003d9a:	4b10      	ldr	r3, [pc, #64]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	4b0e      	ldr	r3, [pc, #56]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0208 	bic.w	r2, r2, #8
 8003da8:	601a      	str	r2, [r3, #0]
	}
}
 8003daa:	e007      	b.n	8003dbc <HAL_UARTEx_RxEventCallback+0x200>
		__HAL_DMA_DISABLE_IT(&hdma_uart7_rx, DMA_IT_HT);
 8003dac:	4b0b      	ldr	r3, [pc, #44]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	4b0a      	ldr	r3, [pc, #40]	; (8003ddc <HAL_UARTEx_RxEventCallback+0x220>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0204 	bic.w	r2, r2, #4
 8003dba:	601a      	str	r2, [r3, #0]
}
 8003dbc:	bf00      	nop
 8003dbe:	3758      	adds	r7, #88	; 0x58
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bdb0      	pop	{r4, r5, r7, pc}
 8003dc4:	40007800 	.word	0x40007800
 8003dc8:	240019b8 	.word	0x240019b8
 8003dcc:	24000004 	.word	0x24000004
 8003dd0:	240003a8 	.word	0x240003a8
 8003dd4:	080154ec 	.word	0x080154ec
 8003dd8:	08015500 	.word	0x08015500
 8003ddc:	240006b0 	.word	0x240006b0
 8003de0:	40020010 	.word	0x40020010
 8003de4:	40020028 	.word	0x40020028
 8003de8:	40020040 	.word	0x40020040
 8003dec:	40020058 	.word	0x40020058
 8003df0:	40020070 	.word	0x40020070
 8003df4:	40020088 	.word	0x40020088
 8003df8:	400200a0 	.word	0x400200a0
 8003dfc:	400200b8 	.word	0x400200b8
 8003e00:	40020410 	.word	0x40020410
 8003e04:	40020428 	.word	0x40020428
 8003e08:	40020440 	.word	0x40020440
 8003e0c:	40020458 	.word	0x40020458
 8003e10:	40020470 	.word	0x40020470
 8003e14:	40020488 	.word	0x40020488
 8003e18:	400204a0 	.word	0x400204a0
 8003e1c:	400204b8 	.word	0x400204b8

08003e20 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle) {
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
    if(UartHandle->Instance==LPUART1) {
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a0b      	ldr	r2, [pc, #44]	; (8003e5c <HAL_UART_ErrorCallback+0x3c>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d105      	bne.n	8003e3e <HAL_UART_ErrorCallback+0x1e>
    	HAL_UART_Receive_DMA(&huart_esc, esc_receive, ESC_DATA_SIZE);
 8003e32:	2220      	movs	r2, #32
 8003e34:	490a      	ldr	r1, [pc, #40]	; (8003e60 <HAL_UART_ErrorCallback+0x40>)
 8003e36:	480b      	ldr	r0, [pc, #44]	; (8003e64 <HAL_UART_ErrorCallback+0x44>)
 8003e38:	f00e fa82 	bl	8012340 <HAL_UART_Receive_DMA>
    }else if(UartHandle->Instance==UART5) {
    	HAL_UART_Receive_DMA(&huart5, (uint8_t*)speed_receive, sizeof(uint32_t)*(SPEED_PIN_COUNT+1));
    }
}
 8003e3c:	e009      	b.n	8003e52 <HAL_UART_ErrorCallback+0x32>
    }else if(UartHandle->Instance==UART5) {
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a09      	ldr	r2, [pc, #36]	; (8003e68 <HAL_UART_ErrorCallback+0x48>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d104      	bne.n	8003e52 <HAL_UART_ErrorCallback+0x32>
    	HAL_UART_Receive_DMA(&huart5, (uint8_t*)speed_receive, sizeof(uint32_t)*(SPEED_PIN_COUNT+1));
 8003e48:	2244      	movs	r2, #68	; 0x44
 8003e4a:	4908      	ldr	r1, [pc, #32]	; (8003e6c <HAL_UART_ErrorCallback+0x4c>)
 8003e4c:	4808      	ldr	r0, [pc, #32]	; (8003e70 <HAL_UART_ErrorCallback+0x50>)
 8003e4e:	f00e fa77 	bl	8012340 <HAL_UART_Receive_DMA>
}
 8003e52:	bf00      	nop
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	58000c00 	.word	0x58000c00
 8003e60:	240018f8 	.word	0x240018f8
 8003e64:	240001ec 	.word	0x240001ec
 8003e68:	40005000 	.word	0x40005000
 8003e6c:	24001918 	.word	0x24001918
 8003e70:	24000314 	.word	0x24000314

08003e74 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
//		freq=temp_freq;
//		__HAL_TIM_SET_AUTORELOAD(&htim3,temp_freq);
//	}


}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr

08003e88 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
//	if(htim->Instance==TIM3){
//		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1,servo_duty);
//		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2,esc_duty);
//
//	}
}
 8003e90:	bf00      	nop
 8003e92:	370c      	adds	r7, #12
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	0000      	movs	r0, r0
	...

08003ea0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]

	if(htim->Instance==TIM6){
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a5c      	ldr	r2, [pc, #368]	; (8004020 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d15d      	bne.n	8003f6e <HAL_TIM_PeriodElapsedCallback+0xce>
		vesc_state.duty_cycle = esc_sensor.throttle/100.0;
 8003eb2:	4b5c      	ldr	r3, [pc, #368]	; (8004024 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003eb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003eb8:	ee07 3a90 	vmov	s15, r3
 8003ebc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003ec0:	ed9f 5b51 	vldr	d5, [pc, #324]	; 8004008 <HAL_TIM_PeriodElapsedCallback+0x168>
 8003ec4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8003ec8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003ecc:	4b56      	ldr	r3, [pc, #344]	; (8004028 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8003ece:	edc3 7a06 	vstr	s15, [r3, #24]
		vesc_state.voltage_input = esc_sensor.voltage;
 8003ed2:	4b54      	ldr	r3, [pc, #336]	; (8004024 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	4a54      	ldr	r2, [pc, #336]	; (8004028 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8003ed8:	6053      	str	r3, [r2, #4]
		vesc_state.current_input = esc_sensor.current;
 8003eda:	4b52      	ldr	r3, [pc, #328]	; (8004024 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	4a52      	ldr	r2, [pc, #328]	; (8004028 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8003ee0:	6113      	str	r3, [r2, #16]
		vesc_state.temperature_pcb = esc_sensor.temperature;
 8003ee2:	4b50      	ldr	r3, [pc, #320]	; (8004024 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003ee4:	8a1b      	ldrh	r3, [r3, #16]
 8003ee6:	ee07 3a90 	vmov	s15, r3
 8003eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eee:	4b4e      	ldr	r3, [pc, #312]	; (8004028 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8003ef0:	edc3 7a02 	vstr	s15, [r3, #8]
		vesc_state.speed = esc_sensor.rpm;
 8003ef4:	4b4b      	ldr	r3, [pc, #300]	; (8004024 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	ee07 3a90 	vmov	s15, r3
 8003efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f00:	4b49      	ldr	r3, [pc, #292]	; (8004028 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8003f02:	edc3 7a05 	vstr	s15, [r3, #20]

		vesc_pub.publish(&vesc_state);
 8003f06:	4948      	ldr	r1, [pc, #288]	; (8004028 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8003f08:	4848      	ldr	r0, [pc, #288]	; (800402c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8003f0a:	f7fe fb12 	bl	8002532 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
		wheel_speed_pub.publish(&wheel_speed);
 8003f0e:	4948      	ldr	r1, [pc, #288]	; (8004030 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8003f10:	4848      	ldr	r0, [pc, #288]	; (8004034 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8003f12:	f7fe fb0e 	bl	8002532 <_ZN3ros9Publisher7publishEPKNS_3MsgE>

		for(uint8_t i=0;i<8;++i){
 8003f16:	2300      	movs	r3, #0
 8003f18:	73fb      	strb	r3, [r7, #15]
 8003f1a:	e01d      	b.n	8003f58 <HAL_TIM_PeriodElapsedCallback+0xb8>
			forces.data[i]=(float)force_raw[i]*3.3/0xFFFF;
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	4a46      	ldr	r2, [pc, #280]	; (8004038 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8003f20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f24:	ee07 3a90 	vmov	s15, r3
 8003f28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f2c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003f30:	ed9f 6b37 	vldr	d6, [pc, #220]	; 8004010 <HAL_TIM_PeriodElapsedCallback+0x170>
 8003f34:	ee27 6b06 	vmul.f64	d6, d7, d6
 8003f38:	ed9f 5b37 	vldr	d5, [pc, #220]	; 8004018 <HAL_TIM_PeriodElapsedCallback+0x178>
 8003f3c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8003f40:	4b3e      	ldr	r3, [pc, #248]	; (800403c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f44:	7bfb      	ldrb	r3, [r7, #15]
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	4413      	add	r3, r2
 8003f4a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003f4e:	edc3 7a00 	vstr	s15, [r3]
		for(uint8_t i=0;i<8;++i){
 8003f52:	7bfb      	ldrb	r3, [r7, #15]
 8003f54:	3301      	adds	r3, #1
 8003f56:	73fb      	strb	r3, [r7, #15]
 8003f58:	7bfb      	ldrb	r3, [r7, #15]
 8003f5a:	2b07      	cmp	r3, #7
 8003f5c:	d9de      	bls.n	8003f1c <HAL_TIM_PeriodElapsedCallback+0x7c>
		}
		force_pub.publish(&forces);
 8003f5e:	4937      	ldr	r1, [pc, #220]	; (800403c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003f60:	4837      	ldr	r0, [pc, #220]	; (8004040 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8003f62:	f7fe fae6 	bl	8002532 <_ZN3ros9Publisher7publishEPKNS_3MsgE>

		nh.spinOnce();
 8003f66:	4837      	ldr	r0, [pc, #220]	; (8004044 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8003f68:	f000 fc87 	bl	800487a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
 8003f6c:	e047      	b.n	8003ffe <HAL_TIM_PeriodElapsedCallback+0x15e>
	}else if(htim->Instance==TIM7){
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a35      	ldr	r2, [pc, #212]	; (8004048 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d142      	bne.n	8003ffe <HAL_TIM_PeriodElapsedCallback+0x15e>
		//no esc topic received
		if(pid_its++>10){
 8003f78:	4b34      	ldr	r3, [pc, #208]	; (800404c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	b2d1      	uxtb	r1, r2
 8003f80:	4a32      	ldr	r2, [pc, #200]	; (800404c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003f82:	7011      	strb	r1, [r2, #0]
 8003f84:	2b0a      	cmp	r3, #10
 8003f86:	bf8c      	ite	hi
 8003f88:	2301      	movhi	r3, #1
 8003f8a:	2300      	movls	r3, #0
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d008      	beq.n	8003fa4 <HAL_TIM_PeriodElapsedCallback+0x104>
			pid_its=10;
 8003f92:	4b2e      	ldr	r3, [pc, #184]	; (800404c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003f94:	220a      	movs	r2, #10
 8003f96:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,parameters.esc_offset);
 8003f98:	4b2d      	ldr	r3, [pc, #180]	; (8004050 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003f9a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f9c:	4b2d      	ldr	r3, [pc, #180]	; (8004054 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	639a      	str	r2, [r3, #56]	; 0x38
			return;
 8003fa2:	e02c      	b.n	8003ffe <HAL_TIM_PeriodElapsedCallback+0x15e>
		}

		if(pid_mode==PID_MODE_MANUAL){
 8003fa4:	4b2c      	ldr	r3, [pc, #176]	; (8004058 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d128      	bne.n	8003ffe <HAL_TIM_PeriodElapsedCallback+0x15e>
			uint32_t esc_pulse=esc_duty_cycle_set*(parameters.esc_max-parameters.esc_offset)+parameters.esc_offset;
 8003fac:	4b28      	ldr	r3, [pc, #160]	; (8004050 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003fae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	4b27      	ldr	r3, [pc, #156]	; (8004050 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003fb4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003fb6:	1ad3      	subs	r3, r2, r3
 8003fb8:	ee07 3a90 	vmov	s15, r3
 8003fbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003fc0:	4b26      	ldr	r3, [pc, #152]	; (800405c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003fc2:	edd3 7a00 	vldr	s15, [r3]
 8003fc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fca:	4b21      	ldr	r3, [pc, #132]	; (8004050 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003fcc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003fce:	ee07 3a90 	vmov	s15, r3
 8003fd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fde:	ee17 3a90 	vmov	r3, s15
 8003fe2:	60bb      	str	r3, [r7, #8]
			//if(pre_esc_pulse==esc_pulse) no action needed.
			if(pre_esc_pulse!=esc_pulse){
 8003fe4:	4b1e      	ldr	r3, [pc, #120]	; (8004060 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d007      	beq.n	8003ffe <HAL_TIM_PeriodElapsedCallback+0x15e>
				pre_esc_pulse=esc_pulse;
 8003fee:	4a1c      	ldr	r2, [pc, #112]	; (8004060 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,pre_esc_pulse);
 8003ff4:	4b17      	ldr	r3, [pc, #92]	; (8004054 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a19      	ldr	r2, [pc, #100]	; (8004060 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8003ffa:	6812      	ldr	r2, [r2, #0]
 8003ffc:	639a      	str	r2, [r3, #56]	; 0x38
//	}
//	if(htim->Instance==TIM15){
//		HAL_TIM_IC_Start_IT(&htim15, TIM_CHANNEL_1);
//		HAL_TIM_IC_Start(&htim15, TIM_CHANNEL_2);
//	}
}
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	f3af 8000 	nop.w
 8004008:	00000000 	.word	0x00000000
 800400c:	40590000 	.word	0x40590000
 8004010:	66666666 	.word	0x66666666
 8004014:	400a6666 	.word	0x400a6666
 8004018:	00000000 	.word	0x00000000
 800401c:	40efffe0 	.word	0x40efffe0
 8004020:	40001000 	.word	0x40001000
 8004024:	240018e4 	.word	0x240018e4
 8004028:	24001810 	.word	0x24001810
 800402c:	240018a8 	.word	0x240018a8
 8004030:	24001878 	.word	0x24001878
 8004034:	240018d0 	.word	0x240018d0
 8004038:	240019a4 	.word	0x240019a4
 800403c:	24001848 	.word	0x24001848
 8004040:	240018bc 	.word	0x240018bc
 8004044:	24000ed4 	.word	0x24000ed4
 8004048:	40001400 	.word	0x40001400
 800404c:	240019b4 	.word	0x240019b4
 8004050:	24000004 	.word	0x24000004
 8004054:	24000848 	.word	0x24000848
 8004058:	24000000 	.word	0x24000000
 800405c:	24001a1c 	.word	0x24001a1c
 8004060:	24001a2c 	.word	0x24001a2c

08004064 <_Z14speed_callbackRKN8std_msgs7Float32E>:
	default:
		break;
	}
}

void speed_callback(const std_msgs::Float32& msg){
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
	pid_mode = PID_MODE_AUTOMATIC;
 800406c:	4b07      	ldr	r3, [pc, #28]	; (800408c <_Z14speed_callbackRKN8std_msgs7Float32E+0x28>)
 800406e:	2200      	movs	r2, #0
 8004070:	701a      	strb	r2, [r3, #0]
	pid_its=0;
 8004072:	4b07      	ldr	r3, [pc, #28]	; (8004090 <_Z14speed_callbackRKN8std_msgs7Float32E+0x2c>)
 8004074:	2200      	movs	r2, #0
 8004076:	701a      	strb	r2, [r3, #0]
	speed_set=msg.data;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	4a05      	ldr	r2, [pc, #20]	; (8004094 <_Z14speed_callbackRKN8std_msgs7Float32E+0x30>)
 800407e:	6013      	str	r3, [r2, #0]
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr
 800408c:	24000000 	.word	0x24000000
 8004090:	240019b4 	.word	0x240019b4
 8004094:	24001a20 	.word	0x24001a20

08004098 <_Z19duty_cycle_callbackRKN8std_msgs7Float32E>:

void duty_cycle_callback(const std_msgs::Float32& msg){
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
	pid_mode=PID_MODE_MANUAL;
 80040a0:	4b07      	ldr	r3, [pc, #28]	; (80040c0 <_Z19duty_cycle_callbackRKN8std_msgs7Float32E+0x28>)
 80040a2:	2201      	movs	r2, #1
 80040a4:	701a      	strb	r2, [r3, #0]
	pid_its=0;
 80040a6:	4b07      	ldr	r3, [pc, #28]	; (80040c4 <_Z19duty_cycle_callbackRKN8std_msgs7Float32E+0x2c>)
 80040a8:	2200      	movs	r2, #0
 80040aa:	701a      	strb	r2, [r3, #0]
	esc_duty_cycle_set = msg.data;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	4a05      	ldr	r2, [pc, #20]	; (80040c8 <_Z19duty_cycle_callbackRKN8std_msgs7Float32E+0x30>)
 80040b2:	6013      	str	r3, [r2, #0]
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	24000000 	.word	0x24000000
 80040c4:	240019b4 	.word	0x240019b4
 80040c8:	24001a1c 	.word	0x24001a1c

080040cc <_Z17steering_callbackRKN8std_msgs7Float32E>:

void steering_callback(const std_msgs::Float32& msg){
 80040cc:	b480      	push	{r7}
 80040ce:	b085      	sub	sp, #20
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
	uint32_t steering_pulse = parameters.steering_ratio*(msg.data-parameters.steering_offset);
 80040d4:	4b13      	ldr	r3, [pc, #76]	; (8004124 <_Z17steering_callbackRKN8std_msgs7Float32E+0x58>)
 80040d6:	ed93 7a08 	vldr	s14, [r3, #32]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	edd3 6a01 	vldr	s13, [r3, #4]
 80040e0:	4b10      	ldr	r3, [pc, #64]	; (8004124 <_Z17steering_callbackRKN8std_msgs7Float32E+0x58>)
 80040e2:	8b9b      	ldrh	r3, [r3, #28]
 80040e4:	ee07 3a90 	vmov	s15, r3
 80040e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040ec:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80040f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040f8:	ee17 3a90 	vmov	r3, s15
 80040fc:	60fb      	str	r3, [r7, #12]
	if(steering_pulse != pre_steering_pulse){
 80040fe:	4b0a      	ldr	r3, [pc, #40]	; (8004128 <_Z17steering_callbackRKN8std_msgs7Float32E+0x5c>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	429a      	cmp	r2, r3
 8004106:	d007      	beq.n	8004118 <_Z17steering_callbackRKN8std_msgs7Float32E+0x4c>
		pre_steering_pulse = steering_pulse;
 8004108:	4a07      	ldr	r2, [pc, #28]	; (8004128 <_Z17steering_callbackRKN8std_msgs7Float32E+0x5c>)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,pre_steering_pulse);
 800410e:	4b07      	ldr	r3, [pc, #28]	; (800412c <_Z17steering_callbackRKN8std_msgs7Float32E+0x60>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a05      	ldr	r2, [pc, #20]	; (8004128 <_Z17steering_callbackRKN8std_msgs7Float32E+0x5c>)
 8004114:	6812      	ldr	r2, [r2, #0]
 8004116:	635a      	str	r2, [r3, #52]	; 0x34
	}

}
 8004118:	bf00      	nop
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr
 8004124:	24000004 	.word	0x24000004
 8004128:	24001a28 	.word	0x24001a28
 800412c:	24000848 	.word	0x24000848

08004130 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE>:

void brake_callback(const std_msgs::Float32MultiArray& msg){
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
	uint32_t c = msg.data[0]*tim2_arr;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413c:	ed93 7a00 	vldr	s14, [r3]
 8004140:	4b3c      	ldr	r3, [pc, #240]	; (8004234 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x104>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	ee07 3a90 	vmov	s15, r3
 8004148:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800414c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004150:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004154:	ee17 3a90 	vmov	r3, s15
 8004158:	60fb      	str	r3, [r7, #12]
	if(c!=pre_brake[0]){
 800415a:	4b37      	ldr	r3, [pc, #220]	; (8004238 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x108>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	68fa      	ldr	r2, [r7, #12]
 8004160:	429a      	cmp	r2, r3
 8004162:	d006      	beq.n	8004172 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x42>
		pre_brake[0]=c;
 8004164:	4a34      	ldr	r2, [pc, #208]	; (8004238 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x108>)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1,c);
 800416a:	4b34      	ldr	r3, [pc, #208]	; (800423c <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x10c>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	635a      	str	r2, [r3, #52]	; 0x34
	}
	c = msg.data[1]*tim2_arr;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004176:	3304      	adds	r3, #4
 8004178:	ed93 7a00 	vldr	s14, [r3]
 800417c:	4b2d      	ldr	r3, [pc, #180]	; (8004234 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x104>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	ee07 3a90 	vmov	s15, r3
 8004184:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004188:	ee67 7a27 	vmul.f32	s15, s14, s15
 800418c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004190:	ee17 3a90 	vmov	r3, s15
 8004194:	60fb      	str	r3, [r7, #12]
	if(c!=pre_brake[1]){
 8004196:	4b28      	ldr	r3, [pc, #160]	; (8004238 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x108>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	429a      	cmp	r2, r3
 800419e:	d006      	beq.n	80041ae <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x7e>
		pre_brake[1]=c;
 80041a0:	4a25      	ldr	r2, [pc, #148]	; (8004238 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x108>)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6053      	str	r3, [r2, #4]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2,c);
 80041a6:	4b25      	ldr	r3, [pc, #148]	; (800423c <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x10c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	639a      	str	r2, [r3, #56]	; 0x38
	}
	c = msg.data[2]*tim2_arr;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b2:	3308      	adds	r3, #8
 80041b4:	ed93 7a00 	vldr	s14, [r3]
 80041b8:	4b1e      	ldr	r3, [pc, #120]	; (8004234 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x104>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	ee07 3a90 	vmov	s15, r3
 80041c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041cc:	ee17 3a90 	vmov	r3, s15
 80041d0:	60fb      	str	r3, [r7, #12]
	if(c!=pre_brake[2]){
 80041d2:	4b19      	ldr	r3, [pc, #100]	; (8004238 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x108>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d006      	beq.n	80041ea <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0xba>
		pre_brake[2]=c;
 80041dc:	4a16      	ldr	r2, [pc, #88]	; (8004238 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x108>)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6093      	str	r3, [r2, #8]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3,c);
 80041e2:	4b16      	ldr	r3, [pc, #88]	; (800423c <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x10c>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	63da      	str	r2, [r3, #60]	; 0x3c
	}
	c = msg.data[3]*tim2_arr;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ee:	330c      	adds	r3, #12
 80041f0:	ed93 7a00 	vldr	s14, [r3]
 80041f4:	4b0f      	ldr	r3, [pc, #60]	; (8004234 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x104>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	ee07 3a90 	vmov	s15, r3
 80041fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004200:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004204:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004208:	ee17 3a90 	vmov	r3, s15
 800420c:	60fb      	str	r3, [r7, #12]
	if(c!=pre_brake[3]){
 800420e:	4b0a      	ldr	r3, [pc, #40]	; (8004238 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x108>)
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	429a      	cmp	r2, r3
 8004216:	d006      	beq.n	8004226 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0xf6>
		pre_brake[3]=c;
 8004218:	4a07      	ldr	r2, [pc, #28]	; (8004238 <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x108>)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	60d3      	str	r3, [r2, #12]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4,c);
 800421e:	4b07      	ldr	r3, [pc, #28]	; (800423c <_Z14brake_callbackRKN8std_msgs17Float32MultiArrayE+0x10c>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	641a      	str	r2, [r3, #64]	; 0x40
	}
}
 8004226:	bf00      	nop
 8004228:	3714      	adds	r7, #20
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	24001a24 	.word	0x24001a24
 8004238:	24001a30 	.word	0x24001a30
 800423c:	240007fc 	.word	0x240007fc

08004240 <_Z19input_mode_callbackRKN8std_msgs4BoolE>:

void input_mode_callback(const std_msgs::Bool& msg){
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(Manual_Output_GPIO_Port, Manual_Output_Pin, (GPIO_PinState)msg.data);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	791b      	ldrb	r3, [r3, #4]
 800424c:	461a      	mov	r2, r3
 800424e:	2120      	movs	r1, #32
 8004250:	4803      	ldr	r0, [pc, #12]	; (8004260 <_Z19input_mode_callbackRKN8std_msgs4BoolE+0x20>)
 8004252:	f007 fae7 	bl	800b824 <HAL_GPIO_WritePin>
}
 8004256:	bf00      	nop
 8004258:	3708      	adds	r7, #8
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	58020400 	.word	0x58020400

08004264 <_Z10uart_setupv>:

void adc_setup(){
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)force_raw,8);
}

void uart_setup(){
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart_esc, esc_receive, ESC_DATA_SIZE);
 8004268:	2220      	movs	r2, #32
 800426a:	4939      	ldr	r1, [pc, #228]	; (8004350 <_Z10uart_setupv+0xec>)
 800426c:	4839      	ldr	r0, [pc, #228]	; (8004354 <_Z10uart_setupv+0xf0>)
 800426e:	f00e f867 	bl	8012340 <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart_f103, (uint8_t*)speed_receive, sizeof(uint32_t)*(SPEED_PIN_COUNT+1));
 8004272:	2244      	movs	r2, #68	; 0x44
 8004274:	4938      	ldr	r1, [pc, #224]	; (8004358 <_Z10uart_setupv+0xf4>)
 8004276:	4839      	ldr	r0, [pc, #228]	; (800435c <_Z10uart_setupv+0xf8>)
 8004278:	f00e f862 	bl	8012340 <HAL_UART_Receive_DMA>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart7, usb_buf, 100);
 800427c:	2264      	movs	r2, #100	; 0x64
 800427e:	4938      	ldr	r1, [pc, #224]	; (8004360 <_Z10uart_setupv+0xfc>)
 8004280:	4838      	ldr	r0, [pc, #224]	; (8004364 <_Z10uart_setupv+0x100>)
 8004282:	f00f ff41 	bl	8014108 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_uart7_rx, DMA_IT_HT);
 8004286:	4b38      	ldr	r3, [pc, #224]	; (8004368 <_Z10uart_setupv+0x104>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a38      	ldr	r2, [pc, #224]	; (800436c <_Z10uart_setupv+0x108>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d04a      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 8004290:	4b35      	ldr	r3, [pc, #212]	; (8004368 <_Z10uart_setupv+0x104>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a36      	ldr	r2, [pc, #216]	; (8004370 <_Z10uart_setupv+0x10c>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d045      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 800429a:	4b33      	ldr	r3, [pc, #204]	; (8004368 <_Z10uart_setupv+0x104>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a35      	ldr	r2, [pc, #212]	; (8004374 <_Z10uart_setupv+0x110>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d040      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 80042a4:	4b30      	ldr	r3, [pc, #192]	; (8004368 <_Z10uart_setupv+0x104>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a33      	ldr	r2, [pc, #204]	; (8004378 <_Z10uart_setupv+0x114>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d03b      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 80042ae:	4b2e      	ldr	r3, [pc, #184]	; (8004368 <_Z10uart_setupv+0x104>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a32      	ldr	r2, [pc, #200]	; (800437c <_Z10uart_setupv+0x118>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d036      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 80042b8:	4b2b      	ldr	r3, [pc, #172]	; (8004368 <_Z10uart_setupv+0x104>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a30      	ldr	r2, [pc, #192]	; (8004380 <_Z10uart_setupv+0x11c>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d031      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 80042c2:	4b29      	ldr	r3, [pc, #164]	; (8004368 <_Z10uart_setupv+0x104>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a2f      	ldr	r2, [pc, #188]	; (8004384 <_Z10uart_setupv+0x120>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d02c      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 80042cc:	4b26      	ldr	r3, [pc, #152]	; (8004368 <_Z10uart_setupv+0x104>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a2d      	ldr	r2, [pc, #180]	; (8004388 <_Z10uart_setupv+0x124>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d027      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 80042d6:	4b24      	ldr	r3, [pc, #144]	; (8004368 <_Z10uart_setupv+0x104>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a2c      	ldr	r2, [pc, #176]	; (800438c <_Z10uart_setupv+0x128>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d022      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 80042e0:	4b21      	ldr	r3, [pc, #132]	; (8004368 <_Z10uart_setupv+0x104>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a2a      	ldr	r2, [pc, #168]	; (8004390 <_Z10uart_setupv+0x12c>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d01d      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 80042ea:	4b1f      	ldr	r3, [pc, #124]	; (8004368 <_Z10uart_setupv+0x104>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a29      	ldr	r2, [pc, #164]	; (8004394 <_Z10uart_setupv+0x130>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d018      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 80042f4:	4b1c      	ldr	r3, [pc, #112]	; (8004368 <_Z10uart_setupv+0x104>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a27      	ldr	r2, [pc, #156]	; (8004398 <_Z10uart_setupv+0x134>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d013      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 80042fe:	4b1a      	ldr	r3, [pc, #104]	; (8004368 <_Z10uart_setupv+0x104>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a26      	ldr	r2, [pc, #152]	; (800439c <_Z10uart_setupv+0x138>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d00e      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 8004308:	4b17      	ldr	r3, [pc, #92]	; (8004368 <_Z10uart_setupv+0x104>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a24      	ldr	r2, [pc, #144]	; (80043a0 <_Z10uart_setupv+0x13c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d009      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 8004312:	4b15      	ldr	r3, [pc, #84]	; (8004368 <_Z10uart_setupv+0x104>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a23      	ldr	r2, [pc, #140]	; (80043a4 <_Z10uart_setupv+0x140>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d004      	beq.n	8004326 <_Z10uart_setupv+0xc2>
 800431c:	4b12      	ldr	r3, [pc, #72]	; (8004368 <_Z10uart_setupv+0x104>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a21      	ldr	r2, [pc, #132]	; (80043a8 <_Z10uart_setupv+0x144>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d108      	bne.n	8004338 <_Z10uart_setupv+0xd4>
 8004326:	4b10      	ldr	r3, [pc, #64]	; (8004368 <_Z10uart_setupv+0x104>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	4b0e      	ldr	r3, [pc, #56]	; (8004368 <_Z10uart_setupv+0x104>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0208 	bic.w	r2, r2, #8
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	e008      	b.n	800434a <_Z10uart_setupv+0xe6>
 8004338:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <_Z10uart_setupv+0x104>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	4b0a      	ldr	r3, [pc, #40]	; (8004368 <_Z10uart_setupv+0x104>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0204 	bic.w	r2, r2, #4
 8004346:	601a      	str	r2, [r3, #0]
}
 8004348:	bf00      	nop
 800434a:	bf00      	nop
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	240018f8 	.word	0x240018f8
 8004354:	240001ec 	.word	0x240001ec
 8004358:	24001918 	.word	0x24001918
 800435c:	24000314 	.word	0x24000314
 8004360:	240019b8 	.word	0x240019b8
 8004364:	240003a8 	.word	0x240003a8
 8004368:	240006b0 	.word	0x240006b0
 800436c:	40020010 	.word	0x40020010
 8004370:	40020028 	.word	0x40020028
 8004374:	40020040 	.word	0x40020040
 8004378:	40020058 	.word	0x40020058
 800437c:	40020070 	.word	0x40020070
 8004380:	40020088 	.word	0x40020088
 8004384:	400200a0 	.word	0x400200a0
 8004388:	400200b8 	.word	0x400200b8
 800438c:	40020410 	.word	0x40020410
 8004390:	40020428 	.word	0x40020428
 8004394:	40020440 	.word	0x40020440
 8004398:	40020458 	.word	0x40020458
 800439c:	40020470 	.word	0x40020470
 80043a0:	40020488 	.word	0x40020488
 80043a4:	400204a0 	.word	0x400204a0
 80043a8:	400204b8 	.word	0x400204b8

080043ac <_Z11timer_setupv>:

void timer_setup(){
 80043ac:	b580      	push	{r7, lr}
 80043ae:	af00      	add	r7, sp, #0
	//set tim6 ARR value based on topic publish frequency and start tim6
	__HAL_TIM_SET_AUTORELOAD(&htim16,uint32_t(10000/parameters.publish_frequency-1));
 80043b0:	4b51      	ldr	r3, [pc, #324]	; (80044f8 <_Z11timer_setupv+0x14c>)
 80043b2:	7d1b      	ldrb	r3, [r3, #20]
 80043b4:	461a      	mov	r2, r3
 80043b6:	f242 7310 	movw	r3, #10000	; 0x2710
 80043ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80043be:	1e5a      	subs	r2, r3, #1
 80043c0:	4b4e      	ldr	r3, [pc, #312]	; (80044fc <_Z11timer_setupv+0x150>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	62da      	str	r2, [r3, #44]	; 0x2c
 80043c6:	4b4c      	ldr	r3, [pc, #304]	; (80044f8 <_Z11timer_setupv+0x14c>)
 80043c8:	7d1b      	ldrb	r3, [r3, #20]
 80043ca:	461a      	mov	r2, r3
 80043cc:	f242 7310 	movw	r3, #10000	; 0x2710
 80043d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80043d4:	3b01      	subs	r3, #1
 80043d6:	461a      	mov	r2, r3
 80043d8:	4b48      	ldr	r3, [pc, #288]	; (80044fc <_Z11timer_setupv+0x150>)
 80043da:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start_IT(&htim16);
 80043dc:	4847      	ldr	r0, [pc, #284]	; (80044fc <_Z11timer_setupv+0x150>)
 80043de:	f00b ffcd 	bl	801037c <HAL_TIM_Base_Start_IT>

	//set tim7 ARR value based on PID calculation frequency and start tim7
	__HAL_TIM_SET_AUTORELOAD(&htim7,uint32_t(10000/parameters.pid_frequency-1));
 80043e2:	4b45      	ldr	r3, [pc, #276]	; (80044f8 <_Z11timer_setupv+0x14c>)
 80043e4:	7d5b      	ldrb	r3, [r3, #21]
 80043e6:	461a      	mov	r2, r3
 80043e8:	f242 7310 	movw	r3, #10000	; 0x2710
 80043ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80043f0:	1e5a      	subs	r2, r3, #1
 80043f2:	4b43      	ldr	r3, [pc, #268]	; (8004500 <_Z11timer_setupv+0x154>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	62da      	str	r2, [r3, #44]	; 0x2c
 80043f8:	4b3f      	ldr	r3, [pc, #252]	; (80044f8 <_Z11timer_setupv+0x14c>)
 80043fa:	7d5b      	ldrb	r3, [r3, #21]
 80043fc:	461a      	mov	r2, r3
 80043fe:	f242 7310 	movw	r3, #10000	; 0x2710
 8004402:	fb93 f3f2 	sdiv	r3, r3, r2
 8004406:	3b01      	subs	r3, #1
 8004408:	461a      	mov	r2, r3
 800440a:	4b3d      	ldr	r3, [pc, #244]	; (8004500 <_Z11timer_setupv+0x154>)
 800440c:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start_IT(&htim7);
 800440e:	483c      	ldr	r0, [pc, #240]	; (8004500 <_Z11timer_setupv+0x154>)
 8004410:	f00b ffb4 	bl	801037c <HAL_TIM_Base_Start_IT>

	//start esc and steering servo pwm output
	__HAL_TIM_SET_AUTORELOAD(&htim3,uint32_t(1000000/parameters.steering_esc_pwm_frequency-1));
 8004414:	4b38      	ldr	r3, [pc, #224]	; (80044f8 <_Z11timer_setupv+0x14c>)
 8004416:	ed93 7a06 	vldr	s14, [r3, #24]
 800441a:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8004504 <_Z11timer_setupv+0x158>
 800441e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004422:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004426:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800442a:	4b37      	ldr	r3, [pc, #220]	; (8004508 <_Z11timer_setupv+0x15c>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004432:	ee17 2a90 	vmov	r2, s15
 8004436:	62da      	str	r2, [r3, #44]	; 0x2c
 8004438:	4b2f      	ldr	r3, [pc, #188]	; (80044f8 <_Z11timer_setupv+0x14c>)
 800443a:	ed93 7a06 	vldr	s14, [r3, #24]
 800443e:	eddf 6a31 	vldr	s13, [pc, #196]	; 8004504 <_Z11timer_setupv+0x158>
 8004442:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004446:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800444a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800444e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004452:	ee17 2a90 	vmov	r2, s15
 8004456:	4b2c      	ldr	r3, [pc, #176]	; (8004508 <_Z11timer_setupv+0x15c>)
 8004458:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,parameters.steering_offset);
 800445a:	4b27      	ldr	r3, [pc, #156]	; (80044f8 <_Z11timer_setupv+0x14c>)
 800445c:	8b9a      	ldrh	r2, [r3, #28]
 800445e:	4b2a      	ldr	r3, [pc, #168]	; (8004508 <_Z11timer_setupv+0x15c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,parameters.esc_offset);
 8004464:	4b24      	ldr	r3, [pc, #144]	; (80044f8 <_Z11timer_setupv+0x14c>)
 8004466:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004468:	4b27      	ldr	r3, [pc, #156]	; (8004508 <_Z11timer_setupv+0x15c>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800446e:	2100      	movs	r1, #0
 8004470:	4825      	ldr	r0, [pc, #148]	; (8004508 <_Z11timer_setupv+0x15c>)
 8004472:	f00c f853 	bl	801051c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8004476:	2104      	movs	r1, #4
 8004478:	4823      	ldr	r0, [pc, #140]	; (8004508 <_Z11timer_setupv+0x15c>)
 800447a:	f00c f84f 	bl	801051c <HAL_TIM_PWM_Start>

	//set brake pwm
	tim2_arr = uint32_t(1000000/parameters.brake_pwm_frequency-1);
 800447e:	4b1e      	ldr	r3, [pc, #120]	; (80044f8 <_Z11timer_setupv+0x14c>)
 8004480:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004484:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8004504 <_Z11timer_setupv+0x158>
 8004488:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800448c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004490:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004494:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004498:	ee17 2a90 	vmov	r2, s15
 800449c:	4b1b      	ldr	r3, [pc, #108]	; (800450c <_Z11timer_setupv+0x160>)
 800449e:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_AUTORELOAD(&htim2,tim2_arr);
 80044a0:	4b1b      	ldr	r3, [pc, #108]	; (8004510 <_Z11timer_setupv+0x164>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a19      	ldr	r2, [pc, #100]	; (800450c <_Z11timer_setupv+0x160>)
 80044a6:	6812      	ldr	r2, [r2, #0]
 80044a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80044aa:	4b18      	ldr	r3, [pc, #96]	; (800450c <_Z11timer_setupv+0x160>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a18      	ldr	r2, [pc, #96]	; (8004510 <_Z11timer_setupv+0x164>)
 80044b0:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1,0);
 80044b2:	4b17      	ldr	r3, [pc, #92]	; (8004510 <_Z11timer_setupv+0x164>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2200      	movs	r2, #0
 80044b8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2,0);
 80044ba:	4b15      	ldr	r3, [pc, #84]	; (8004510 <_Z11timer_setupv+0x164>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2200      	movs	r2, #0
 80044c0:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3,0);
 80044c2:	4b13      	ldr	r3, [pc, #76]	; (8004510 <_Z11timer_setupv+0x164>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	2200      	movs	r2, #0
 80044c8:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4,0);
 80044ca:	4b11      	ldr	r3, [pc, #68]	; (8004510 <_Z11timer_setupv+0x164>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2200      	movs	r2, #0
 80044d0:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80044d2:	2100      	movs	r1, #0
 80044d4:	480c      	ldr	r0, [pc, #48]	; (8004508 <_Z11timer_setupv+0x15c>)
 80044d6:	f00c f821 	bl	801051c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80044da:	2104      	movs	r1, #4
 80044dc:	480a      	ldr	r0, [pc, #40]	; (8004508 <_Z11timer_setupv+0x15c>)
 80044de:	f00c f81d 	bl	801051c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80044e2:	2108      	movs	r1, #8
 80044e4:	4808      	ldr	r0, [pc, #32]	; (8004508 <_Z11timer_setupv+0x15c>)
 80044e6:	f00c f819 	bl	801051c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80044ea:	210c      	movs	r1, #12
 80044ec:	4806      	ldr	r0, [pc, #24]	; (8004508 <_Z11timer_setupv+0x15c>)
 80044ee:	f00c f815 	bl	801051c <HAL_TIM_PWM_Start>

}
 80044f2:	bf00      	nop
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	24000004 	.word	0x24000004
 80044fc:	24000978 	.word	0x24000978
 8004500:	240008e0 	.word	0x240008e0
 8004504:	49742400 	.word	0x49742400
 8004508:	24000848 	.word	0x24000848
 800450c:	24001a24 	.word	0x24001a24
 8004510:	240007fc 	.word	0x240007fc

08004514 <_Z9ros_setupv>:
ros::Subscriber<std_msgs::Float32> duty_cycle_sub("Commands/duty_cycle", &duty_cycle_callback );
ros::Subscriber<std_msgs::Float32> steering_sub("Commands/steering", &steering_callback );
ros::Subscriber<std_msgs::Float32MultiArray> brake_sub("Commands/brakes", &brake_callback );
ros::Subscriber<std_msgs::Bool> input_mode_sub("Commands/input_mode", &input_mode_callback );

void ros_setup(){
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
	forces.data = new std_msgs::Float32MultiArray::_data_type[8];
 8004518:	2020      	movs	r0, #32
 800451a:	f010 f9a1 	bl	8014860 <_Znaj>
 800451e:	4603      	mov	r3, r0
 8004520:	461a      	mov	r2, r3
 8004522:	4b0e      	ldr	r3, [pc, #56]	; (800455c <_Z9ros_setupv+0x48>)
 8004524:	62da      	str	r2, [r3, #44]	; 0x2c
	forces.data_length = 8;
 8004526:	4b0d      	ldr	r3, [pc, #52]	; (800455c <_Z9ros_setupv+0x48>)
 8004528:	2208      	movs	r2, #8
 800452a:	625a      	str	r2, [r3, #36]	; 0x24


	wheel_speed.data = new std_msgs::Float32MultiArray::_data_type[16];
 800452c:	2040      	movs	r0, #64	; 0x40
 800452e:	f010 f997 	bl	8014860 <_Znaj>
 8004532:	4603      	mov	r3, r0
 8004534:	461a      	mov	r2, r3
 8004536:	4b0a      	ldr	r3, [pc, #40]	; (8004560 <_Z9ros_setupv+0x4c>)
 8004538:	62da      	str	r2, [r3, #44]	; 0x2c
	wheel_speed.data_length = 16;
 800453a:	4b09      	ldr	r3, [pc, #36]	; (8004560 <_Z9ros_setupv+0x4c>)
 800453c:	2210      	movs	r2, #16
 800453e:	625a      	str	r2, [r3, #36]	; 0x24



	nh.advertise(vesc_pub);
 8004540:	4908      	ldr	r1, [pc, #32]	; (8004564 <_Z9ros_setupv+0x50>)
 8004542:	4809      	ldr	r0, [pc, #36]	; (8004568 <_Z9ros_setupv+0x54>)
 8004544:	f000 fbee 	bl	8004d24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(force_pub);
 8004548:	4908      	ldr	r1, [pc, #32]	; (800456c <_Z9ros_setupv+0x58>)
 800454a:	4807      	ldr	r0, [pc, #28]	; (8004568 <_Z9ros_setupv+0x54>)
 800454c:	f000 fbea 	bl	8004d24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(wheel_speed_pub);
 8004550:	4907      	ldr	r1, [pc, #28]	; (8004570 <_Z9ros_setupv+0x5c>)
 8004552:	4805      	ldr	r0, [pc, #20]	; (8004568 <_Z9ros_setupv+0x54>)
 8004554:	f000 fbe6 	bl	8004d24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
}
 8004558:	bf00      	nop
 800455a:	bd80      	pop	{r7, pc}
 800455c:	24001848 	.word	0x24001848
 8004560:	24001878 	.word	0x24001878
 8004564:	240018a8 	.word	0x240018a8
 8004568:	24000ed4 	.word	0x24000ed4
 800456c:	240018bc 	.word	0x240018bc
 8004570:	240018d0 	.word	0x240018d0

08004574 <_Z15read_parametersv>:
	//blue and yellow led, default off
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
}

void read_parameters(){
 8004574:	b5b0      	push	{r4, r5, r7, lr}
 8004576:	b09c      	sub	sp, #112	; 0x70
 8004578:	af00      	add	r7, sp, #0
	QSPI_W25Q64JV_Init();
 800457a:	f002 f9b9 	bl	80068f0 <QSPI_W25Q64JV_Init>
	QSPI_W25Q64JV_Reset();
 800457e:	f002 f9bf 	bl	8006900 <QSPI_W25Q64JV_Reset>

	uint8_t id[2];
	if (QSPI_OK != QSPI_W25Q64JV_DeviceID(id)) {
 8004582:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004586:	4618      	mov	r0, r3
 8004588:	f002 fbb6 	bl	8006cf8 <QSPI_W25Q64JV_DeviceID>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	bf14      	ite	ne
 8004592:	2301      	movne	r3, #1
 8004594:	2300      	moveq	r3, #0
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b00      	cmp	r3, #0
 800459a:	d000      	beq.n	800459e <_Z15read_parametersv+0x2a>
	    while (1);
 800459c:	e7fe      	b.n	800459c <_Z15read_parametersv+0x28>
	}
	char str[]="Connect to ROM, ROM ID: [0x00,0x00]\n";
 800459e:	4b3f      	ldr	r3, [pc, #252]	; (800469c <_Z15read_parametersv+0x128>)
 80045a0:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80045a4:	461d      	mov	r5, r3
 80045a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80045b2:	6020      	str	r0, [r4, #0]
 80045b4:	3404      	adds	r4, #4
 80045b6:	7021      	strb	r1, [r4, #0]
	sprintf(str,"Connect to ROM, ROM ID: [0x%02x,0x%02x]\n",id[0],id[1]);
 80045b8:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 80045bc:	461a      	mov	r2, r3
 80045be:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80045c2:	f107 0044 	add.w	r0, r7, #68	; 0x44
 80045c6:	4936      	ldr	r1, [pc, #216]	; (80046a0 <_Z15read_parametersv+0x12c>)
 80045c8:	f010 fa5a 	bl	8014a80 <siprintf>
	HAL_UART_Transmit(&huart7, (uint8_t*)str, sizeof(str), 10);
 80045cc:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80045d0:	230a      	movs	r3, #10
 80045d2:	2225      	movs	r2, #37	; 0x25
 80045d4:	4833      	ldr	r0, [pc, #204]	; (80046a4 <_Z15read_parametersv+0x130>)
 80045d6:	f00d fda5 	bl	8012124 <HAL_UART_Transmit>

	char header[4];
	QSPI_W25Q64JV_Read((uint8_t*)header, 0x00, 4);
 80045da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80045de:	2204      	movs	r2, #4
 80045e0:	2100      	movs	r1, #0
 80045e2:	4618      	mov	r0, r3
 80045e4:	f002 fa0a 	bl	80069fc <QSPI_W25Q64JV_Read>
	if(header[0]!='a' || header[1]!='c' || header[2]!='s' || header[3]!='r'){
 80045e8:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80045ec:	2b61      	cmp	r3, #97	; 0x61
 80045ee:	d10b      	bne.n	8004608 <_Z15read_parametersv+0x94>
 80045f0:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80045f4:	2b63      	cmp	r3, #99	; 0x63
 80045f6:	d107      	bne.n	8004608 <_Z15read_parametersv+0x94>
 80045f8:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80045fc:	2b73      	cmp	r3, #115	; 0x73
 80045fe:	d103      	bne.n	8004608 <_Z15read_parametersv+0x94>
 8004600:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004604:	2b72      	cmp	r3, #114	; 0x72
 8004606:	d018      	beq.n	800463a <_Z15read_parametersv+0xc6>
		char str[]="Read Parameters Head Fails\n";
 8004608:	4b27      	ldr	r3, [pc, #156]	; (80046a8 <_Z15read_parametersv+0x134>)
 800460a:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800460e:	461d      	mov	r5, r3
 8004610:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004612:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004614:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004618:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		HAL_UART_Transmit(&huart7, (uint8_t*)header, 4, 10);
 800461c:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8004620:	230a      	movs	r3, #10
 8004622:	2204      	movs	r2, #4
 8004624:	481f      	ldr	r0, [pc, #124]	; (80046a4 <_Z15read_parametersv+0x130>)
 8004626:	f00d fd7d 	bl	8012124 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart7, (uint8_t*)str, sizeof(str), 10);
 800462a:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800462e:	230a      	movs	r3, #10
 8004630:	221c      	movs	r2, #28
 8004632:	481c      	ldr	r0, [pc, #112]	; (80046a4 <_Z15read_parametersv+0x130>)
 8004634:	f00d fd76 	bl	8012124 <HAL_UART_Transmit>
 8004638:	e02d      	b.n	8004696 <_Z15read_parametersv+0x122>
		return;
	}

	QSPI_W25Q64JV_Read((uint8_t*)(&parameters), 0x00, sizeof(ParameterTypeDef));
 800463a:	223c      	movs	r2, #60	; 0x3c
 800463c:	2100      	movs	r1, #0
 800463e:	481b      	ldr	r0, [pc, #108]	; (80046ac <_Z15read_parametersv+0x138>)
 8004640:	f002 f9dc 	bl	80069fc <QSPI_W25Q64JV_Read>
	if(parameters.tailer[0]!='b' || parameters.tailer[1]!='4' || parameters.tailer[2]!='0' || parameters.tailer[3]!='1'){
 8004644:	4b19      	ldr	r3, [pc, #100]	; (80046ac <_Z15read_parametersv+0x138>)
 8004646:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800464a:	2b62      	cmp	r3, #98	; 0x62
 800464c:	d10e      	bne.n	800466c <_Z15read_parametersv+0xf8>
 800464e:	4b17      	ldr	r3, [pc, #92]	; (80046ac <_Z15read_parametersv+0x138>)
 8004650:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004654:	2b34      	cmp	r3, #52	; 0x34
 8004656:	d109      	bne.n	800466c <_Z15read_parametersv+0xf8>
 8004658:	4b14      	ldr	r3, [pc, #80]	; (80046ac <_Z15read_parametersv+0x138>)
 800465a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800465e:	2b30      	cmp	r3, #48	; 0x30
 8004660:	d104      	bne.n	800466c <_Z15read_parametersv+0xf8>
 8004662:	4b12      	ldr	r3, [pc, #72]	; (80046ac <_Z15read_parametersv+0x138>)
 8004664:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8004668:	2b31      	cmp	r3, #49	; 0x31
 800466a:	d014      	beq.n	8004696 <_Z15read_parametersv+0x122>
		char str[]="Read Parameters Tailor Fails\n";
 800466c:	4b10      	ldr	r3, [pc, #64]	; (80046b0 <_Z15read_parametersv+0x13c>)
 800466e:	1d3c      	adds	r4, r7, #4
 8004670:	461d      	mov	r5, r3
 8004672:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004674:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004676:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800467a:	c407      	stmia	r4!, {r0, r1, r2}
 800467c:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart7, (uint8_t*)parameters.tailer, 4, 10);
 800467e:	230a      	movs	r3, #10
 8004680:	2204      	movs	r2, #4
 8004682:	490c      	ldr	r1, [pc, #48]	; (80046b4 <_Z15read_parametersv+0x140>)
 8004684:	4807      	ldr	r0, [pc, #28]	; (80046a4 <_Z15read_parametersv+0x130>)
 8004686:	f00d fd4d 	bl	8012124 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart7, (uint8_t*)str, sizeof(str), 10);
 800468a:	1d39      	adds	r1, r7, #4
 800468c:	230a      	movs	r3, #10
 800468e:	221e      	movs	r2, #30
 8004690:	4804      	ldr	r0, [pc, #16]	; (80046a4 <_Z15read_parametersv+0x130>)
 8004692:	f00d fd47 	bl	8012124 <HAL_UART_Transmit>
	}

//	QSPI_W25Q64JV_Write((uint8_t*)(),0x0,2*Font_7x10.size);

}
 8004696:	3770      	adds	r7, #112	; 0x70
 8004698:	46bd      	mov	sp, r7
 800469a:	bdb0      	pop	{r4, r5, r7, pc}
 800469c:	08015550 	.word	0x08015550
 80046a0:	08015524 	.word	0x08015524
 80046a4:	240003a8 	.word	0x240003a8
 80046a8:	08015578 	.word	0x08015578
 80046ac:	24000004 	.word	0x24000004
 80046b0:	08015594 	.word	0x08015594
 80046b4:	2400003c 	.word	0x2400003c

080046b8 <setup>:


void setup(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b082      	sub	sp, #8
 80046bc:	af00      	add	r7, sp, #0

	read_parameters();
 80046be:	f7ff ff59 	bl	8004574 <_Z15read_parametersv>
  nh.initNode();
 80046c2:	481d      	ldr	r0, [pc, #116]	; (8004738 <setup+0x80>)
 80046c4:	f000 fb5e 	bl	8004d84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
  uart_setup();
 80046c8:	f7ff fdcc 	bl	8004264 <_Z10uart_setupv>
  timer_setup();
 80046cc:	f7ff fe6e 	bl	80043ac <_Z11timer_setupv>
  ros_setup();
 80046d0:	f7ff ff20 	bl	8004514 <_Z9ros_setupv>





  uint16_t inc = TIM4->ARR/38;
 80046d4:	4b19      	ldr	r3, [pc, #100]	; (800473c <setup+0x84>)
 80046d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d8:	085b      	lsrs	r3, r3, #1
 80046da:	4a19      	ldr	r2, [pc, #100]	; (8004740 <setup+0x88>)
 80046dc:	fba2 2303 	umull	r2, r3, r2, r3
 80046e0:	08db      	lsrs	r3, r3, #3
 80046e2:	80fb      	strh	r3, [r7, #6]
//  }
//  for(int i=16;i<32;++i){
//    triangle2[i] = (33-(i+1))*inc;
//  }

  pwm_generator_indicator = 0;
 80046e4:	4b17      	ldr	r3, [pc, #92]	; (8004744 <setup+0x8c>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	701a      	strb	r2, [r3, #0]
  is_frequency_set = 0;
 80046ea:	4b17      	ldr	r3, [pc, #92]	; (8004748 <setup+0x90>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	701a      	strb	r2, [r3, #0]
  uint32_t clock = HAL_RCC_GetPCLK1Freq();
 80046f0:	f008 ff84 	bl	800d5fc <HAL_RCC_GetPCLK1Freq>
 80046f4:	6038      	str	r0, [r7, #0]
  TIMER_CLOCK_FREQ = clock/(TIM5->PSC+1);
 80046f6:	4b15      	ldr	r3, [pc, #84]	; (800474c <setup+0x94>)
 80046f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046fa:	3301      	adds	r3, #1
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004702:	4a13      	ldr	r2, [pc, #76]	; (8004750 <setup+0x98>)
 8004704:	6013      	str	r3, [r2, #0]
//  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1 );
//  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_2 );

//  HAL_TIM_PWM_

  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8004706:	2100      	movs	r1, #0
 8004708:	4812      	ldr	r0, [pc, #72]	; (8004754 <setup+0x9c>)
 800470a:	f00c f971 	bl	80109f0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim5, TIM_CHANNEL_2);
 800470e:	2104      	movs	r1, #4
 8004710:	4810      	ldr	r0, [pc, #64]	; (8004754 <setup+0x9c>)
 8004712:	f00c f869 	bl	80107e8 <HAL_TIM_IC_Start>

  HAL_TIM_IC_Start_IT(&htim15, TIM_CHANNEL_1);
 8004716:	2100      	movs	r1, #0
 8004718:	480f      	ldr	r0, [pc, #60]	; (8004758 <setup+0xa0>)
 800471a:	f00c f969 	bl	80109f0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim15, TIM_CHANNEL_2);
 800471e:	2104      	movs	r1, #4
 8004720:	480d      	ldr	r0, [pc, #52]	; (8004758 <setup+0xa0>)
 8004722:	f00c f861 	bl	80107e8 <HAL_TIM_IC_Start>



  HAL_GPIO_WritePin(ONBOARD_LED_GPIO_Port, ONBOARD_LED_Pin, GPIO_PIN_SET);
 8004726:	2201      	movs	r2, #1
 8004728:	2108      	movs	r1, #8
 800472a:	480c      	ldr	r0, [pc, #48]	; (800475c <setup+0xa4>)
 800472c:	f007 f87a 	bl	800b824 <HAL_GPIO_WritePin>



}
 8004730:	bf00      	nop
 8004732:	3708      	adds	r7, #8
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	24000ed4 	.word	0x24000ed4
 800473c:	40000800 	.word	0x40000800
 8004740:	6bca1af3 	.word	0x6bca1af3
 8004744:	240019a0 	.word	0x240019a0
 8004748:	240019a1 	.word	0x240019a1
 800474c:	40000c00 	.word	0x40000c00
 8004750:	2400199c 	.word	0x2400199c
 8004754:	24000894 	.word	0x24000894
 8004758:	2400092c 	.word	0x2400092c
 800475c:	58021000 	.word	0x58021000

08004760 <loop>:

uint8_t loop_index = 0;

void loop(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
	auto state = HAL_GPIO_ReadPin(Manual_Input_GPIO_Port, Manual_Input_Pin);
 8004766:	2180      	movs	r1, #128	; 0x80
 8004768:	4816      	ldr	r0, [pc, #88]	; (80047c4 <loop+0x64>)
 800476a:	f007 f843 	bl	800b7f4 <HAL_GPIO_ReadPin>
 800476e:	4603      	mov	r3, r0
 8004770:	71fb      	strb	r3, [r7, #7]

	if(state==GPIO_PIN_SET){
 8004772:	79fb      	ldrb	r3, [r7, #7]
 8004774:	2b01      	cmp	r3, #1
 8004776:	d103      	bne.n	8004780 <loop+0x20>
		pid_mode=PID_MODE_MANUAL;
 8004778:	4b13      	ldr	r3, [pc, #76]	; (80047c8 <loop+0x68>)
 800477a:	2201      	movs	r2, #1
 800477c:	701a      	strb	r2, [r3, #0]
 800477e:	e005      	b.n	800478c <loop+0x2c>
	}else if(state==GPIO_PIN_RESET){
 8004780:	79fb      	ldrb	r3, [r7, #7]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d102      	bne.n	800478c <loop+0x2c>
		pid_mode=PID_MODE_AUTOMATIC;
 8004786:	4b10      	ldr	r3, [pc, #64]	; (80047c8 <loop+0x68>)
 8004788:	2200      	movs	r2, #0
 800478a:	701a      	strb	r2, [r3, #0]
	}
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, state);
 800478c:	79fb      	ldrb	r3, [r7, #7]
 800478e:	461a      	mov	r2, r3
 8004790:	2108      	movs	r1, #8
 8004792:	480e      	ldr	r0, [pc, #56]	; (80047cc <loop+0x6c>)
 8004794:	f007 f846 	bl	800b824 <HAL_GPIO_WritePin>

	loop_index++;
 8004798:	4b0d      	ldr	r3, [pc, #52]	; (80047d0 <loop+0x70>)
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	3301      	adds	r3, #1
 800479e:	b2da      	uxtb	r2, r3
 80047a0:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <loop+0x70>)
 80047a2:	701a      	strb	r2, [r3, #0]
	HAL_Delay(50);
 80047a4:	2032      	movs	r0, #50	; 0x32
 80047a6:	f002 fb9f 	bl	8006ee8 <HAL_Delay>
	if(loop_index==10){
 80047aa:	4b09      	ldr	r3, [pc, #36]	; (80047d0 <loop+0x70>)
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b0a      	cmp	r3, #10
 80047b0:	d103      	bne.n	80047ba <loop+0x5a>
		HAL_GPIO_TogglePin(ONBOARD_LED_GPIO_Port, ONBOARD_LED_Pin);
 80047b2:	2108      	movs	r1, #8
 80047b4:	4807      	ldr	r0, [pc, #28]	; (80047d4 <loop+0x74>)
 80047b6:	f007 f84e 	bl	800b856 <HAL_GPIO_TogglePin>
//  freq1=0;
//  duty1=0;
//  freq2=1;
//  duty2=1;

}
 80047ba:	bf00      	nop
 80047bc:	3708      	adds	r7, #8
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	58020400 	.word	0x58020400
 80047c8:	24000000 	.word	0x24000000
 80047cc:	58020c00 	.word	0x58020c00
 80047d0:	24001af8 	.word	0x24001af8
 80047d4:	58021000 	.word	0x58021000

080047d8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80047e2:	2300      	movs	r3, #0
 80047e4:	60fb      	str	r3, [r7, #12]
 80047e6:	e00c      	b.n	8004802 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x2a>
      arr[i] = (var >> (8 * i));
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	00db      	lsls	r3, r3, #3
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	fa22 f103 	lsr.w	r1, r2, r3
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4413      	add	r3, r2
 80047f8:	b2ca      	uxtb	r2, r1
 80047fa:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	3301      	adds	r3, #1
 8004800:	60fb      	str	r3, [r7, #12]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2b03      	cmp	r3, #3
 8004806:	d9ef      	bls.n	80047e8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x10>
  }
 8004808:	bf00      	nop
 800480a:	bf00      	nop
 800480c:	3714      	adds	r7, #20
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8004816:	b480      	push	{r7}
 8004818:	b085      	sub	sp, #20
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
 800481e:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8004826:	2300      	movs	r3, #0
 8004828:	60fb      	str	r3, [r7, #12]
 800482a:	e010      	b.n	800484e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x38>
      var |= (arr[i] << (8 * i));
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	6839      	ldr	r1, [r7, #0]
 8004832:	68fa      	ldr	r2, [r7, #12]
 8004834:	440a      	add	r2, r1
 8004836:	7812      	ldrb	r2, [r2, #0]
 8004838:	4611      	mov	r1, r2
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	00d2      	lsls	r2, r2, #3
 800483e:	fa01 f202 	lsl.w	r2, r1, r2
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	3301      	adds	r3, #1
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2b03      	cmp	r3, #3
 8004852:	d9eb      	bls.n	800482c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x16>
  }
 8004854:	bf00      	nop
 8004856:	bf00      	nop
 8004858:	3714      	adds	r7, #20
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr

08004862 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  /*
   * Setup Functions
   */
public:
  Hardware* getHardware()
 8004862:	b480      	push	{r7}
 8004864:	b083      	sub	sp, #12
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	3304      	adds	r3, #4
  }
 800486e:	4618      	mov	r0, r3
 8004870:	370c      	adds	r7, #12
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr

0800487a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  /* This function goes in your loop() function, it handles
   *  serial input and callbacks for subscribers.
   */


  virtual int spinOnce() override
 800487a:	b580      	push	{r7, lr}
 800487c:	b084      	sub	sp, #16
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  {
    /* restart if timed out */
    uint32_t c_time = hardware_.time();
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	3304      	adds	r3, #4
 8004886:	4618      	mov	r0, r3
 8004888:	f7fe f83c 	bl	8002904 <_ZN13STM32Hardware4timeEv>
 800488c:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	f642 22f8 	movw	r2, #11000	; 0x2af8
 800489c:	4293      	cmp	r3, r2
 800489e:	d903      	bls.n	80048a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
    {
      configured_ = false;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
    }

    /* reset if message has timed out */
    if (mode_ != MODE_FIRST_FF)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d009      	beq.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
    {
      if (c_time > last_msg_timeout_time)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d903      	bls.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      {
        mode_ = MODE_FIRST_FF;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec

    /* while available buffer, read data */
    while (true)
    {
      // If a timeout has been specified, check how long spinOnce has been running.
      if (spin_timeout_ > 0)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d014      	beq.n	80048fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
      {
        // If the maximum processing timeout has been exceeded, exit with error.
        // The next spinOnce can continue where it left off, or optionally
        // based on the application in use, the hardware buffer could be flushed
        // and start fresh.
        if ((hardware_.time() - c_time) > spin_timeout_)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	3304      	adds	r3, #4
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7fe f815 	bl	8002904 <_ZN13STM32Hardware4timeEv>
 80048da:	4602      	mov	r2, r0
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	1ad2      	subs	r2, r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80048e6:	429a      	cmp	r2, r3
 80048e8:	bf8c      	ite	hi
 80048ea:	2301      	movhi	r3, #1
 80048ec:	2300      	movls	r3, #0
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d002      	beq.n	80048fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        {
          // Exit the spin, processing timeout exceeded.
          return SPIN_TIMEOUT;
 80048f4:	f06f 0301 	mvn.w	r3, #1
 80048f8:	e194      	b.n	8004c24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
        }
      }
      int data = hardware_.read();
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	3304      	adds	r3, #4
 80048fe:	4618      	mov	r0, r3
 8004900:	f7fd ff30 	bl	8002764 <_ZN13STM32Hardware4readEv>
 8004904:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	2b00      	cmp	r3, #0
 800490a:	f2c0 8174 	blt.w	8004bf6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x37c>
        break;
      checksum_ += data;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f8d3 28fc 	ldr.w	r2, [r3, #2300]	; 0x8fc
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	441a      	add	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004924:	2b07      	cmp	r3, #7
 8004926:	d11e      	bne.n	8004966 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
      {
        message_in[index_++] = data;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800492e:	1c59      	adds	r1, r3, #1
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	f8c2 18f8 	str.w	r1, [r2, #2296]	; 0x8f8
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	b2d1      	uxtb	r1, r2
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	4413      	add	r3, r2
 800493e:	460a      	mov	r2, r1
 8004940:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
        bytes_--;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 800494a:	1e5a      	subs	r2, r3, #1
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1b4      	bne.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2208      	movs	r2, #8
 8004960:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8004964:	e7af      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_FIRST_FF)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800496c:	2b00      	cmp	r3, #0
 800496e:	d128      	bne.n	80049c2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
      {
        if (data == 0xff)
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	2bff      	cmp	r3, #255	; 0xff
 8004974:	d10d      	bne.n	8004992 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
        {
          mode_++;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800497c:	1c5a      	adds	r2, r3, #1
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f103 0214 	add.w	r2, r3, #20
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 8004990:	e799      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        }
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	3304      	adds	r3, #4
 8004996:	4618      	mov	r0, r3
 8004998:	f7fd ffb4 	bl	8002904 <_ZN13STM32Hardware4timeEv>
 800499c:	4602      	mov	r2, r0
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a6:	4293      	cmp	r3, r2
 80049a8:	bf8c      	ite	hi
 80049aa:	2301      	movhi	r3, #1
 80049ac:	2300      	movls	r3, #0
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d088      	beq.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        {
          /* We have been stuck in spinOnce too long, return error */
          configured_ = false;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
          return SPIN_TIMEOUT;
 80049bc:	f06f 0301 	mvn.w	r3, #1
 80049c0:	e130      	b.n	8004c24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
        }
      }
      else if (mode_ == MODE_PROTOCOL_VER)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d118      	bne.n	80049fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x184>
      {
        if (data == PROTOCOL_VER)
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	2bfe      	cmp	r3, #254	; 0xfe
 80049d0:	d107      	bne.n	80049e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
        {
          mode_++;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80049d8:	1c5a      	adds	r2, r3, #1
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80049e0:	e771      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        }
        else
        {
          mode_ = MODE_FIRST_FF;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          if (configured_ == false)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f47f af68 	bne.w	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 f9e1 	bl	8004dbe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 80049fc:	e763      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        }
      }
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d113      	bne.n	8004a30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b6>
      {
        bytes_ = data;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        index_ = 0;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
        mode_++;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004a1e:	1c5a      	adds	r2, r3, #1
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte for calculating size checksum */
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	68ba      	ldr	r2, [r7, #8]
 8004a2a:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8004a2e:	e74a      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004a36:	2b03      	cmp	r3, #3
 8004a38:	d110      	bne.n	8004a5c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e2>
      {
        bytes_ += data << 8;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	; 0x8f0
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	021b      	lsls	r3, r3, #8
 8004a44:	441a      	add	r2, r3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        mode_++;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004a52:	1c5a      	adds	r2, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8004a5a:	e734      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004a62:	2b04      	cmp	r3, #4
 8004a64:	d116      	bne.n	8004a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x21a>
      {
        if ((checksum_ % 256) == 255)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8004a6c:	425a      	negs	r2, r3
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	b2d2      	uxtb	r2, r2
 8004a72:	bf58      	it	pl
 8004a74:	4253      	negpl	r3, r2
 8004a76:	2bff      	cmp	r3, #255	; 0xff
 8004a78:	d107      	bne.n	8004a8a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x210>
          mode_++;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004a80:	1c5a      	adds	r2, r3, #1
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8004a88:	e71d      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8004a92:	e718      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004a9a:	2b05      	cmp	r3, #5
 8004a9c:	d10f      	bne.n	8004abe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x244>
      {
        topic_ = data;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	68ba      	ldr	r2, [r7, #8]
 8004aa2:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_++;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004aac:	1c5a      	adds	r2, r3, #1
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte included in checksum */
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8004abc:	e703      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004ac4:	2b06      	cmp	r3, #6
 8004ac6:	d117      	bne.n	8004af8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x27e>
      {
        topic_ += data << 8;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	; 0x8f4
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	021b      	lsls	r3, r3, #8
 8004ad2:	441a      	add	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_ = MODE_MESSAGE;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2207      	movs	r2, #7
 8004ade:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if (bytes_ == 0)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	f47f aeec 	bne.w	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2208      	movs	r2, #8
 8004af2:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8004af6:	e6e6      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8004afe:	2b08      	cmp	r3, #8
 8004b00:	f47f aee1 	bne.w	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      {
        mode_ = MODE_FIRST_FF;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if ((checksum_ % 256) == 255)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8004b12:	425a      	negs	r2, r3
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	b2d2      	uxtb	r2, r2
 8004b18:	bf58      	it	pl
 8004b1a:	4253      	negpl	r3, r2
 8004b1c:	2bff      	cmp	r3, #255	; 0xff
 8004b1e:	f47f aed2 	bne.w	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        {
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d110      	bne.n	8004b4e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d4>
          {
            requestSyncTime();
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f000 f946 	bl	8004dbe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 f961 	bl	8004dfa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68fa      	ldr	r2, [r7, #12]
 8004b3c:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
            last_sync_receive_time = c_time;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
            return SPIN_ERR;
 8004b48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004b4c:	e06a      	b.n	8004c24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
          }
          else if (topic_ == TopicInfo::ID_TIME)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8004b54:	2b0a      	cmp	r3, #10
 8004b56:	d107      	bne.n	8004b68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ee>
          {
            syncTime(message_in);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8004b5e:	4619      	mov	r1, r3
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f000 fa29 	bl	8004fb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 8004b66:	e6ae      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          }
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8004b6e:	2b06      	cmp	r3, #6
 8004b70:	d10e      	bne.n	8004b90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x316>
          {
            req_param_resp.deserialize(message_in);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f603 1214 	addw	r2, r3, #2324	; 0x914
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8004b7e:	4619      	mov	r1, r3
 8004b80:	4610      	mov	r0, r2
 8004b82:	f7fd fb32 	bl	80021ea <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_received = true;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8004b8e:	e69a      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          }
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8004b96:	2b0b      	cmp	r3, #11
 8004b98:	d104      	bne.n	8004ba4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x32a>
          {
            configured_ = false;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8004ba2:	e690      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          }
          else
          {
            if (subscribers[topic_ - 100])
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8004baa:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f43f ae84 	beq.w	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8004bc4:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004bce:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8004bd8:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004be2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	f202 4224 	addw	r2, r2, #1060	; 0x424
 8004bf0:	4611      	mov	r1, r2
 8004bf2:	4798      	blx	r3
    while (true)
 8004bf4:	e667      	b.n	80048c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 8004bf6:	bf00      	nop
        }
      }
    }

    /* occasionally sync time */
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00f      	beq.n	8004c22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d906      	bls.n	8004c22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
    {
      requestSyncTime();
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 f8d2 	bl	8004dbe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    }

    return SPIN_OK;
 8004c22:	2300      	movs	r3, #0
  }
 8004c24:	4618      	mov	r0, r3
 8004c26:	3710      	adds	r7, #16
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	4a04      	ldr	r2, [pc, #16]	; (8004c48 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr
 8004c48:	080157a0 	.word	0x080157a0

08004c4c <_ZN3ros10SubscriberIN8std_msgs7Float32EvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
 8004c58:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f7ff ffe5 	bl	8004c2c <_ZN3ros11Subscriber_C1Ev>
 8004c62:	4a0b      	ldr	r2, [pc, #44]	; (8004c90 <_ZN3ros10SubscriberIN8std_msgs7Float32EvEC1EPKcPFvRKS2_Ei+0x44>)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	601a      	str	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	330c      	adds	r3, #12
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f7fe fa13 	bl	8003098 <_ZN8std_msgs7Float32C1Ev>
    cb_(cb),
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	615a      	str	r2, [r3, #20]
    endpoint_(endpoint)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	683a      	ldr	r2, [r7, #0]
 8004c7c:	619a      	str	r2, [r3, #24]
  {
    topic_ = topic_name;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	68ba      	ldr	r2, [r7, #8]
 8004c82:	609a      	str	r2, [r3, #8]
  };
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	4618      	mov	r0, r3
 8004c88:	3710      	adds	r7, #16
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	080156e4 	.word	0x080156e4

08004c94 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvEC1EPKcPFvRKS2_Ei>:
  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
 8004ca0:	603b      	str	r3, [r7, #0]
    endpoint_(endpoint)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f7ff ffc1 	bl	8004c2c <_ZN3ros11Subscriber_C1Ev>
 8004caa:	4a0b      	ldr	r2, [pc, #44]	; (8004cd8 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvEC1EPKcPFvRKS2_Ei+0x44>)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	330c      	adds	r3, #12
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f7fe f8b5 	bl	8002e24 <_ZN8std_msgs17Float32MultiArrayC1Ev>
    cb_(cb),
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	63da      	str	r2, [r3, #60]	; 0x3c
    endpoint_(endpoint)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	641a      	str	r2, [r3, #64]	; 0x40
    topic_ = topic_name;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	68ba      	ldr	r2, [r7, #8]
 8004cca:	609a      	str	r2, [r3, #8]
  };
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	080156cc 	.word	0x080156cc

08004cdc <_ZN3ros10SubscriberIN8std_msgs4BoolEvEC1EPKcPFvRKS2_Ei>:
  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
 8004ce8:	603b      	str	r3, [r7, #0]
    endpoint_(endpoint)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7ff ff9d 	bl	8004c2c <_ZN3ros11Subscriber_C1Ev>
 8004cf2:	4a0b      	ldr	r2, [pc, #44]	; (8004d20 <_ZN3ros10SubscriberIN8std_msgs4BoolEvEC1EPKcPFvRKS2_Ei+0x44>)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	601a      	str	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	330c      	adds	r3, #12
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f7fe fa67 	bl	80031d0 <_ZN8std_msgs4BoolC1Ev>
    cb_(cb),
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	615a      	str	r2, [r3, #20]
    endpoint_(endpoint)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	619a      	str	r2, [r3, #24]
    topic_ = topic_name;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	68ba      	ldr	r2, [r7, #8]
 8004d12:	609a      	str	r2, [r3, #8]
  };
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	4618      	mov	r0, r3
 8004d18:	3710      	adds	r7, #16
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	080156b4 	.word	0x080156b4

08004d24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8004d2e:	2300      	movs	r3, #0
 8004d30:	60fb      	str	r3, [r7, #12]
 8004d32:	e01d      	b.n	8004d70 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4c>
    {
      if (publishers[i] == 0) // empty slot
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4413      	add	r3, r2
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d111      	bne.n	8004d6a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x46>
      {
        publishers[i] = &p;
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	4413      	add	r3, r2
 8004d52:	683a      	ldr	r2, [r7, #0]
 8004d54:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	60da      	str	r2, [r3, #12]
        return true;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e006      	b.n	8004d78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	3301      	adds	r3, #1
 8004d6e:	60fb      	str	r3, [r7, #12]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2b18      	cmp	r3, #24
 8004d74:	ddde      	ble.n	8004d34 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x10>
      }
    }
    return false;
 8004d76:	2300      	movs	r3, #0
  }
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3714      	adds	r7, #20
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:
  void initNode()
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
    hardware_.init();
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	3304      	adds	r3, #4
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7fd fccb 	bl	800272c <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
    bytes_ = 0;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
    index_ = 0;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
    topic_ = 0;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
  };
 8004db6:	bf00      	nop
 8004db8:	3708      	adds	r7, #8
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b086      	sub	sp, #24
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8004dc6:	f107 030c 	add.w	r3, r7, #12
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fc fd6a 	bl	80018a4 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f107 020c 	add.w	r2, r7, #12
 8004dda:	210a      	movs	r1, #10
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	4798      	blx	r3
    rt_time = hardware_.time();
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	3304      	adds	r3, #4
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7fd fd8d 	bl	8002904 <_ZN13STM32Hardware4timeEv>
 8004dea:	4602      	mov	r2, r0
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  }
 8004df2:	bf00      	nop
 8004df4:	3718      	adds	r7, #24
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
    bool v = advertise(srv.pub);
    bool w = subscribe(srv);
    return v && w;
  }

  void negotiateTopics()
 8004dfa:	b590      	push	{r4, r7, lr}
 8004dfc:	b08b      	sub	sp, #44	; 0x2c
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8004e02:	f107 030c 	add.w	r3, r7, #12
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7fc fe3c 	bl	8001a84 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	627b      	str	r3, [r7, #36]	; 0x24
 8004e10:	e062      	b.n	8004ed8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xde>
    {
      if (publishers[i] != 0) // non-empty slot
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e16:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	4413      	add	r3, r2
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d056      	beq.n	8004ed2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xd8>
      {
        ti.topic_id = publishers[i]->id_;
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e28:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	4413      	add	r3, r2
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	4413      	add	r3, r2
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4413      	add	r3, r2
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	6859      	ldr	r1, [r3, #4]
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4413      	add	r3, r2
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	3308      	adds	r3, #8
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4608      	mov	r0, r1
 8004e72:	4798      	blx	r3
 8004e74:	4603      	mov	r3, r0
 8004e76:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	4413      	add	r3, r2
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	6859      	ldr	r1, [r3, #4]
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	4413      	add	r3, r2
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	330c      	adds	r3, #12
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4608      	mov	r0, r1
 8004ea0:	4798      	blx	r3
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8004ea6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004eaa:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681c      	ldr	r4, [r3, #0]
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f7fd fb4a 	bl	800255a <_ZN3ros9Publisher15getEndpointTypeEv>
 8004ec6:	4601      	mov	r1, r0
 8004ec8:	f107 030c 	add.w	r3, r7, #12
 8004ecc:	461a      	mov	r2, r3
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	627b      	str	r3, [r7, #36]	; 0x24
 8004ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eda:	2b18      	cmp	r3, #24
 8004edc:	dd99      	ble.n	8004e12 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x18>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004ede:	2300      	movs	r3, #0
 8004ee0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ee2:	e05e      	b.n	8004fa2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a8>
    {
      if (subscribers[i] != 0) // non-empty slot
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ee8:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d053      	beq.n	8004f9c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a2>
      {
        ti.topic_id = subscribers[i]->id_;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ef8:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f0a:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f1a:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004f1e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f26:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	3308      	adds	r3, #8
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4608      	mov	r0, r1
 8004f36:	4798      	blx	r3
 8004f38:	4603      	mov	r3, r0
 8004f3a:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f40:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004f44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f4c:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	330c      	adds	r3, #12
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4608      	mov	r0, r1
 8004f5c:	4798      	blx	r3
 8004f5e:	4603      	mov	r3, r0
 8004f60:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8004f62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f66:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681c      	ldr	r4, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f72:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004f76:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f7e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8004f82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	3304      	adds	r3, #4
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4608      	mov	r0, r1
 8004f8e:	4798      	blx	r3
 8004f90:	4601      	mov	r1, r0
 8004f92:	f107 030c 	add.w	r3, r7, #12
 8004f96:	461a      	mov	r2, r3
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	627b      	str	r3, [r7, #36]	; 0x24
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa4:	2b18      	cmp	r3, #24
 8004fa6:	dd9d      	ble.n	8004ee4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xea>
      }
    }
    configured_ = true;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
  }
 8004fb0:	bf00      	nop
 8004fb2:	372c      	adds	r7, #44	; 0x2c
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd90      	pop	{r4, r7, pc}

08004fb8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b086      	sub	sp, #24
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8004fc2:	f107 0308 	add.w	r3, r7, #8
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fc fc6c 	bl	80018a4 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3304      	adds	r3, #4
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f7fd fc97 	bl	8002904 <_ZN13STM32Hardware4timeEv>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8004fe2:	f107 0308 	add.w	r3, r7, #8
 8004fe6:	6839      	ldr	r1, [r7, #0]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7fc fccb 	bl	8001984 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8004fee:	68fa      	ldr	r2, [r7, #12]
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	4915      	ldr	r1, [pc, #84]	; (8005048 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8004ff4:	fba1 1303 	umull	r1, r3, r1, r3
 8004ff8:	099b      	lsrs	r3, r3, #6
 8004ffa:	4413      	add	r3, r2
 8004ffc:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8004ffe:	6939      	ldr	r1, [r7, #16]
 8005000:	697a      	ldr	r2, [r7, #20]
 8005002:	4b11      	ldr	r3, [pc, #68]	; (8005048 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8005004:	fba3 0302 	umull	r0, r3, r3, r2
 8005008:	099b      	lsrs	r3, r3, #6
 800500a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800500e:	fb00 f303 	mul.w	r3, r0, r3
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	4a0d      	ldr	r2, [pc, #52]	; (800504c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 8005016:	fb02 f303 	mul.w	r3, r2, r3
 800501a:	440b      	add	r3, r1
 800501c:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 800501e:	f107 0308 	add.w	r3, r7, #8
 8005022:	3304      	adds	r3, #4
 8005024:	4619      	mov	r1, r3
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 f8a6 	bl	8005178 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	3304      	adds	r3, #4
 8005030:	4618      	mov	r0, r3
 8005032:	f7fd fc67 	bl	8002904 <_ZN13STM32Hardware4timeEv>
 8005036:	4602      	mov	r2, r0
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
  }
 800503e:	bf00      	nop
 8005040:	3718      	adds	r7, #24
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	10624dd3 	.word	0x10624dd3
 800504c:	000f4240 	.word	0x000f4240

08005050 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg) override
 8005050:	b580      	push	{r7, lr}
 8005052:	b088      	sub	sp, #32
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	2b63      	cmp	r3, #99	; 0x63
 8005060:	dd09      	ble.n	8005076 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8005068:	f083 0301 	eor.w	r3, r3, #1
 800506c:	b2db      	uxtb	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d001      	beq.n	8005076 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 8005072:	2300      	movs	r3, #0
 8005074:	e079      	b.n	800516a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	f202 6224 	addw	r2, r2, #1572	; 0x624
 8005082:	3207      	adds	r2, #7
 8005084:	4611      	mov	r1, r2
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	4798      	blx	r3
 800508a:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	22ff      	movs	r2, #255	; 0xff
 8005090:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
    message_out[1] = PROTOCOL_VER;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	22fe      	movs	r2, #254	; 0xfe
 8005098:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	b2da      	uxtb	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	0a1b      	lsrs	r3, r3, #8
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	b2da      	uxtb	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f893 2626 	ldrb.w	r2, [r3, #1574]	; 0x626
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f893 3627 	ldrb.w	r3, [r3, #1575]	; 0x627
 80050c2:	4413      	add	r3, r2
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	43db      	mvns	r3, r3
 80050c8:	b2da      	uxtb	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
    message_out[5] = (uint8_t)((int16_t)id & 255);
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	b2da      	uxtb	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	b21b      	sxth	r3, r3
 80050de:	121b      	asrs	r3, r3, #8
 80050e0:	b21b      	sxth	r3, r3
 80050e2:	b2da      	uxtb	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a

    /* calculate checksum */
    int chk = 0;
 80050ea:	2300      	movs	r3, #0
 80050ec:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 80050ee:	2305      	movs	r3, #5
 80050f0:	61bb      	str	r3, [r7, #24]
 80050f2:	e00c      	b.n	800510e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xbe>
      chk += message_out[i];
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	4413      	add	r3, r2
 80050fa:	f203 6324 	addw	r3, r3, #1572	; 0x624
 80050fe:	781b      	ldrb	r3, [r3, #0]
 8005100:	461a      	mov	r2, r3
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	4413      	add	r3, r2
 8005106:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	3301      	adds	r3, #1
 800510c:	61bb      	str	r3, [r7, #24]
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	3306      	adds	r3, #6
 8005112:	69ba      	ldr	r2, [r7, #24]
 8005114:	429a      	cmp	r2, r3
 8005116:	dded      	ble.n	80050f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xa4>
    l += 7;
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	3307      	adds	r3, #7
 800511c:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	425a      	negs	r2, r3
 8005122:	b2db      	uxtb	r3, r3
 8005124:	b2d2      	uxtb	r2, r2
 8005126:	bf58      	it	pl
 8005128:	4253      	negpl	r3, r2
 800512a:	b2da      	uxtb	r2, r3
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	1c59      	adds	r1, r3, #1
 8005130:	6179      	str	r1, [r7, #20]
 8005132:	43d2      	mvns	r2, r2
 8005134:	b2d1      	uxtb	r1, r2
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	4413      	add	r3, r2
 800513a:	460a      	mov	r2, r1
 800513c:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624

    if (l <= OUTPUT_SIZE)
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005146:	dc0a      	bgt.n	800515e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10e>
    {
      hardware_.write(message_out, l);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	1d18      	adds	r0, r3, #4
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	4619      	mov	r1, r3
 8005156:	f7fd fb8f 	bl	8002878 <_ZN13STM32Hardware5writeEPhi>
      return l;
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	e005      	b.n	800516a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 800515e:	4905      	ldr	r1, [pc, #20]	; (8005174 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x124>)
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f000 f849 	bl	80051f8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 8005166:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
  }
 800516a:	4618      	mov	r0, r3
 800516c:	3720      	adds	r7, #32
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	080155b4 	.word	0x080155b4

08005178 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>:
  void setNow(const Time & new_now)
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	3304      	adds	r3, #4
 8005186:	4618      	mov	r0, r3
 8005188:	f7fd fbbc 	bl	8002904 <_ZN13STM32Hardware4timeEv>
 800518c:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	4915      	ldr	r1, [pc, #84]	; (80051ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x74>)
 8005196:	fba1 1303 	umull	r1, r3, r1, r3
 800519a:	099b      	lsrs	r3, r3, #6
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	1e5a      	subs	r2, r3, #1
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	6859      	ldr	r1, [r3, #4]
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	4b0f      	ldr	r3, [pc, #60]	; (80051ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x74>)
 80051ae:	fba3 0302 	umull	r0, r3, r3, r2
 80051b2:	099b      	lsrs	r3, r3, #6
 80051b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80051b8:	fb00 f303 	mul.w	r3, r0, r3
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	4a0c      	ldr	r2, [pc, #48]	; (80051f0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x78>)
 80051c0:	fb02 f303 	mul.w	r3, r2, r3
 80051c4:	1aca      	subs	r2, r1, r3
 80051c6:	4b0b      	ldr	r3, [pc, #44]	; (80051f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x7c>)
 80051c8:	4413      	add	r3, r2
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
    normalizeSecNSec(sec_offset, nsec_offset);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f503 6283 	add.w	r2, r3, #1048	; 0x418
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 80051dc:	4619      	mov	r1, r3
 80051de:	4610      	mov	r0, r2
 80051e0:	f001 fadc 	bl	800679c <_ZN3ros16normalizeSecNSecERmS0_>
  }
 80051e4:	bf00      	nop
 80051e6:	3710      	adds	r7, #16
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	10624dd3 	.word	0x10624dd3
 80051f0:	000f4240 	.word	0x000f4240
 80051f4:	3b9aca00 	.word	0x3b9aca00

080051f8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8005202:	683a      	ldr	r2, [r7, #0]
 8005204:	2103      	movs	r1, #3
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f804 	bl	8005214 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 800520c:	bf00      	nop
 800520e:	3708      	adds	r7, #8
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8005214:	b580      	push	{r7, lr}
 8005216:	b088      	sub	sp, #32
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	460b      	mov	r3, r1
 800521e:	607a      	str	r2, [r7, #4]
 8005220:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8005222:	f107 0314 	add.w	r3, r7, #20
 8005226:	4618      	mov	r0, r3
 8005228:	f7fc fdf0 	bl	8001e0c <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 800522c:	7afb      	ldrb	r3, [r7, #11]
 800522e:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f107 0214 	add.w	r2, r7, #20
 800523e:	2107      	movs	r1, #7
 8005240:	68f8      	ldr	r0, [r7, #12]
 8005242:	4798      	blx	r3
  }
 8005244:	bf00      	nop
 8005246:	3720      	adds	r7, #32
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <_Z41__static_initialization_and_destruction_0ii>:
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d140      	bne.n	80052de <_Z41__static_initialization_and_destruction_0ii+0x92>
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005262:	4293      	cmp	r3, r2
 8005264:	d13b      	bne.n	80052de <_Z41__static_initialization_and_destruction_0ii+0x92>
ros::NodeHandle nh;
 8005266:	4820      	ldr	r0, [pc, #128]	; (80052e8 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8005268:	f7fe fa44 	bl	80036f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
vesc_msgs::VescState vesc_state;
 800526c:	481f      	ldr	r0, [pc, #124]	; (80052ec <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800526e:	f7fe f819 	bl	80032a4 <_ZN9vesc_msgs9VescStateC1Ev>
std_msgs::Float32MultiArray forces;
 8005272:	481f      	ldr	r0, [pc, #124]	; (80052f0 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8005274:	f7fd fdd6 	bl	8002e24 <_ZN8std_msgs17Float32MultiArrayC1Ev>
std_msgs::Float32MultiArray wheel_speed;
 8005278:	481e      	ldr	r0, [pc, #120]	; (80052f4 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 800527a:	f7fd fdd3 	bl	8002e24 <_ZN8std_msgs17Float32MultiArrayC1Ev>
ros::Publisher vesc_pub("vesc_sensor", &vesc_state);
 800527e:	2300      	movs	r3, #0
 8005280:	4a1a      	ldr	r2, [pc, #104]	; (80052ec <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8005282:	491d      	ldr	r1, [pc, #116]	; (80052f8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8005284:	481d      	ldr	r0, [pc, #116]	; (80052fc <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8005286:	f7fd f93d 	bl	8002504 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher force_pub("forces", &forces);
 800528a:	2300      	movs	r3, #0
 800528c:	4a18      	ldr	r2, [pc, #96]	; (80052f0 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 800528e:	491c      	ldr	r1, [pc, #112]	; (8005300 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8005290:	481c      	ldr	r0, [pc, #112]	; (8005304 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8005292:	f7fd f937 	bl	8002504 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher wheel_speed_pub("forces", &wheel_speed);
 8005296:	2300      	movs	r3, #0
 8005298:	4a16      	ldr	r2, [pc, #88]	; (80052f4 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 800529a:	4919      	ldr	r1, [pc, #100]	; (8005300 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 800529c:	481a      	ldr	r0, [pc, #104]	; (8005308 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 800529e:	f7fd f931 	bl	8002504 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<std_msgs::Float32> speed_sub("Commands/speed", &speed_callback );
 80052a2:	2301      	movs	r3, #1
 80052a4:	4a19      	ldr	r2, [pc, #100]	; (800530c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 80052a6:	491a      	ldr	r1, [pc, #104]	; (8005310 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 80052a8:	481a      	ldr	r0, [pc, #104]	; (8005314 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 80052aa:	f7ff fccf 	bl	8004c4c <_ZN3ros10SubscriberIN8std_msgs7Float32EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Float32> duty_cycle_sub("Commands/duty_cycle", &duty_cycle_callback );
 80052ae:	2301      	movs	r3, #1
 80052b0:	4a19      	ldr	r2, [pc, #100]	; (8005318 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 80052b2:	491a      	ldr	r1, [pc, #104]	; (800531c <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 80052b4:	481a      	ldr	r0, [pc, #104]	; (8005320 <_Z41__static_initialization_and_destruction_0ii+0xd4>)
 80052b6:	f7ff fcc9 	bl	8004c4c <_ZN3ros10SubscriberIN8std_msgs7Float32EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Float32> steering_sub("Commands/steering", &steering_callback );
 80052ba:	2301      	movs	r3, #1
 80052bc:	4a19      	ldr	r2, [pc, #100]	; (8005324 <_Z41__static_initialization_and_destruction_0ii+0xd8>)
 80052be:	491a      	ldr	r1, [pc, #104]	; (8005328 <_Z41__static_initialization_and_destruction_0ii+0xdc>)
 80052c0:	481a      	ldr	r0, [pc, #104]	; (800532c <_Z41__static_initialization_and_destruction_0ii+0xe0>)
 80052c2:	f7ff fcc3 	bl	8004c4c <_ZN3ros10SubscriberIN8std_msgs7Float32EvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Float32MultiArray> brake_sub("Commands/brakes", &brake_callback );
 80052c6:	2301      	movs	r3, #1
 80052c8:	4a19      	ldr	r2, [pc, #100]	; (8005330 <_Z41__static_initialization_and_destruction_0ii+0xe4>)
 80052ca:	491a      	ldr	r1, [pc, #104]	; (8005334 <_Z41__static_initialization_and_destruction_0ii+0xe8>)
 80052cc:	481a      	ldr	r0, [pc, #104]	; (8005338 <_Z41__static_initialization_and_destruction_0ii+0xec>)
 80052ce:	f7ff fce1 	bl	8004c94 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvEC1EPKcPFvRKS2_Ei>
ros::Subscriber<std_msgs::Bool> input_mode_sub("Commands/input_mode", &input_mode_callback );
 80052d2:	2301      	movs	r3, #1
 80052d4:	4a19      	ldr	r2, [pc, #100]	; (800533c <_Z41__static_initialization_and_destruction_0ii+0xf0>)
 80052d6:	491a      	ldr	r1, [pc, #104]	; (8005340 <_Z41__static_initialization_and_destruction_0ii+0xf4>)
 80052d8:	481a      	ldr	r0, [pc, #104]	; (8005344 <_Z41__static_initialization_and_destruction_0ii+0xf8>)
 80052da:	f7ff fcff 	bl	8004cdc <_ZN3ros10SubscriberIN8std_msgs4BoolEvEC1EPKcPFvRKS2_Ei>
}
 80052de:	bf00      	nop
 80052e0:	3708      	adds	r7, #8
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	24000ed4 	.word	0x24000ed4
 80052ec:	24001810 	.word	0x24001810
 80052f0:	24001848 	.word	0x24001848
 80052f4:	24001878 	.word	0x24001878
 80052f8:	080155f0 	.word	0x080155f0
 80052fc:	240018a8 	.word	0x240018a8
 8005300:	080155fc 	.word	0x080155fc
 8005304:	240018bc 	.word	0x240018bc
 8005308:	240018d0 	.word	0x240018d0
 800530c:	08004065 	.word	0x08004065
 8005310:	08015604 	.word	0x08015604
 8005314:	24001a44 	.word	0x24001a44
 8005318:	08004099 	.word	0x08004099
 800531c:	08015614 	.word	0x08015614
 8005320:	24001a60 	.word	0x24001a60
 8005324:	080040cd 	.word	0x080040cd
 8005328:	08015628 	.word	0x08015628
 800532c:	24001a7c 	.word	0x24001a7c
 8005330:	08004131 	.word	0x08004131
 8005334:	0801563c 	.word	0x0801563c
 8005338:	24001a98 	.word	0x24001a98
 800533c:	08004241 	.word	0x08004241
 8005340:	0801564c 	.word	0x0801564c
 8005344:	24001adc 	.word	0x24001adc

08005348 <_ZN3ros10SubscriberIN8std_msgs4BoolEvE8callbackEPh>:

  virtual void callback(unsigned char* data) override
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	330c      	adds	r3, #12
 8005356:	6839      	ldr	r1, [r7, #0]
 8005358:	4618      	mov	r0, r3
 800535a:	f7fd ff68 	bl	800322e <_ZN8std_msgs4Bool11deserializeEPh>
    this->cb_(msg);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	320c      	adds	r2, #12
 8005366:	4610      	mov	r0, r2
 8005368:	4798      	blx	r3
  }
 800536a:	bf00      	nop
 800536c:	3708      	adds	r7, #8
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}

08005372 <_ZN3ros10SubscriberIN8std_msgs4BoolEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5() override
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType() override
 8005372:	b480      	push	{r7}
 8005374:	b083      	sub	sp, #12
 8005376:	af00      	add	r7, sp, #0
 8005378:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	699b      	ldr	r3, [r3, #24]
  }
 800537e:	4618      	mov	r0, r3
 8005380:	370c      	adds	r7, #12
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <_ZN3ros10SubscriberIN8std_msgs4BoolEvE10getMsgTypeEv>:
  virtual const char * getMsgType() override
 800538a:	b580      	push	{r7, lr}
 800538c:	b082      	sub	sp, #8
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	330c      	adds	r3, #12
 8005396:	4618      	mov	r0, r3
 8005398:	f7fd ff68 	bl	800326c <_ZN8std_msgs4Bool7getTypeEv>
 800539c:	4603      	mov	r3, r0
  }
 800539e:	4618      	mov	r0, r3
 80053a0:	3708      	adds	r7, #8
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <_ZN3ros10SubscriberIN8std_msgs4BoolEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5() override
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b082      	sub	sp, #8
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	330c      	adds	r3, #12
 80053b2:	4618      	mov	r0, r3
 80053b4:	f7fd ff68 	bl	8003288 <_ZN8std_msgs4Bool6getMD5Ev>
 80053b8:	4603      	mov	r3, r0
  }
 80053ba:	4618      	mov	r0, r3
 80053bc:	3708      	adds	r7, #8
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvE8callbackEPh>:
  virtual void callback(unsigned char* data) override
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b082      	sub	sp, #8
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
 80053ca:	6039      	str	r1, [r7, #0]
    msg.deserialize(data);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	330c      	adds	r3, #12
 80053d0:	6839      	ldr	r1, [r7, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7fd fdb8 	bl	8002f48 <_ZN8std_msgs17Float32MultiArray11deserializeEPh>
    this->cb_(msg);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053dc:	687a      	ldr	r2, [r7, #4]
 80053de:	320c      	adds	r2, #12
 80053e0:	4610      	mov	r0, r2
 80053e2:	4798      	blx	r3
  }
 80053e4:	bf00      	nop
 80053e6:	3708      	adds	r7, #8
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvE15getEndpointTypeEv>:
  virtual int getEndpointType() override
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
    return endpoint_;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  }
 80053f8:	4618      	mov	r0, r3
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvE10getMsgTypeEv>:
  virtual const char * getMsgType() override
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	330c      	adds	r3, #12
 8005410:	4618      	mov	r0, r3
 8005412:	f7fd fe25 	bl	8003060 <_ZN8std_msgs17Float32MultiArray7getTypeEv>
 8005416:	4603      	mov	r3, r0
  }
 8005418:	4618      	mov	r0, r3
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5() override
 8005420:	b580      	push	{r7, lr}
 8005422:	b082      	sub	sp, #8
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	330c      	adds	r3, #12
 800542c:	4618      	mov	r0, r3
 800542e:	f7fd fe25 	bl	800307c <_ZN8std_msgs17Float32MultiArray6getMD5Ev>
 8005432:	4603      	mov	r3, r0
  }
 8005434:	4618      	mov	r0, r3
 8005436:	3708      	adds	r7, #8
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <_ZN3ros10SubscriberIN8std_msgs7Float32EvE8callbackEPh>:
  virtual void callback(unsigned char* data) override
 800543c:	b580      	push	{r7, lr}
 800543e:	b082      	sub	sp, #8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	6039      	str	r1, [r7, #0]
    msg.deserialize(data);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	330c      	adds	r3, #12
 800544a:	6839      	ldr	r1, [r7, #0]
 800544c:	4618      	mov	r0, r3
 800544e:	f7fd fe6b 	bl	8003128 <_ZN8std_msgs7Float3211deserializeEPh>
    this->cb_(msg);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	320c      	adds	r2, #12
 800545a:	4610      	mov	r0, r2
 800545c:	4798      	blx	r3
  }
 800545e:	bf00      	nop
 8005460:	3708      	adds	r7, #8
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}

08005466 <_ZN3ros10SubscriberIN8std_msgs7Float32EvE15getEndpointTypeEv>:
  virtual int getEndpointType() override
 8005466:	b480      	push	{r7}
 8005468:	b083      	sub	sp, #12
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
    return endpoint_;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	699b      	ldr	r3, [r3, #24]
  }
 8005472:	4618      	mov	r0, r3
 8005474:	370c      	adds	r7, #12
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr

0800547e <_ZN3ros10SubscriberIN8std_msgs7Float32EvE10getMsgTypeEv>:
  virtual const char * getMsgType() override
 800547e:	b580      	push	{r7, lr}
 8005480:	b082      	sub	sp, #8
 8005482:	af00      	add	r7, sp, #0
 8005484:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	330c      	adds	r3, #12
 800548a:	4618      	mov	r0, r3
 800548c:	f7fd fe84 	bl	8003198 <_ZN8std_msgs7Float327getTypeEv>
 8005490:	4603      	mov	r3, r0
  }
 8005492:	4618      	mov	r0, r3
 8005494:	3708      	adds	r7, #8
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <_ZN3ros10SubscriberIN8std_msgs7Float32EvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5() override
 800549a:	b580      	push	{r7, lr}
 800549c:	b082      	sub	sp, #8
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	330c      	adds	r3, #12
 80054a6:	4618      	mov	r0, r3
 80054a8:	f7fd fe84 	bl	80031b4 <_ZN8std_msgs7Float326getMD5Ev>
 80054ac:	4603      	mov	r3, r0
  }
 80054ae:	4618      	mov	r0, r3
 80054b0:	3708      	adds	r7, #8
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected() override
 80054b6:	b480      	push	{r7}
 80054b8:	b083      	sub	sp, #12
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
    return configured_;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
  };
 80054c4:	4618      	mov	r0, r3
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <_GLOBAL__sub_I_nh>:
 80054d0:	b580      	push	{r7, lr}
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80054d8:	2001      	movs	r0, #1
 80054da:	f7ff feb7 	bl	800524c <_Z41__static_initialization_and_destruction_0ii>
 80054de:	bd80      	pop	{r7, pc}

080054e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054e6:	4b0a      	ldr	r3, [pc, #40]	; (8005510 <HAL_MspInit+0x30>)
 80054e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80054ec:	4a08      	ldr	r2, [pc, #32]	; (8005510 <HAL_MspInit+0x30>)
 80054ee:	f043 0302 	orr.w	r3, r3, #2
 80054f2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80054f6:	4b06      	ldr	r3, [pc, #24]	; (8005510 <HAL_MspInit+0x30>)
 80054f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80054fc:	f003 0302 	and.w	r3, r3, #2
 8005500:	607b      	str	r3, [r7, #4]
 8005502:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005504:	bf00      	nop
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr
 8005510:	58024400 	.word	0x58024400

08005514 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b0bc      	sub	sp, #240	; 0xf0
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800551c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005520:	2200      	movs	r2, #0
 8005522:	601a      	str	r2, [r3, #0]
 8005524:	605a      	str	r2, [r3, #4]
 8005526:	609a      	str	r2, [r3, #8]
 8005528:	60da      	str	r2, [r3, #12]
 800552a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800552c:	f107 0318 	add.w	r3, r7, #24
 8005530:	22c0      	movs	r2, #192	; 0xc0
 8005532:	2100      	movs	r1, #0
 8005534:	4618      	mov	r0, r3
 8005536:	f00f fac3 	bl	8014ac0 <memset>
  if(hadc->Instance==ADC1)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a5e      	ldr	r2, [pc, #376]	; (80056b8 <HAL_ADC_MspInit+0x1a4>)
 8005540:	4293      	cmp	r3, r2
 8005542:	f040 80b5 	bne.w	80056b0 <HAL_ADC_MspInit+0x19c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005546:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800554a:	f04f 0300 	mov.w	r3, #0
 800554e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8005552:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005556:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800555a:	f107 0318 	add.w	r3, r7, #24
 800555e:	4618      	mov	r0, r3
 8005560:	f008 f878 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d001      	beq.n	800556e <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 800556a:	f7fc f83d 	bl	80015e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800556e:	4b53      	ldr	r3, [pc, #332]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 8005570:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005574:	4a51      	ldr	r2, [pc, #324]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 8005576:	f043 0320 	orr.w	r3, r3, #32
 800557a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800557e:	4b4f      	ldr	r3, [pc, #316]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 8005580:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005584:	f003 0320 	and.w	r3, r3, #32
 8005588:	617b      	str	r3, [r7, #20]
 800558a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800558c:	4b4b      	ldr	r3, [pc, #300]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 800558e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005592:	4a4a      	ldr	r2, [pc, #296]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 8005594:	f043 0304 	orr.w	r3, r3, #4
 8005598:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800559c:	4b47      	ldr	r3, [pc, #284]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 800559e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055a2:	f003 0304 	and.w	r3, r3, #4
 80055a6:	613b      	str	r3, [r7, #16]
 80055a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055aa:	4b44      	ldr	r3, [pc, #272]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 80055ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055b0:	4a42      	ldr	r2, [pc, #264]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 80055b2:	f043 0301 	orr.w	r3, r3, #1
 80055b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80055ba:	4b40      	ldr	r3, [pc, #256]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 80055bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	60fb      	str	r3, [r7, #12]
 80055c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80055c8:	4b3c      	ldr	r3, [pc, #240]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 80055ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055ce:	4a3b      	ldr	r2, [pc, #236]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 80055d0:	f043 0302 	orr.w	r3, r3, #2
 80055d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80055d8:	4b38      	ldr	r3, [pc, #224]	; (80056bc <HAL_ADC_MspInit+0x1a8>)
 80055da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055de:	f003 0302 	and.w	r3, r3, #2
 80055e2:	60bb      	str	r3, [r7, #8]
 80055e4:	68bb      	ldr	r3, [r7, #8]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = F06_Pin|F07_Pin|F01_Pin|F04_Pin;
 80055e6:	2333      	movs	r3, #51	; 0x33
 80055e8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80055ec:	2303      	movs	r3, #3
 80055ee:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055f2:	2300      	movs	r3, #0
 80055f4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055f8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80055fc:	4619      	mov	r1, r3
 80055fe:	4830      	ldr	r0, [pc, #192]	; (80056c0 <HAL_ADC_MspInit+0x1ac>)
 8005600:	f005 ff48 	bl	800b494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = F03_Pin|F00_Pin;
 8005604:	2350      	movs	r3, #80	; 0x50
 8005606:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800560a:	2303      	movs	r3, #3
 800560c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005610:	2300      	movs	r3, #0
 8005612:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005616:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800561a:	4619      	mov	r1, r3
 800561c:	4829      	ldr	r0, [pc, #164]	; (80056c4 <HAL_ADC_MspInit+0x1b0>)
 800561e:	f005 ff39 	bl	800b494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = F05_Pin|F02_Pin;
 8005622:	2303      	movs	r3, #3
 8005624:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005628:	2303      	movs	r3, #3
 800562a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800562e:	2300      	movs	r3, #0
 8005630:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005634:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005638:	4619      	mov	r1, r3
 800563a:	4823      	ldr	r0, [pc, #140]	; (80056c8 <HAL_ADC_MspInit+0x1b4>)
 800563c:	f005 ff2a 	bl	800b494 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream4;
 8005640:	4b22      	ldr	r3, [pc, #136]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 8005642:	4a23      	ldr	r2, [pc, #140]	; (80056d0 <HAL_ADC_MspInit+0x1bc>)
 8005644:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8005646:	4b21      	ldr	r3, [pc, #132]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 8005648:	2209      	movs	r2, #9
 800564a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800564c:	4b1f      	ldr	r3, [pc, #124]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 800564e:	2200      	movs	r2, #0
 8005650:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005652:	4b1e      	ldr	r3, [pc, #120]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 8005654:	2200      	movs	r2, #0
 8005656:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005658:	4b1c      	ldr	r3, [pc, #112]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 800565a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800565e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005660:	4b1a      	ldr	r3, [pc, #104]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 8005662:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005666:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005668:	4b18      	ldr	r3, [pc, #96]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 800566a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800566e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005670:	4b16      	ldr	r3, [pc, #88]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 8005672:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005676:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005678:	4b14      	ldr	r3, [pc, #80]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 800567a:	2200      	movs	r2, #0
 800567c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800567e:	4b13      	ldr	r3, [pc, #76]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 8005680:	2200      	movs	r2, #0
 8005682:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005684:	4811      	ldr	r0, [pc, #68]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 8005686:	f003 f8c9 	bl	800881c <HAL_DMA_Init>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d001      	beq.n	8005694 <HAL_ADC_MspInit+0x180>
    {
      Error_Handler();
 8005690:	f7fb ffaa 	bl	80015e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a0d      	ldr	r2, [pc, #52]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 8005698:	64da      	str	r2, [r3, #76]	; 0x4c
 800569a:	4a0c      	ldr	r2, [pc, #48]	; (80056cc <HAL_ADC_MspInit+0x1b8>)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80056a0:	2200      	movs	r2, #0
 80056a2:	2100      	movs	r1, #0
 80056a4:	2012      	movs	r0, #18
 80056a6:	f003 f884 	bl	80087b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80056aa:	2012      	movs	r0, #18
 80056ac:	f003 f89b 	bl	80087e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80056b0:	bf00      	nop
 80056b2:	37f0      	adds	r7, #240	; 0xf0
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	40022000 	.word	0x40022000
 80056bc:	58024400 	.word	0x58024400
 80056c0:	58020800 	.word	0x58020800
 80056c4:	58020000 	.word	0x58020000
 80056c8:	58020400 	.word	0x58020400
 80056cc:	24000120 	.word	0x24000120
 80056d0:	40020070 	.word	0x40020070

080056d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b0ba      	sub	sp, #232	; 0xe8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056dc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80056e0:	2200      	movs	r2, #0
 80056e2:	601a      	str	r2, [r3, #0]
 80056e4:	605a      	str	r2, [r3, #4]
 80056e6:	609a      	str	r2, [r3, #8]
 80056e8:	60da      	str	r2, [r3, #12]
 80056ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80056ec:	f107 0310 	add.w	r3, r7, #16
 80056f0:	22c0      	movs	r2, #192	; 0xc0
 80056f2:	2100      	movs	r1, #0
 80056f4:	4618      	mov	r0, r3
 80056f6:	f00f f9e3 	bl	8014ac0 <memset>
  if(hi2c->Instance==I2C1)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a27      	ldr	r2, [pc, #156]	; (800579c <HAL_I2C_MspInit+0xc8>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d146      	bne.n	8005792 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005704:	f04f 0208 	mov.w	r2, #8
 8005708:	f04f 0300 	mov.w	r3, #0
 800570c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8005710:	2300      	movs	r3, #0
 8005712:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005716:	f107 0310 	add.w	r3, r7, #16
 800571a:	4618      	mov	r0, r3
 800571c:	f007 ff9a 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8005726:	f7fb ff5f 	bl	80015e8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800572a:	4b1d      	ldr	r3, [pc, #116]	; (80057a0 <HAL_I2C_MspInit+0xcc>)
 800572c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005730:	4a1b      	ldr	r2, [pc, #108]	; (80057a0 <HAL_I2C_MspInit+0xcc>)
 8005732:	f043 0302 	orr.w	r3, r3, #2
 8005736:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800573a:	4b19      	ldr	r3, [pc, #100]	; (80057a0 <HAL_I2C_MspInit+0xcc>)
 800573c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	60fb      	str	r3, [r7, #12]
 8005746:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005748:	f44f 7340 	mov.w	r3, #768	; 0x300
 800574c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005750:	2312      	movs	r3, #18
 8005752:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005756:	2300      	movs	r3, #0
 8005758:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800575c:	2300      	movs	r3, #0
 800575e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005762:	2304      	movs	r3, #4
 8005764:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005768:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800576c:	4619      	mov	r1, r3
 800576e:	480d      	ldr	r0, [pc, #52]	; (80057a4 <HAL_I2C_MspInit+0xd0>)
 8005770:	f005 fe90 	bl	800b494 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005774:	4b0a      	ldr	r3, [pc, #40]	; (80057a0 <HAL_I2C_MspInit+0xcc>)
 8005776:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800577a:	4a09      	ldr	r2, [pc, #36]	; (80057a0 <HAL_I2C_MspInit+0xcc>)
 800577c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005780:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005784:	4b06      	ldr	r3, [pc, #24]	; (80057a0 <HAL_I2C_MspInit+0xcc>)
 8005786:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800578a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800578e:	60bb      	str	r3, [r7, #8]
 8005790:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005792:	bf00      	nop
 8005794:	37e8      	adds	r7, #232	; 0xe8
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	40005400 	.word	0x40005400
 80057a0:	58024400 	.word	0x58024400
 80057a4:	58020400 	.word	0x58020400

080057a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b0c4      	sub	sp, #272	; 0x110
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80057b2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80057b6:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057b8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80057bc:	2200      	movs	r2, #0
 80057be:	601a      	str	r2, [r3, #0]
 80057c0:	605a      	str	r2, [r3, #4]
 80057c2:	609a      	str	r2, [r3, #8]
 80057c4:	60da      	str	r2, [r3, #12]
 80057c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80057c8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80057cc:	22c0      	movs	r2, #192	; 0xc0
 80057ce:	2100      	movs	r1, #0
 80057d0:	4618      	mov	r0, r3
 80057d2:	f00f f975 	bl	8014ac0 <memset>
  if(huart->Instance==LPUART1)
 80057d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80057da:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4aa6      	ldr	r2, [pc, #664]	; (8005a7c <HAL_UART_MspInit+0x2d4>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	f040 8084 	bne.w	80058f2 <HAL_UART_MspInit+0x14a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80057ea:	f04f 0204 	mov.w	r2, #4
 80057ee:	f04f 0300 	mov.w	r3, #0
 80057f2:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_D3PCLK1;
 80057f6:	2300      	movs	r3, #0
 80057f8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80057fc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005800:	4618      	mov	r0, r3
 8005802:	f007 ff27 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d001      	beq.n	8005810 <HAL_UART_MspInit+0x68>
    {
      Error_Handler();
 800580c:	f7fb feec 	bl	80015e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005810:	4b9b      	ldr	r3, [pc, #620]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 8005812:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005816:	4a9a      	ldr	r2, [pc, #616]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 8005818:	f043 0308 	orr.w	r3, r3, #8
 800581c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005820:	4b97      	ldr	r3, [pc, #604]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 8005822:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005826:	f003 0308 	and.w	r3, r3, #8
 800582a:	637b      	str	r3, [r7, #52]	; 0x34
 800582c:	6b7b      	ldr	r3, [r7, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800582e:	4b94      	ldr	r3, [pc, #592]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 8005830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005834:	4a92      	ldr	r2, [pc, #584]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 8005836:	f043 0301 	orr.w	r3, r3, #1
 800583a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800583e:	4b90      	ldr	r3, [pc, #576]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 8005840:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005844:	f003 0301 	and.w	r3, r3, #1
 8005848:	633b      	str	r3, [r7, #48]	; 0x30
 800584a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    /**LPUART1 GPIO Configuration
    PA9     ------> LPUART1_TX
    PA10     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800584c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005850:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005854:	2302      	movs	r3, #2
 8005856:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800585a:	2300      	movs	r3, #0
 800585c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005860:	2300      	movs	r3, #0
 8005862:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF3_LPUART;
 8005866:	2303      	movs	r3, #3
 8005868:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800586c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005870:	4619      	mov	r1, r3
 8005872:	4884      	ldr	r0, [pc, #528]	; (8005a84 <HAL_UART_MspInit+0x2dc>)
 8005874:	f005 fe0e 	bl	800b494 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = BDMA_Channel0;
 8005878:	4b83      	ldr	r3, [pc, #524]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 800587a:	4a84      	ldr	r2, [pc, #528]	; (8005a8c <HAL_UART_MspInit+0x2e4>)
 800587c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = BDMA_REQUEST_LPUART1_RX;
 800587e:	4b82      	ldr	r3, [pc, #520]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 8005880:	2209      	movs	r2, #9
 8005882:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005884:	4b80      	ldr	r3, [pc, #512]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 8005886:	2200      	movs	r2, #0
 8005888:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800588a:	4b7f      	ldr	r3, [pc, #508]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 800588c:	2200      	movs	r2, #0
 800588e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005890:	4b7d      	ldr	r3, [pc, #500]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 8005892:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005896:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005898:	4b7b      	ldr	r3, [pc, #492]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 800589a:	2200      	movs	r2, #0
 800589c:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800589e:	4b7a      	ldr	r3, [pc, #488]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 80058a0:	2200      	movs	r2, #0
 80058a2:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 80058a4:	4b78      	ldr	r3, [pc, #480]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 80058a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80058aa:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80058ac:	4b76      	ldr	r3, [pc, #472]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80058b2:	4875      	ldr	r0, [pc, #468]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 80058b4:	f002 ffb2 	bl	800881c <HAL_DMA_Init>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d001      	beq.n	80058c2 <HAL_UART_MspInit+0x11a>
    {
      Error_Handler();
 80058be:	f7fb fe93 	bl	80015e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 80058c2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80058c6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a6e      	ldr	r2, [pc, #440]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 80058ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80058d2:	4a6d      	ldr	r2, [pc, #436]	; (8005a88 <HAL_UART_MspInit+0x2e0>)
 80058d4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80058d8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	6393      	str	r3, [r2, #56]	; 0x38

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80058e0:	2200      	movs	r2, #0
 80058e2:	2100      	movs	r1, #0
 80058e4:	208e      	movs	r0, #142	; 0x8e
 80058e6:	f002 ff64 	bl	80087b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80058ea:	208e      	movs	r0, #142	; 0x8e
 80058ec:	f002 ff7b 	bl	80087e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80058f0:	e294      	b.n	8005e1c <HAL_UART_MspInit+0x674>
  else if(huart->Instance==UART4)
 80058f2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80058f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a64      	ldr	r2, [pc, #400]	; (8005a90 <HAL_UART_MspInit+0x2e8>)
 8005900:	4293      	cmp	r3, r2
 8005902:	f040 80d1 	bne.w	8005aa8 <HAL_UART_MspInit+0x300>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005906:	f04f 0202 	mov.w	r2, #2
 800590a:	f04f 0300 	mov.w	r3, #0
 800590e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005912:	2300      	movs	r3, #0
 8005914:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005918:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800591c:	4618      	mov	r0, r3
 800591e:	f007 fe99 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d001      	beq.n	800592c <HAL_UART_MspInit+0x184>
      Error_Handler();
 8005928:	f7fb fe5e 	bl	80015e8 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 800592c:	4b54      	ldr	r3, [pc, #336]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 800592e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005932:	4a53      	ldr	r2, [pc, #332]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 8005934:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005938:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800593c:	4b50      	ldr	r3, [pc, #320]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 800593e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005942:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005946:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800594a:	4b4d      	ldr	r3, [pc, #308]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 800594c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005950:	4a4b      	ldr	r2, [pc, #300]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 8005952:	f043 0308 	orr.w	r3, r3, #8
 8005956:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800595a:	4b49      	ldr	r3, [pc, #292]	; (8005a80 <HAL_UART_MspInit+0x2d8>)
 800595c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005960:	f003 0308 	and.w	r3, r3, #8
 8005964:	62bb      	str	r3, [r7, #40]	; 0x28
 8005966:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005968:	2303      	movs	r3, #3
 800596a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800596e:	2302      	movs	r3, #2
 8005970:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005974:	2300      	movs	r3, #0
 8005976:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800597a:	2300      	movs	r3, #0
 800597c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005980:	2308      	movs	r3, #8
 8005982:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005986:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800598a:	4619      	mov	r1, r3
 800598c:	4841      	ldr	r0, [pc, #260]	; (8005a94 <HAL_UART_MspInit+0x2ec>)
 800598e:	f005 fd81 	bl	800b494 <HAL_GPIO_Init>
    hdma_uart4_rx.Instance = DMA1_Stream0;
 8005992:	4b41      	ldr	r3, [pc, #260]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 8005994:	4a41      	ldr	r2, [pc, #260]	; (8005a9c <HAL_UART_MspInit+0x2f4>)
 8005996:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8005998:	4b3f      	ldr	r3, [pc, #252]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 800599a:	223f      	movs	r2, #63	; 0x3f
 800599c:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800599e:	4b3e      	ldr	r3, [pc, #248]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059a4:	4b3c      	ldr	r3, [pc, #240]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059a6:	2200      	movs	r2, #0
 80059a8:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80059aa:	4b3b      	ldr	r3, [pc, #236]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80059b0:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80059b2:	4b39      	ldr	r3, [pc, #228]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80059b8:	4b37      	ldr	r3, [pc, #220]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80059be:	4b36      	ldr	r3, [pc, #216]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80059c4:	4b34      	ldr	r3, [pc, #208]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80059ca:	4b33      	ldr	r3, [pc, #204]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80059d0:	4831      	ldr	r0, [pc, #196]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059d2:	f002 ff23 	bl	800881c <HAL_DMA_Init>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d001      	beq.n	80059e0 <HAL_UART_MspInit+0x238>
      Error_Handler();
 80059dc:	f7fb fe04 	bl	80015e8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80059e0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80059e4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a2b      	ldr	r2, [pc, #172]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80059f0:	4a29      	ldr	r2, [pc, #164]	; (8005a98 <HAL_UART_MspInit+0x2f0>)
 80059f2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80059f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart4_tx.Instance = DMA1_Stream1;
 80059fe:	4b28      	ldr	r3, [pc, #160]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a00:	4a28      	ldr	r2, [pc, #160]	; (8005aa4 <HAL_UART_MspInit+0x2fc>)
 8005a02:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8005a04:	4b26      	ldr	r3, [pc, #152]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a06:	2240      	movs	r2, #64	; 0x40
 8005a08:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005a0a:	4b25      	ldr	r3, [pc, #148]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a0c:	2240      	movs	r2, #64	; 0x40
 8005a0e:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a10:	4b23      	ldr	r3, [pc, #140]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005a16:	4b22      	ldr	r3, [pc, #136]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a1c:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005a1e:	4b20      	ldr	r3, [pc, #128]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a20:	2200      	movs	r2, #0
 8005a22:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005a24:	4b1e      	ldr	r3, [pc, #120]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8005a2a:	4b1d      	ldr	r3, [pc, #116]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005a30:	4b1b      	ldr	r3, [pc, #108]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005a36:	4b1a      	ldr	r3, [pc, #104]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8005a3c:	4818      	ldr	r0, [pc, #96]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a3e:	f002 feed 	bl	800881c <HAL_DMA_Init>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d001      	beq.n	8005a4c <HAL_UART_MspInit+0x2a4>
      Error_Handler();
 8005a48:	f7fb fdce 	bl	80015e8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8005a4c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005a50:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a12      	ldr	r2, [pc, #72]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a58:	67da      	str	r2, [r3, #124]	; 0x7c
 8005a5a:	4a11      	ldr	r2, [pc, #68]	; (8005aa0 <HAL_UART_MspInit+0x2f8>)
 8005a5c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005a60:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8005a68:	2200      	movs	r2, #0
 8005a6a:	2100      	movs	r1, #0
 8005a6c:	2034      	movs	r0, #52	; 0x34
 8005a6e:	f002 fea0 	bl	80087b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8005a72:	2034      	movs	r0, #52	; 0x34
 8005a74:	f002 feb7 	bl	80087e6 <HAL_NVIC_EnableIRQ>
}
 8005a78:	e1d0      	b.n	8005e1c <HAL_UART_MspInit+0x674>
 8005a7a:	bf00      	nop
 8005a7c:	58000c00 	.word	0x58000c00
 8005a80:	58024400 	.word	0x58024400
 8005a84:	58020000 	.word	0x58020000
 8005a88:	240004d0 	.word	0x240004d0
 8005a8c:	58025408 	.word	0x58025408
 8005a90:	40004c00 	.word	0x40004c00
 8005a94:	58020c00 	.word	0x58020c00
 8005a98:	24000548 	.word	0x24000548
 8005a9c:	40020010 	.word	0x40020010
 8005aa0:	240005c0 	.word	0x240005c0
 8005aa4:	40020028 	.word	0x40020028
  else if(huart->Instance==UART5)
 8005aa8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005aac:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a9f      	ldr	r2, [pc, #636]	; (8005d34 <HAL_UART_MspInit+0x58c>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	f040 8087 	bne.w	8005bca <HAL_UART_MspInit+0x422>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8005abc:	f04f 0202 	mov.w	r2, #2
 8005ac0:	f04f 0300 	mov.w	r3, #0
 8005ac4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005ace:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f007 fdbe 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d001      	beq.n	8005ae2 <HAL_UART_MspInit+0x33a>
      Error_Handler();
 8005ade:	f7fb fd83 	bl	80015e8 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8005ae2:	4b95      	ldr	r3, [pc, #596]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005ae4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005ae8:	4a93      	ldr	r2, [pc, #588]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005aea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005aee:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005af2:	4b91      	ldr	r3, [pc, #580]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005af4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005af8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005afc:	627b      	str	r3, [r7, #36]	; 0x24
 8005afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b00:	4b8d      	ldr	r3, [pc, #564]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005b02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b06:	4a8c      	ldr	r2, [pc, #560]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005b08:	f043 0302 	orr.w	r3, r3, #2
 8005b0c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005b10:	4b89      	ldr	r3, [pc, #548]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005b12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	623b      	str	r3, [r7, #32]
 8005b1c:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8005b1e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005b22:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b26:	2302      	movs	r3, #2
 8005b28:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b32:	2300      	movs	r3, #0
 8005b34:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8005b38:	230e      	movs	r3, #14
 8005b3a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b3e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005b42:	4619      	mov	r1, r3
 8005b44:	487d      	ldr	r0, [pc, #500]	; (8005d3c <HAL_UART_MspInit+0x594>)
 8005b46:	f005 fca5 	bl	800b494 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream2;
 8005b4a:	4b7d      	ldr	r3, [pc, #500]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b4c:	4a7d      	ldr	r2, [pc, #500]	; (8005d44 <HAL_UART_MspInit+0x59c>)
 8005b4e:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_UART5_RX;
 8005b50:	4b7b      	ldr	r3, [pc, #492]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b52:	2241      	movs	r2, #65	; 0x41
 8005b54:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b56:	4b7a      	ldr	r3, [pc, #488]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b58:	2200      	movs	r2, #0
 8005b5a:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b5c:	4b78      	ldr	r3, [pc, #480]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b5e:	2200      	movs	r2, #0
 8005b60:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b62:	4b77      	ldr	r3, [pc, #476]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b68:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b6a:	4b75      	ldr	r3, [pc, #468]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b70:	4b73      	ldr	r3, [pc, #460]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b72:	2200      	movs	r2, #0
 8005b74:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8005b76:	4b72      	ldr	r3, [pc, #456]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b7c:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005b7e:	4b70      	ldr	r3, [pc, #448]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b84:	4b6e      	ldr	r3, [pc, #440]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b86:	2200      	movs	r2, #0
 8005b88:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8005b8a:	486d      	ldr	r0, [pc, #436]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005b8c:	f002 fe46 	bl	800881c <HAL_DMA_Init>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <HAL_UART_MspInit+0x3f2>
      Error_Handler();
 8005b96:	f7fb fd27 	bl	80015e8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8005b9a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005b9e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a66      	ldr	r2, [pc, #408]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005ba6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8005baa:	4a65      	ldr	r2, [pc, #404]	; (8005d40 <HAL_UART_MspInit+0x598>)
 8005bac:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005bb0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2100      	movs	r1, #0
 8005bbc:	2035      	movs	r0, #53	; 0x35
 8005bbe:	f002 fdf8 	bl	80087b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8005bc2:	2035      	movs	r0, #53	; 0x35
 8005bc4:	f002 fe0f 	bl	80087e6 <HAL_NVIC_EnableIRQ>
}
 8005bc8:	e128      	b.n	8005e1c <HAL_UART_MspInit+0x674>
  else if(huart->Instance==UART7)
 8005bca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005bce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a5c      	ldr	r2, [pc, #368]	; (8005d48 <HAL_UART_MspInit+0x5a0>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	f040 80bf 	bne.w	8005d5c <HAL_UART_MspInit+0x5b4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8005bde:	f04f 0202 	mov.w	r2, #2
 8005be2:	f04f 0300 	mov.w	r3, #0
 8005be6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005bea:	2300      	movs	r3, #0
 8005bec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005bf0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f007 fd2d 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d001      	beq.n	8005c04 <HAL_UART_MspInit+0x45c>
      Error_Handler();
 8005c00:	f7fb fcf2 	bl	80015e8 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 8005c04:	4b4c      	ldr	r3, [pc, #304]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005c06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005c0a:	4a4b      	ldr	r2, [pc, #300]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005c0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c10:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005c14:	4b48      	ldr	r3, [pc, #288]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005c16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005c1a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005c1e:	61fb      	str	r3, [r7, #28]
 8005c20:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005c22:	4b45      	ldr	r3, [pc, #276]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005c24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c28:	4a43      	ldr	r2, [pc, #268]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005c2a:	f043 0310 	orr.w	r3, r3, #16
 8005c2e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005c32:	4b41      	ldr	r3, [pc, #260]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005c34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c38:	f003 0310 	and.w	r3, r3, #16
 8005c3c:	61bb      	str	r3, [r7, #24]
 8005c3e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c40:	4b3d      	ldr	r3, [pc, #244]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005c42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c46:	4a3c      	ldr	r2, [pc, #240]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005c48:	f043 0301 	orr.w	r3, r3, #1
 8005c4c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005c50:	4b39      	ldr	r3, [pc, #228]	; (8005d38 <HAL_UART_MspInit+0x590>)
 8005c52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	617b      	str	r3, [r7, #20]
 8005c5c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005c5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c62:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c66:	2302      	movs	r3, #2
 8005c68:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c72:	2300      	movs	r3, #0
 8005c74:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8005c78:	2307      	movs	r3, #7
 8005c7a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005c7e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005c82:	4619      	mov	r1, r3
 8005c84:	4831      	ldr	r0, [pc, #196]	; (8005d4c <HAL_UART_MspInit+0x5a4>)
 8005c86:	f005 fc05 	bl	800b494 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005c8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c8e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c92:	2302      	movs	r3, #2
 8005c94:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF11_UART7;
 8005ca4:	230b      	movs	r3, #11
 8005ca6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005caa:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005cae:	4619      	mov	r1, r3
 8005cb0:	4827      	ldr	r0, [pc, #156]	; (8005d50 <HAL_UART_MspInit+0x5a8>)
 8005cb2:	f005 fbef 	bl	800b494 <HAL_GPIO_Init>
    hdma_uart7_rx.Instance = DMA1_Stream3;
 8005cb6:	4b27      	ldr	r3, [pc, #156]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005cb8:	4a27      	ldr	r2, [pc, #156]	; (8005d58 <HAL_UART_MspInit+0x5b0>)
 8005cba:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
 8005cbc:	4b25      	ldr	r3, [pc, #148]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005cbe:	224f      	movs	r2, #79	; 0x4f
 8005cc0:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005cc2:	4b24      	ldr	r3, [pc, #144]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005cc8:	4b22      	ldr	r3, [pc, #136]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005cca:	2200      	movs	r2, #0
 8005ccc:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005cce:	4b21      	ldr	r3, [pc, #132]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005cd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005cd4:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005cd6:	4b1f      	ldr	r3, [pc, #124]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005cdc:	4b1d      	ldr	r3, [pc, #116]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005cde:	2200      	movs	r2, #0
 8005ce0:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_NORMAL;
 8005ce2:	4b1c      	ldr	r3, [pc, #112]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005ce8:	4b1a      	ldr	r3, [pc, #104]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005cea:	2200      	movs	r2, #0
 8005cec:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005cee:	4b19      	ldr	r3, [pc, #100]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 8005cf4:	4817      	ldr	r0, [pc, #92]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005cf6:	f002 fd91 	bl	800881c <HAL_DMA_Init>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d001      	beq.n	8005d04 <HAL_UART_MspInit+0x55c>
      Error_Handler();
 8005d00:	f7fb fc72 	bl	80015e8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart7_rx);
 8005d04:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005d08:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a11      	ldr	r2, [pc, #68]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005d10:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8005d14:	4a0f      	ldr	r2, [pc, #60]	; (8005d54 <HAL_UART_MspInit+0x5ac>)
 8005d16:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005d1a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8005d22:	2200      	movs	r2, #0
 8005d24:	2100      	movs	r1, #0
 8005d26:	2052      	movs	r0, #82	; 0x52
 8005d28:	f002 fd43 	bl	80087b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8005d2c:	2052      	movs	r0, #82	; 0x52
 8005d2e:	f002 fd5a 	bl	80087e6 <HAL_NVIC_EnableIRQ>
}
 8005d32:	e073      	b.n	8005e1c <HAL_UART_MspInit+0x674>
 8005d34:	40005000 	.word	0x40005000
 8005d38:	58024400 	.word	0x58024400
 8005d3c:	58020400 	.word	0x58020400
 8005d40:	24000638 	.word	0x24000638
 8005d44:	40020040 	.word	0x40020040
 8005d48:	40007800 	.word	0x40007800
 8005d4c:	58021000 	.word	0x58021000
 8005d50:	58020000 	.word	0x58020000
 8005d54:	240006b0 	.word	0x240006b0
 8005d58:	40020058 	.word	0x40020058
  else if(huart->Instance==USART3)
 8005d5c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005d60:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a2f      	ldr	r2, [pc, #188]	; (8005e28 <HAL_UART_MspInit+0x680>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d156      	bne.n	8005e1c <HAL_UART_MspInit+0x674>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005d6e:	f04f 0202 	mov.w	r2, #2
 8005d72:	f04f 0300 	mov.w	r3, #0
 8005d76:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005d80:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005d84:	4618      	mov	r0, r3
 8005d86:	f007 fc65 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <HAL_UART_MspInit+0x5ec>
      Error_Handler();
 8005d90:	f7fb fc2a 	bl	80015e8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005d94:	4b25      	ldr	r3, [pc, #148]	; (8005e2c <HAL_UART_MspInit+0x684>)
 8005d96:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005d9a:	4a24      	ldr	r2, [pc, #144]	; (8005e2c <HAL_UART_MspInit+0x684>)
 8005d9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005da0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8005da4:	4b21      	ldr	r3, [pc, #132]	; (8005e2c <HAL_UART_MspInit+0x684>)
 8005da6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005daa:	f403 2280 	and.w	r2, r3, #262144	; 0x40000
 8005dae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005db2:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005db6:	601a      	str	r2, [r3, #0]
 8005db8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005dbc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005dc0:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005dc2:	4b1a      	ldr	r3, [pc, #104]	; (8005e2c <HAL_UART_MspInit+0x684>)
 8005dc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005dc8:	4a18      	ldr	r2, [pc, #96]	; (8005e2c <HAL_UART_MspInit+0x684>)
 8005dca:	f043 0302 	orr.w	r3, r3, #2
 8005dce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005dd2:	4b16      	ldr	r3, [pc, #88]	; (8005e2c <HAL_UART_MspInit+0x684>)
 8005dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005dd8:	f003 0202 	and.w	r2, r3, #2
 8005ddc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005de0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005de4:	601a      	str	r2, [r3, #0]
 8005de6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8005dea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005dee:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005df0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005df4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005df8:	2302      	movs	r3, #2
 8005dfa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e04:	2300      	movs	r3, #0
 8005e06:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005e0a:	2307      	movs	r3, #7
 8005e0c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e10:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005e14:	4619      	mov	r1, r3
 8005e16:	4806      	ldr	r0, [pc, #24]	; (8005e30 <HAL_UART_MspInit+0x688>)
 8005e18:	f005 fb3c 	bl	800b494 <HAL_GPIO_Init>
}
 8005e1c:	bf00      	nop
 8005e1e:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	40004800 	.word	0x40004800
 8005e2c:	58024400 	.word	0x58024400
 8005e30:	58020400 	.word	0x58020400

08005e34 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b0bc      	sub	sp, #240	; 0xf0
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e3c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005e40:	2200      	movs	r2, #0
 8005e42:	601a      	str	r2, [r3, #0]
 8005e44:	605a      	str	r2, [r3, #4]
 8005e46:	609a      	str	r2, [r3, #8]
 8005e48:	60da      	str	r2, [r3, #12]
 8005e4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005e4c:	f107 0318 	add.w	r3, r7, #24
 8005e50:	22c0      	movs	r2, #192	; 0xc0
 8005e52:	2100      	movs	r1, #0
 8005e54:	4618      	mov	r0, r3
 8005e56:	f00e fe33 	bl	8014ac0 <memset>
  if(hqspi->Instance==QUADSPI)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a55      	ldr	r2, [pc, #340]	; (8005fb4 <HAL_QSPI_MspInit+0x180>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	f040 80a3 	bne.w	8005fac <HAL_QSPI_MspInit+0x178>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8005e66:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e6a:	f04f 0300 	mov.w	r3, #0
 8005e6e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8005e72:	2300      	movs	r3, #0
 8005e74:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005e76:	f107 0318 	add.w	r3, r7, #24
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f007 fbea 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 8005e80:	4603      	mov	r3, r0
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d001      	beq.n	8005e8a <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8005e86:	f7fb fbaf 	bl	80015e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8005e8a:	4b4b      	ldr	r3, [pc, #300]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005e8c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005e90:	4a49      	ldr	r2, [pc, #292]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005e92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e96:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8005e9a:	4b47      	ldr	r3, [pc, #284]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005e9c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005ea0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ea4:	617b      	str	r3, [r7, #20]
 8005ea6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005ea8:	4b43      	ldr	r3, [pc, #268]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005eaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005eae:	4a42      	ldr	r2, [pc, #264]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005eb0:	f043 0310 	orr.w	r3, r3, #16
 8005eb4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005eb8:	4b3f      	ldr	r3, [pc, #252]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005eba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005ebe:	f003 0310 	and.w	r3, r3, #16
 8005ec2:	613b      	str	r3, [r7, #16]
 8005ec4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ec6:	4b3c      	ldr	r3, [pc, #240]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005ecc:	4a3a      	ldr	r2, [pc, #232]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005ece:	f043 0302 	orr.w	r3, r3, #2
 8005ed2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005ed6:	4b38      	ldr	r3, [pc, #224]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005ed8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005edc:	f003 0302 	and.w	r3, r3, #2
 8005ee0:	60fb      	str	r3, [r7, #12]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ee4:	4b34      	ldr	r3, [pc, #208]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005eea:	4a33      	ldr	r2, [pc, #204]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005eec:	f043 0308 	orr.w	r3, r3, #8
 8005ef0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005ef4:	4b30      	ldr	r3, [pc, #192]	; (8005fb8 <HAL_QSPI_MspInit+0x184>)
 8005ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005efa:	f003 0308 	and.w	r3, r3, #8
 8005efe:	60bb      	str	r3, [r7, #8]
 8005f00:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005f02:	2304      	movs	r3, #4
 8005f04:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f08:	2302      	movs	r3, #2
 8005f0a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f14:	2300      	movs	r3, #0
 8005f16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8005f1a:	2309      	movs	r3, #9
 8005f1c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005f20:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005f24:	4619      	mov	r1, r3
 8005f26:	4825      	ldr	r0, [pc, #148]	; (8005fbc <HAL_QSPI_MspInit+0x188>)
 8005f28:	f005 fab4 	bl	800b494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005f2c:	2304      	movs	r3, #4
 8005f2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f32:	2302      	movs	r3, #2
 8005f34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8005f44:	2309      	movs	r3, #9
 8005f46:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f4a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005f4e:	4619      	mov	r1, r3
 8005f50:	481b      	ldr	r0, [pc, #108]	; (8005fc0 <HAL_QSPI_MspInit+0x18c>)
 8005f52:	f005 fa9f 	bl	800b494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8005f56:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8005f5a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f5e:	2302      	movs	r3, #2
 8005f60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f64:	2300      	movs	r3, #0
 8005f66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8005f70:	2309      	movs	r3, #9
 8005f72:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005f76:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	4811      	ldr	r0, [pc, #68]	; (8005fc4 <HAL_QSPI_MspInit+0x190>)
 8005f7e:	f005 fa89 	bl	800b494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005f82:	2340      	movs	r3, #64	; 0x40
 8005f84:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f88:	2302      	movs	r3, #2
 8005f8a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f94:	2300      	movs	r3, #0
 8005f96:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8005f9a:	230a      	movs	r3, #10
 8005f9c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fa0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	4806      	ldr	r0, [pc, #24]	; (8005fc0 <HAL_QSPI_MspInit+0x18c>)
 8005fa8:	f005 fa74 	bl	800b494 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8005fac:	bf00      	nop
 8005fae:	37f0      	adds	r7, #240	; 0xf0
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	52005000 	.word	0x52005000
 8005fb8:	58024400 	.word	0x58024400
 8005fbc:	58021000 	.word	0x58021000
 8005fc0:	58020400 	.word	0x58020400
 8005fc4:	58020c00 	.word	0x58020c00

08005fc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b0bc      	sub	sp, #240	; 0xf0
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fd0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	601a      	str	r2, [r3, #0]
 8005fd8:	605a      	str	r2, [r3, #4]
 8005fda:	609a      	str	r2, [r3, #8]
 8005fdc:	60da      	str	r2, [r3, #12]
 8005fde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005fe0:	f107 0318 	add.w	r3, r7, #24
 8005fe4:	22c0      	movs	r2, #192	; 0xc0
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f00e fd69 	bl	8014ac0 <memset>
  if(hspi->Instance==SPI1)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a38      	ldr	r2, [pc, #224]	; (80060d4 <HAL_SPI_MspInit+0x10c>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d168      	bne.n	80060ca <HAL_SPI_MspInit+0x102>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8005ff8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005ffc:	f04f 0300 	mov.w	r3, #0
 8006000:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8006004:	2300      	movs	r3, #0
 8006006:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006008:	f107 0318 	add.w	r3, r7, #24
 800600c:	4618      	mov	r0, r3
 800600e:	f007 fb21 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d001      	beq.n	800601c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8006018:	f7fb fae6 	bl	80015e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800601c:	4b2e      	ldr	r3, [pc, #184]	; (80060d8 <HAL_SPI_MspInit+0x110>)
 800601e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006022:	4a2d      	ldr	r2, [pc, #180]	; (80060d8 <HAL_SPI_MspInit+0x110>)
 8006024:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006028:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800602c:	4b2a      	ldr	r3, [pc, #168]	; (80060d8 <HAL_SPI_MspInit+0x110>)
 800602e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006032:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006036:	617b      	str	r3, [r7, #20]
 8006038:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800603a:	4b27      	ldr	r3, [pc, #156]	; (80060d8 <HAL_SPI_MspInit+0x110>)
 800603c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006040:	4a25      	ldr	r2, [pc, #148]	; (80060d8 <HAL_SPI_MspInit+0x110>)
 8006042:	f043 0308 	orr.w	r3, r3, #8
 8006046:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800604a:	4b23      	ldr	r3, [pc, #140]	; (80060d8 <HAL_SPI_MspInit+0x110>)
 800604c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006050:	f003 0308 	and.w	r3, r3, #8
 8006054:	613b      	str	r3, [r7, #16]
 8006056:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006058:	4b1f      	ldr	r3, [pc, #124]	; (80060d8 <HAL_SPI_MspInit+0x110>)
 800605a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800605e:	4a1e      	ldr	r2, [pc, #120]	; (80060d8 <HAL_SPI_MspInit+0x110>)
 8006060:	f043 0302 	orr.w	r3, r3, #2
 8006064:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006068:	4b1b      	ldr	r3, [pc, #108]	; (80060d8 <HAL_SPI_MspInit+0x110>)
 800606a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800606e:	f003 0302 	and.w	r3, r3, #2
 8006072:	60fb      	str	r3, [r7, #12]
 8006074:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006076:	2380      	movs	r3, #128	; 0x80
 8006078:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800607c:	2302      	movs	r3, #2
 800607e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006082:	2300      	movs	r3, #0
 8006084:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006088:	2300      	movs	r3, #0
 800608a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800608e:	2305      	movs	r3, #5
 8006090:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006094:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8006098:	4619      	mov	r1, r3
 800609a:	4810      	ldr	r0, [pc, #64]	; (80060dc <HAL_SPI_MspInit+0x114>)
 800609c:	f005 f9fa 	bl	800b494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80060a0:	2318      	movs	r3, #24
 80060a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060a6:	2302      	movs	r3, #2
 80060a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060ac:	2300      	movs	r3, #0
 80060ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060b2:	2300      	movs	r3, #0
 80060b4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80060b8:	2305      	movs	r3, #5
 80060ba:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060be:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80060c2:	4619      	mov	r1, r3
 80060c4:	4806      	ldr	r0, [pc, #24]	; (80060e0 <HAL_SPI_MspInit+0x118>)
 80060c6:	f005 f9e5 	bl	800b494 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80060ca:	bf00      	nop
 80060cc:	37f0      	adds	r7, #240	; 0xf0
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	40013000 	.word	0x40013000
 80060d8:	58024400 	.word	0x58024400
 80060dc:	58020c00 	.word	0x58020c00
 80060e0:	58020400 	.word	0x58020400

080060e4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b085      	sub	sp, #20
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060f4:	d10f      	bne.n	8006116 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80060f6:	4b15      	ldr	r3, [pc, #84]	; (800614c <HAL_TIM_PWM_MspInit+0x68>)
 80060f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80060fc:	4a13      	ldr	r2, [pc, #76]	; (800614c <HAL_TIM_PWM_MspInit+0x68>)
 80060fe:	f043 0301 	orr.w	r3, r3, #1
 8006102:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8006106:	4b11      	ldr	r3, [pc, #68]	; (800614c <HAL_TIM_PWM_MspInit+0x68>)
 8006108:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800610c:	f003 0301 	and.w	r3, r3, #1
 8006110:	60fb      	str	r3, [r7, #12]
 8006112:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8006114:	e013      	b.n	800613e <HAL_TIM_PWM_MspInit+0x5a>
  else if(htim_pwm->Instance==TIM3)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a0d      	ldr	r2, [pc, #52]	; (8006150 <HAL_TIM_PWM_MspInit+0x6c>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d10e      	bne.n	800613e <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006120:	4b0a      	ldr	r3, [pc, #40]	; (800614c <HAL_TIM_PWM_MspInit+0x68>)
 8006122:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006126:	4a09      	ldr	r2, [pc, #36]	; (800614c <HAL_TIM_PWM_MspInit+0x68>)
 8006128:	f043 0302 	orr.w	r3, r3, #2
 800612c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8006130:	4b06      	ldr	r3, [pc, #24]	; (800614c <HAL_TIM_PWM_MspInit+0x68>)
 8006132:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006136:	f003 0302 	and.w	r3, r3, #2
 800613a:	60bb      	str	r3, [r7, #8]
 800613c:	68bb      	ldr	r3, [r7, #8]
}
 800613e:	bf00      	nop
 8006140:	3714      	adds	r7, #20
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	58024400 	.word	0x58024400
 8006150:	40000400 	.word	0x40000400

08006154 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b08c      	sub	sp, #48	; 0x30
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800615c:	f107 031c 	add.w	r3, r7, #28
 8006160:	2200      	movs	r2, #0
 8006162:	601a      	str	r2, [r3, #0]
 8006164:	605a      	str	r2, [r3, #4]
 8006166:	609a      	str	r2, [r3, #8]
 8006168:	60da      	str	r2, [r3, #12]
 800616a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM5)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a34      	ldr	r2, [pc, #208]	; (8006244 <HAL_TIM_IC_MspInit+0xf0>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d12e      	bne.n	80061d4 <HAL_TIM_IC_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8006176:	4b34      	ldr	r3, [pc, #208]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 8006178:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800617c:	4a32      	ldr	r2, [pc, #200]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 800617e:	f043 0308 	orr.w	r3, r3, #8
 8006182:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8006186:	4b30      	ldr	r3, [pc, #192]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 8006188:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800618c:	f003 0308 	and.w	r3, r3, #8
 8006190:	61bb      	str	r3, [r7, #24]
 8006192:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006194:	4b2c      	ldr	r3, [pc, #176]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 8006196:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800619a:	4a2b      	ldr	r2, [pc, #172]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 800619c:	f043 0301 	orr.w	r3, r3, #1
 80061a0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80061a4:	4b28      	ldr	r3, [pc, #160]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 80061a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80061aa:	f003 0301 	and.w	r3, r3, #1
 80061ae:	617b      	str	r3, [r7, #20]
 80061b0:	697b      	ldr	r3, [r7, #20]
    /**TIM5 GPIO Configuration
    PA0     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = Servo_Input_Pin;
 80061b2:	2301      	movs	r3, #1
 80061b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061b6:	2302      	movs	r3, #2
 80061b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061ba:	2300      	movs	r3, #0
 80061bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061be:	2300      	movs	r3, #0
 80061c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80061c2:	2302      	movs	r3, #2
 80061c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Servo_Input_GPIO_Port, &GPIO_InitStruct);
 80061c6:	f107 031c 	add.w	r3, r7, #28
 80061ca:	4619      	mov	r1, r3
 80061cc:	481f      	ldr	r0, [pc, #124]	; (800624c <HAL_TIM_IC_MspInit+0xf8>)
 80061ce:	f005 f961 	bl	800b494 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 80061d2:	e032      	b.n	800623a <HAL_TIM_IC_MspInit+0xe6>
  else if(htim_ic->Instance==TIM15)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a1d      	ldr	r2, [pc, #116]	; (8006250 <HAL_TIM_IC_MspInit+0xfc>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d12d      	bne.n	800623a <HAL_TIM_IC_MspInit+0xe6>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80061de:	4b1a      	ldr	r3, [pc, #104]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 80061e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80061e4:	4a18      	ldr	r2, [pc, #96]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 80061e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061ea:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80061ee:	4b16      	ldr	r3, [pc, #88]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 80061f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80061f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061f8:	613b      	str	r3, [r7, #16]
 80061fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80061fc:	4b12      	ldr	r3, [pc, #72]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 80061fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006202:	4a11      	ldr	r2, [pc, #68]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 8006204:	f043 0310 	orr.w	r3, r3, #16
 8006208:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800620c:	4b0e      	ldr	r3, [pc, #56]	; (8006248 <HAL_TIM_IC_MspInit+0xf4>)
 800620e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006212:	f003 0310 	and.w	r3, r3, #16
 8006216:	60fb      	str	r3, [r7, #12]
 8006218:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ESC_Input_Pin;
 800621a:	2320      	movs	r3, #32
 800621c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800621e:	2302      	movs	r3, #2
 8006220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006222:	2300      	movs	r3, #0
 8006224:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006226:	2300      	movs	r3, #0
 8006228:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 800622a:	2304      	movs	r3, #4
 800622c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ESC_Input_GPIO_Port, &GPIO_InitStruct);
 800622e:	f107 031c 	add.w	r3, r7, #28
 8006232:	4619      	mov	r1, r3
 8006234:	4807      	ldr	r0, [pc, #28]	; (8006254 <HAL_TIM_IC_MspInit+0x100>)
 8006236:	f005 f92d 	bl	800b494 <HAL_GPIO_Init>
}
 800623a:	bf00      	nop
 800623c:	3730      	adds	r7, #48	; 0x30
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	bf00      	nop
 8006244:	40000c00 	.word	0x40000c00
 8006248:	58024400 	.word	0x58024400
 800624c:	58020000 	.word	0x58020000
 8006250:	40014000 	.word	0x40014000
 8006254:	58021000 	.word	0x58021000

08006258 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a1d      	ldr	r2, [pc, #116]	; (80062dc <HAL_TIM_Base_MspInit+0x84>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d117      	bne.n	800629a <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800626a:	4b1d      	ldr	r3, [pc, #116]	; (80062e0 <HAL_TIM_Base_MspInit+0x88>)
 800626c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006270:	4a1b      	ldr	r2, [pc, #108]	; (80062e0 <HAL_TIM_Base_MspInit+0x88>)
 8006272:	f043 0320 	orr.w	r3, r3, #32
 8006276:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800627a:	4b19      	ldr	r3, [pc, #100]	; (80062e0 <HAL_TIM_Base_MspInit+0x88>)
 800627c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006280:	f003 0320 	and.w	r3, r3, #32
 8006284:	60fb      	str	r3, [r7, #12]
 8006286:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8006288:	2200      	movs	r2, #0
 800628a:	2100      	movs	r1, #0
 800628c:	2037      	movs	r0, #55	; 0x37
 800628e:	f002 fa90 	bl	80087b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006292:	2037      	movs	r0, #55	; 0x37
 8006294:	f002 faa7 	bl	80087e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8006298:	e01b      	b.n	80062d2 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM16)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a11      	ldr	r2, [pc, #68]	; (80062e4 <HAL_TIM_Base_MspInit+0x8c>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d116      	bne.n	80062d2 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80062a4:	4b0e      	ldr	r3, [pc, #56]	; (80062e0 <HAL_TIM_Base_MspInit+0x88>)
 80062a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80062aa:	4a0d      	ldr	r2, [pc, #52]	; (80062e0 <HAL_TIM_Base_MspInit+0x88>)
 80062ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062b0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80062b4:	4b0a      	ldr	r3, [pc, #40]	; (80062e0 <HAL_TIM_Base_MspInit+0x88>)
 80062b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80062ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062be:	60bb      	str	r3, [r7, #8]
 80062c0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80062c2:	2200      	movs	r2, #0
 80062c4:	2100      	movs	r1, #0
 80062c6:	2075      	movs	r0, #117	; 0x75
 80062c8:	f002 fa73 	bl	80087b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80062cc:	2075      	movs	r0, #117	; 0x75
 80062ce:	f002 fa8a 	bl	80087e6 <HAL_NVIC_EnableIRQ>
}
 80062d2:	bf00      	nop
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	40001400 	.word	0x40001400
 80062e0:	58024400 	.word	0x58024400
 80062e4:	40014400 	.word	0x40014400

080062e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b08a      	sub	sp, #40	; 0x28
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062f0:	f107 0314 	add.w	r3, r7, #20
 80062f4:	2200      	movs	r2, #0
 80062f6:	601a      	str	r2, [r3, #0]
 80062f8:	605a      	str	r2, [r3, #4]
 80062fa:	609a      	str	r2, [r3, #8]
 80062fc:	60da      	str	r2, [r3, #12]
 80062fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006308:	d120      	bne.n	800634c <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800630a:	4b24      	ldr	r3, [pc, #144]	; (800639c <HAL_TIM_MspPostInit+0xb4>)
 800630c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006310:	4a22      	ldr	r2, [pc, #136]	; (800639c <HAL_TIM_MspPostInit+0xb4>)
 8006312:	f043 0301 	orr.w	r3, r3, #1
 8006316:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800631a:	4b20      	ldr	r3, [pc, #128]	; (800639c <HAL_TIM_MspPostInit+0xb4>)
 800631c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006320:	f003 0301 	and.w	r3, r3, #1
 8006324:	613b      	str	r3, [r7, #16]
 8006326:	693b      	ldr	r3, [r7, #16]
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin|PWM3_Pin|PWM0_Pin;
 8006328:	f248 030e 	movw	r3, #32782	; 0x800e
 800632c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800632e:	2302      	movs	r3, #2
 8006330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006332:	2300      	movs	r3, #0
 8006334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006336:	2300      	movs	r3, #0
 8006338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800633a:	2301      	movs	r3, #1
 800633c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800633e:	f107 0314 	add.w	r3, r7, #20
 8006342:	4619      	mov	r1, r3
 8006344:	4816      	ldr	r0, [pc, #88]	; (80063a0 <HAL_TIM_MspPostInit+0xb8>)
 8006346:	f005 f8a5 	bl	800b494 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800634a:	e023      	b.n	8006394 <HAL_TIM_MspPostInit+0xac>
  else if(htim->Instance==TIM3)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a14      	ldr	r2, [pc, #80]	; (80063a4 <HAL_TIM_MspPostInit+0xbc>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d11e      	bne.n	8006394 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006356:	4b11      	ldr	r3, [pc, #68]	; (800639c <HAL_TIM_MspPostInit+0xb4>)
 8006358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800635c:	4a0f      	ldr	r2, [pc, #60]	; (800639c <HAL_TIM_MspPostInit+0xb4>)
 800635e:	f043 0304 	orr.w	r3, r3, #4
 8006362:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006366:	4b0d      	ldr	r3, [pc, #52]	; (800639c <HAL_TIM_MspPostInit+0xb4>)
 8006368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800636c:	f003 0304 	and.w	r3, r3, #4
 8006370:	60fb      	str	r3, [r7, #12]
 8006372:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Servo_Output_Pin|ESC_Output_Pin;
 8006374:	23c0      	movs	r3, #192	; 0xc0
 8006376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006378:	2302      	movs	r3, #2
 800637a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800637c:	2300      	movs	r3, #0
 800637e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006380:	2300      	movs	r3, #0
 8006382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006384:	2302      	movs	r3, #2
 8006386:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006388:	f107 0314 	add.w	r3, r7, #20
 800638c:	4619      	mov	r1, r3
 800638e:	4806      	ldr	r0, [pc, #24]	; (80063a8 <HAL_TIM_MspPostInit+0xc0>)
 8006390:	f005 f880 	bl	800b494 <HAL_GPIO_Init>
}
 8006394:	bf00      	nop
 8006396:	3728      	adds	r7, #40	; 0x28
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	58024400 	.word	0x58024400
 80063a0:	58020000 	.word	0x58020000
 80063a4:	40000400 	.word	0x40000400
 80063a8:	58020800 	.word	0x58020800

080063ac <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b0ba      	sub	sp, #232	; 0xe8
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063b4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80063b8:	2200      	movs	r2, #0
 80063ba:	601a      	str	r2, [r3, #0]
 80063bc:	605a      	str	r2, [r3, #4]
 80063be:	609a      	str	r2, [r3, #8]
 80063c0:	60da      	str	r2, [r3, #12]
 80063c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80063c4:	f107 0310 	add.w	r3, r7, #16
 80063c8:	22c0      	movs	r2, #192	; 0xc0
 80063ca:	2100      	movs	r1, #0
 80063cc:	4618      	mov	r0, r3
 80063ce:	f00e fb77 	bl	8014ac0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a28      	ldr	r2, [pc, #160]	; (8006478 <HAL_PCD_MspInit+0xcc>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d149      	bne.n	8006470 <HAL_PCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80063dc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80063e0:	f04f 0300 	mov.w	r3, #0
 80063e4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80063e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80063ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80063f0:	f107 0310 	add.w	r3, r7, #16
 80063f4:	4618      	mov	r0, r3
 80063f6:	f007 f92d 	bl	800d654 <HAL_RCCEx_PeriphCLKConfig>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d001      	beq.n	8006404 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8006400:	f7fb f8f2 	bl	80015e8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8006404:	f005 fcec 	bl	800bde0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006408:	4b1c      	ldr	r3, [pc, #112]	; (800647c <HAL_PCD_MspInit+0xd0>)
 800640a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800640e:	4a1b      	ldr	r2, [pc, #108]	; (800647c <HAL_PCD_MspInit+0xd0>)
 8006410:	f043 0301 	orr.w	r3, r3, #1
 8006414:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006418:	4b18      	ldr	r3, [pc, #96]	; (800647c <HAL_PCD_MspInit+0xd0>)
 800641a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800641e:	f003 0301 	and.w	r3, r3, #1
 8006422:	60fb      	str	r3, [r7, #12]
 8006424:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006426:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800642a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800642e:	2302      	movs	r3, #2
 8006430:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006434:	2300      	movs	r3, #0
 8006436:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800643a:	2300      	movs	r3, #0
 800643c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8006440:	230a      	movs	r3, #10
 8006442:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006446:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800644a:	4619      	mov	r1, r3
 800644c:	480c      	ldr	r0, [pc, #48]	; (8006480 <HAL_PCD_MspInit+0xd4>)
 800644e:	f005 f821 	bl	800b494 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006452:	4b0a      	ldr	r3, [pc, #40]	; (800647c <HAL_PCD_MspInit+0xd0>)
 8006454:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8006458:	4a08      	ldr	r2, [pc, #32]	; (800647c <HAL_PCD_MspInit+0xd0>)
 800645a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800645e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8006462:	4b06      	ldr	r3, [pc, #24]	; (800647c <HAL_PCD_MspInit+0xd0>)
 8006464:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8006468:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800646c:	60bb      	str	r3, [r7, #8]
 800646e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8006470:	bf00      	nop
 8006472:	37e8      	adds	r7, #232	; 0xe8
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	40080000 	.word	0x40080000
 800647c:	58024400 	.word	0x58024400
 8006480:	58020000 	.word	0x58020000

08006484 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006484:	b480      	push	{r7}
 8006486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006488:	e7fe      	b.n	8006488 <NMI_Handler+0x4>

0800648a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800648a:	b480      	push	{r7}
 800648c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800648e:	e7fe      	b.n	800648e <HardFault_Handler+0x4>

08006490 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006490:	b480      	push	{r7}
 8006492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006494:	e7fe      	b.n	8006494 <MemManage_Handler+0x4>

08006496 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006496:	b480      	push	{r7}
 8006498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800649a:	e7fe      	b.n	800649a <BusFault_Handler+0x4>

0800649c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800649c:	b480      	push	{r7}
 800649e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80064a0:	e7fe      	b.n	80064a0 <UsageFault_Handler+0x4>

080064a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80064a2:	b480      	push	{r7}
 80064a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80064a6:	bf00      	nop
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80064b0:	b480      	push	{r7}
 80064b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80064b4:	bf00      	nop
 80064b6:	46bd      	mov	sp, r7
 80064b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064bc:	4770      	bx	lr

080064be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80064be:	b480      	push	{r7}
 80064c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80064c2:	bf00      	nop
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80064d0:	f000 fcea 	bl	8006ea8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80064d4:	bf00      	nop
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80064dc:	4802      	ldr	r0, [pc, #8]	; (80064e8 <DMA1_Stream0_IRQHandler+0x10>)
 80064de:	f003 fcc7 	bl	8009e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80064e2:	bf00      	nop
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	24000548 	.word	0x24000548

080064ec <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80064f0:	4802      	ldr	r0, [pc, #8]	; (80064fc <DMA1_Stream1_IRQHandler+0x10>)
 80064f2:	f003 fcbd 	bl	8009e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80064f6:	bf00      	nop
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	240005c0 	.word	0x240005c0

08006500 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8006504:	4802      	ldr	r0, [pc, #8]	; (8006510 <DMA1_Stream2_IRQHandler+0x10>)
 8006506:	f003 fcb3 	bl	8009e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800650a:	bf00      	nop
 800650c:	bd80      	pop	{r7, pc}
 800650e:	bf00      	nop
 8006510:	24000638 	.word	0x24000638

08006514 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 8006518:	4802      	ldr	r0, [pc, #8]	; (8006524 <DMA1_Stream3_IRQHandler+0x10>)
 800651a:	f003 fca9 	bl	8009e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800651e:	bf00      	nop
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	240006b0 	.word	0x240006b0

08006528 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800652c:	4802      	ldr	r0, [pc, #8]	; (8006538 <DMA1_Stream4_IRQHandler+0x10>)
 800652e:	f003 fc9f 	bl	8009e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8006532:	bf00      	nop
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	24000120 	.word	0x24000120

0800653c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006540:	4802      	ldr	r0, [pc, #8]	; (800654c <ADC_IRQHandler+0x10>)
 8006542:	f001 f871 	bl	8007628 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8006546:	bf00      	nop
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	240000bc 	.word	0x240000bc

08006550 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8006554:	4802      	ldr	r0, [pc, #8]	; (8006560 <UART4_IRQHandler+0x10>)
 8006556:	f00b ff3f 	bl	80123d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800655a:	bf00      	nop
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	24000280 	.word	0x24000280

08006564 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8006568:	4802      	ldr	r0, [pc, #8]	; (8006574 <UART5_IRQHandler+0x10>)
 800656a:	f00b ff35 	bl	80123d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800656e:	bf00      	nop
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop
 8006574:	24000314 	.word	0x24000314

08006578 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800657c:	4802      	ldr	r0, [pc, #8]	; (8006588 <TIM7_IRQHandler+0x10>)
 800657e:	f00a fb87 	bl	8010c90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8006582:	bf00      	nop
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	240008e0 	.word	0x240008e0

0800658c <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8006590:	4802      	ldr	r0, [pc, #8]	; (800659c <UART7_IRQHandler+0x10>)
 8006592:	f00b ff21 	bl	80123d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8006596:	bf00      	nop
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	240003a8 	.word	0x240003a8

080065a0 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80065a4:	4802      	ldr	r0, [pc, #8]	; (80065b0 <TIM16_IRQHandler+0x10>)
 80065a6:	f00a fb73 	bl	8010c90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80065aa:	bf00      	nop
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	24000978 	.word	0x24000978

080065b4 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 80065b8:	4802      	ldr	r0, [pc, #8]	; (80065c4 <BDMA_Channel0_IRQHandler+0x10>)
 80065ba:	f003 fc59 	bl	8009e70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 80065be:	bf00      	nop
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	bf00      	nop
 80065c4:	240004d0 	.word	0x240004d0

080065c8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80065cc:	4802      	ldr	r0, [pc, #8]	; (80065d8 <LPUART1_IRQHandler+0x10>)
 80065ce:	f00b ff03 	bl	80123d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80065d2:	bf00      	nop
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	240001ec 	.word	0x240001ec

080065dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80065dc:	b480      	push	{r7}
 80065de:	af00      	add	r7, sp, #0
  return 1;
 80065e0:	2301      	movs	r3, #1
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <_kill>:

int _kill(int pid, int sig)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80065f6:	f00e fabf 	bl	8014b78 <__errno>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2216      	movs	r2, #22
 80065fe:	601a      	str	r2, [r3, #0]
  return -1;
 8006600:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006604:	4618      	mov	r0, r3
 8006606:	3708      	adds	r7, #8
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}

0800660c <_exit>:

void _exit (int status)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006614:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f7ff ffe7 	bl	80065ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800661e:	e7fe      	b.n	800661e <_exit+0x12>

08006620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b086      	sub	sp, #24
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006628:	4a14      	ldr	r2, [pc, #80]	; (800667c <_sbrk+0x5c>)
 800662a:	4b15      	ldr	r3, [pc, #84]	; (8006680 <_sbrk+0x60>)
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006634:	4b13      	ldr	r3, [pc, #76]	; (8006684 <_sbrk+0x64>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d102      	bne.n	8006642 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800663c:	4b11      	ldr	r3, [pc, #68]	; (8006684 <_sbrk+0x64>)
 800663e:	4a12      	ldr	r2, [pc, #72]	; (8006688 <_sbrk+0x68>)
 8006640:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006642:	4b10      	ldr	r3, [pc, #64]	; (8006684 <_sbrk+0x64>)
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4413      	add	r3, r2
 800664a:	693a      	ldr	r2, [r7, #16]
 800664c:	429a      	cmp	r2, r3
 800664e:	d207      	bcs.n	8006660 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006650:	f00e fa92 	bl	8014b78 <__errno>
 8006654:	4603      	mov	r3, r0
 8006656:	220c      	movs	r2, #12
 8006658:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800665a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800665e:	e009      	b.n	8006674 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006660:	4b08      	ldr	r3, [pc, #32]	; (8006684 <_sbrk+0x64>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006666:	4b07      	ldr	r3, [pc, #28]	; (8006684 <_sbrk+0x64>)
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4413      	add	r3, r2
 800666e:	4a05      	ldr	r2, [pc, #20]	; (8006684 <_sbrk+0x64>)
 8006670:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006672:	68fb      	ldr	r3, [r7, #12]
}
 8006674:	4618      	mov	r0, r3
 8006676:	3718      	adds	r7, #24
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}
 800667c:	24080000 	.word	0x24080000
 8006680:	00000400 	.word	0x00000400
 8006684:	24001afc 	.word	0x24001afc
 8006688:	24002c50 	.word	0x24002c50

0800668c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800668c:	b480      	push	{r7}
 800668e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006690:	4b37      	ldr	r3, [pc, #220]	; (8006770 <SystemInit+0xe4>)
 8006692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006696:	4a36      	ldr	r2, [pc, #216]	; (8006770 <SystemInit+0xe4>)
 8006698:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800669c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80066a0:	4b34      	ldr	r3, [pc, #208]	; (8006774 <SystemInit+0xe8>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f003 030f 	and.w	r3, r3, #15
 80066a8:	2b06      	cmp	r3, #6
 80066aa:	d807      	bhi.n	80066bc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80066ac:	4b31      	ldr	r3, [pc, #196]	; (8006774 <SystemInit+0xe8>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f023 030f 	bic.w	r3, r3, #15
 80066b4:	4a2f      	ldr	r2, [pc, #188]	; (8006774 <SystemInit+0xe8>)
 80066b6:	f043 0307 	orr.w	r3, r3, #7
 80066ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80066bc:	4b2e      	ldr	r3, [pc, #184]	; (8006778 <SystemInit+0xec>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a2d      	ldr	r2, [pc, #180]	; (8006778 <SystemInit+0xec>)
 80066c2:	f043 0301 	orr.w	r3, r3, #1
 80066c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80066c8:	4b2b      	ldr	r3, [pc, #172]	; (8006778 <SystemInit+0xec>)
 80066ca:	2200      	movs	r2, #0
 80066cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80066ce:	4b2a      	ldr	r3, [pc, #168]	; (8006778 <SystemInit+0xec>)
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	4929      	ldr	r1, [pc, #164]	; (8006778 <SystemInit+0xec>)
 80066d4:	4b29      	ldr	r3, [pc, #164]	; (800677c <SystemInit+0xf0>)
 80066d6:	4013      	ands	r3, r2
 80066d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80066da:	4b26      	ldr	r3, [pc, #152]	; (8006774 <SystemInit+0xe8>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f003 0308 	and.w	r3, r3, #8
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d007      	beq.n	80066f6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80066e6:	4b23      	ldr	r3, [pc, #140]	; (8006774 <SystemInit+0xe8>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f023 030f 	bic.w	r3, r3, #15
 80066ee:	4a21      	ldr	r2, [pc, #132]	; (8006774 <SystemInit+0xe8>)
 80066f0:	f043 0307 	orr.w	r3, r3, #7
 80066f4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80066f6:	4b20      	ldr	r3, [pc, #128]	; (8006778 <SystemInit+0xec>)
 80066f8:	2200      	movs	r2, #0
 80066fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80066fc:	4b1e      	ldr	r3, [pc, #120]	; (8006778 <SystemInit+0xec>)
 80066fe:	2200      	movs	r2, #0
 8006700:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8006702:	4b1d      	ldr	r3, [pc, #116]	; (8006778 <SystemInit+0xec>)
 8006704:	2200      	movs	r2, #0
 8006706:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8006708:	4b1b      	ldr	r3, [pc, #108]	; (8006778 <SystemInit+0xec>)
 800670a:	4a1d      	ldr	r2, [pc, #116]	; (8006780 <SystemInit+0xf4>)
 800670c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800670e:	4b1a      	ldr	r3, [pc, #104]	; (8006778 <SystemInit+0xec>)
 8006710:	4a1c      	ldr	r2, [pc, #112]	; (8006784 <SystemInit+0xf8>)
 8006712:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8006714:	4b18      	ldr	r3, [pc, #96]	; (8006778 <SystemInit+0xec>)
 8006716:	4a1c      	ldr	r2, [pc, #112]	; (8006788 <SystemInit+0xfc>)
 8006718:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800671a:	4b17      	ldr	r3, [pc, #92]	; (8006778 <SystemInit+0xec>)
 800671c:	2200      	movs	r2, #0
 800671e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8006720:	4b15      	ldr	r3, [pc, #84]	; (8006778 <SystemInit+0xec>)
 8006722:	4a19      	ldr	r2, [pc, #100]	; (8006788 <SystemInit+0xfc>)
 8006724:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8006726:	4b14      	ldr	r3, [pc, #80]	; (8006778 <SystemInit+0xec>)
 8006728:	2200      	movs	r2, #0
 800672a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800672c:	4b12      	ldr	r3, [pc, #72]	; (8006778 <SystemInit+0xec>)
 800672e:	4a16      	ldr	r2, [pc, #88]	; (8006788 <SystemInit+0xfc>)
 8006730:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8006732:	4b11      	ldr	r3, [pc, #68]	; (8006778 <SystemInit+0xec>)
 8006734:	2200      	movs	r2, #0
 8006736:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006738:	4b0f      	ldr	r3, [pc, #60]	; (8006778 <SystemInit+0xec>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a0e      	ldr	r2, [pc, #56]	; (8006778 <SystemInit+0xec>)
 800673e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8006744:	4b0c      	ldr	r3, [pc, #48]	; (8006778 <SystemInit+0xec>)
 8006746:	2200      	movs	r2, #0
 8006748:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800674a:	4b10      	ldr	r3, [pc, #64]	; (800678c <SystemInit+0x100>)
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	4b10      	ldr	r3, [pc, #64]	; (8006790 <SystemInit+0x104>)
 8006750:	4013      	ands	r3, r2
 8006752:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006756:	d202      	bcs.n	800675e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8006758:	4b0e      	ldr	r3, [pc, #56]	; (8006794 <SystemInit+0x108>)
 800675a:	2201      	movs	r2, #1
 800675c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800675e:	4b0e      	ldr	r3, [pc, #56]	; (8006798 <SystemInit+0x10c>)
 8006760:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8006764:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8006766:	bf00      	nop
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr
 8006770:	e000ed00 	.word	0xe000ed00
 8006774:	52002000 	.word	0x52002000
 8006778:	58024400 	.word	0x58024400
 800677c:	eaf6ed7f 	.word	0xeaf6ed7f
 8006780:	02020200 	.word	0x02020200
 8006784:	01ff0000 	.word	0x01ff0000
 8006788:	01010280 	.word	0x01010280
 800678c:	5c001000 	.word	0x5c001000
 8006790:	ffff0000 	.word	0xffff0000
 8006794:	51008108 	.word	0x51008108
 8006798:	52004000 	.word	0x52004000

0800679c <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 800679c:	b480      	push	{r7}
 800679e:	b085      	sub	sp, #20
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	0a5a      	lsrs	r2, r3, #9
 80067ac:	490f      	ldr	r1, [pc, #60]	; (80067ec <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 80067ae:	fba1 1202 	umull	r1, r2, r1, r2
 80067b2:	09d2      	lsrs	r2, r2, #7
 80067b4:	490e      	ldr	r1, [pc, #56]	; (80067f0 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 80067b6:	fb01 f202 	mul.w	r2, r1, r2
 80067ba:	1a9b      	subs	r3, r3, r2
 80067bc:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	0a5b      	lsrs	r3, r3, #9
 80067c4:	4a09      	ldr	r2, [pc, #36]	; (80067ec <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 80067c6:	fba2 2303 	umull	r2, r3, r2, r3
 80067ca:	09db      	lsrs	r3, r3, #7
 80067cc:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	441a      	add	r2, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	601a      	str	r2, [r3, #0]
}
 80067e0:	bf00      	nop
 80067e2:	3714      	adds	r7, #20
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr
 80067ec:	00044b83 	.word	0x00044b83
 80067f0:	3b9aca00 	.word	0x3b9aca00

080067f4 <QSPI_W25Q64JV_AutoPollingMemReady>:
/*
 * 写操作时先读取内部数据
 */
static uint8_t w25q64jv_buf[W25Q64JV_SECTOR_SIZE];

static int QSPI_W25Q64JV_AutoPollingMemReady(uint32_t timeout) {
 80067f4:	b5b0      	push	{r4, r5, r7, lr}
 80067f6:	b096      	sub	sp, #88	; 0x58
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]

    QSPI_CommandTypeDef cmd = {
 80067fc:	f107 0320 	add.w	r3, r7, #32
 8006800:	2238      	movs	r2, #56	; 0x38
 8006802:	2100      	movs	r1, #0
 8006804:	4618      	mov	r0, r3
 8006806:	f00e f95b 	bl	8014ac0 <memset>
 800680a:	2305      	movs	r3, #5
 800680c:	623b      	str	r3, [r7, #32]
 800680e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006812:	63bb      	str	r3, [r7, #56]	; 0x38
 8006814:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006818:	647b      	str	r3, [r7, #68]	; 0x44
        .InstructionMode = QSPI_INSTRUCTION_1_LINE,
        .Instruction = W25Q64JV_STATUS_REG1,
        .DataMode = QSPI_DATA_1_LINE,
    };

    QSPI_AutoPollingTypeDef conf = {
 800681a:	4b0e      	ldr	r3, [pc, #56]	; (8006854 <QSPI_W25Q64JV_AutoPollingMemReady+0x60>)
 800681c:	f107 0408 	add.w	r4, r7, #8
 8006820:	461d      	mov	r5, r3
 8006822:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006824:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006826:	e895 0003 	ldmia.w	r5, {r0, r1}
 800682a:	e884 0003 	stmia.w	r4, {r0, r1}
        .StatusBytesSize = 1,
        .Interval = 0x10,
        .AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE,
    };

    if (HAL_QSPI_AutoPolling(&hqspi, &cmd, &conf, timeout) != HAL_OK) {
 800682e:	f107 0208 	add.w	r2, r7, #8
 8006832:	f107 0120 	add.w	r1, r7, #32
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4807      	ldr	r0, [pc, #28]	; (8006858 <QSPI_W25Q64JV_AutoPollingMemReady+0x64>)
 800683a:	f005 fce2 	bl	800c202 <HAL_QSPI_AutoPolling>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d002      	beq.n	800684a <QSPI_W25Q64JV_AutoPollingMemReady+0x56>
        return QSPI_ERROR;
 8006844:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006848:	e000      	b.n	800684c <QSPI_W25Q64JV_AutoPollingMemReady+0x58>
    }

    return QSPI_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3758      	adds	r7, #88	; 0x58
 8006850:	46bd      	mov	sp, r7
 8006852:	bdb0      	pop	{r4, r5, r7, pc}
 8006854:	08015660 	.word	0x08015660
 8006858:	24000728 	.word	0x24000728

0800685c <QSPI_W25Q64JV_WriteEnable>:

static int QSPI_W25Q64JV_WriteEnable() {
 800685c:	b5b0      	push	{r4, r5, r7, lr}
 800685e:	b094      	sub	sp, #80	; 0x50
 8006860:	af00      	add	r7, sp, #0

    QSPI_CommandTypeDef cmd = {
 8006862:	f107 0318 	add.w	r3, r7, #24
 8006866:	2238      	movs	r2, #56	; 0x38
 8006868:	2100      	movs	r1, #0
 800686a:	4618      	mov	r0, r3
 800686c:	f00e f928 	bl	8014ac0 <memset>
 8006870:	2306      	movs	r3, #6
 8006872:	61bb      	str	r3, [r7, #24]
 8006874:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006878:	633b      	str	r3, [r7, #48]	; 0x30
        .InstructionMode = QSPI_INSTRUCTION_1_LINE,
        .Instruction = W25Q64JV_WRITE_ENABLE,
    };

    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 800687a:	f107 0318 	add.w	r3, r7, #24
 800687e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006882:	4619      	mov	r1, r3
 8006884:	4818      	ldr	r0, [pc, #96]	; (80068e8 <QSPI_W25Q64JV_WriteEnable+0x8c>)
 8006886:	f005 fb2f 	bl	800bee8 <HAL_QSPI_Command>
 800688a:	4603      	mov	r3, r0
 800688c:	2b00      	cmp	r3, #0
 800688e:	d002      	beq.n	8006896 <QSPI_W25Q64JV_WriteEnable+0x3a>
        return QSPI_ERROR;
 8006890:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006894:	e023      	b.n	80068de <QSPI_W25Q64JV_WriteEnable+0x82>
    }

    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8006896:	f44f 7380 	mov.w	r3, #256	; 0x100
 800689a:	633b      	str	r3, [r7, #48]	; 0x30
    cmd.Instruction = W25Q64JV_STATUS_REG1;
 800689c:	2305      	movs	r3, #5
 800689e:	61bb      	str	r3, [r7, #24]

    cmd.DataMode = QSPI_DATA_1_LINE;
 80068a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80068a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    cmd.DummyCycles = 0;
 80068a6:	2300      	movs	r3, #0
 80068a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    cmd.NbData = 0;
 80068aa:	2300      	movs	r3, #0
 80068ac:	643b      	str	r3, [r7, #64]	; 0x40

    QSPI_AutoPollingTypeDef conf = {
 80068ae:	4b0f      	ldr	r3, [pc, #60]	; (80068ec <QSPI_W25Q64JV_WriteEnable+0x90>)
 80068b0:	463c      	mov	r4, r7
 80068b2:	461d      	mov	r5, r3
 80068b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80068b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80068b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80068bc:	e884 0003 	stmia.w	r4, {r0, r1}
        .StatusBytesSize = 1,
        .Interval = 0x10,
        .AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE,
    };

    if (HAL_QSPI_AutoPolling(&hqspi, &cmd, &conf, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 80068c0:	463a      	mov	r2, r7
 80068c2:	f107 0118 	add.w	r1, r7, #24
 80068c6:	f241 3388 	movw	r3, #5000	; 0x1388
 80068ca:	4807      	ldr	r0, [pc, #28]	; (80068e8 <QSPI_W25Q64JV_WriteEnable+0x8c>)
 80068cc:	f005 fc99 	bl	800c202 <HAL_QSPI_AutoPolling>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d002      	beq.n	80068dc <QSPI_W25Q64JV_WriteEnable+0x80>
        return QSPI_ERROR;
 80068d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068da:	e000      	b.n	80068de <QSPI_W25Q64JV_WriteEnable+0x82>
    }

    return QSPI_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3750      	adds	r7, #80	; 0x50
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bdb0      	pop	{r4, r5, r7, pc}
 80068e6:	bf00      	nop
 80068e8:	24000728 	.word	0x24000728
 80068ec:	08015678 	.word	0x08015678

080068f0 <QSPI_W25Q64JV_Init>:
void QSPI_W25Q64JV_Init() {
 80068f0:	b480      	push	{r7}
 80068f2:	af00      	add	r7, sp, #0
}
 80068f4:	bf00      	nop
 80068f6:	46bd      	mov	sp, r7
 80068f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fc:	4770      	bx	lr
	...

08006900 <QSPI_W25Q64JV_Reset>:

int QSPI_W25Q64JV_Reset() {
 8006900:	b580      	push	{r7, lr}
 8006902:	b08e      	sub	sp, #56	; 0x38
 8006904:	af00      	add	r7, sp, #0

    QSPI_CommandTypeDef cmd = {
 8006906:	463b      	mov	r3, r7
 8006908:	2238      	movs	r2, #56	; 0x38
 800690a:	2100      	movs	r1, #0
 800690c:	4618      	mov	r0, r3
 800690e:	f00e f8d7 	bl	8014ac0 <memset>
 8006912:	2366      	movs	r3, #102	; 0x66
 8006914:	603b      	str	r3, [r7, #0]
 8006916:	f44f 7380 	mov.w	r3, #256	; 0x100
 800691a:	61bb      	str	r3, [r7, #24]
        .InstructionMode = QSPI_INSTRUCTION_1_LINE,
        .Instruction = W25Q64JV_ENABLE_RESET,
    };

    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 800691c:	463b      	mov	r3, r7
 800691e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006922:	4619      	mov	r1, r3
 8006924:	4814      	ldr	r0, [pc, #80]	; (8006978 <QSPI_W25Q64JV_Reset+0x78>)
 8006926:	f005 fadf 	bl	800bee8 <HAL_QSPI_Command>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d002      	beq.n	8006936 <QSPI_W25Q64JV_Reset+0x36>
        return QSPI_ERROR;
 8006930:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006934:	e01c      	b.n	8006970 <QSPI_W25Q64JV_Reset+0x70>
    }

    cmd.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8006936:	f44f 7380 	mov.w	r3, #256	; 0x100
 800693a:	61bb      	str	r3, [r7, #24]
    cmd.Instruction = W25Q64JV_RESET_DEVICE;
 800693c:	2399      	movs	r3, #153	; 0x99
 800693e:	603b      	str	r3, [r7, #0]
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8006940:	463b      	mov	r3, r7
 8006942:	f241 3288 	movw	r2, #5000	; 0x1388
 8006946:	4619      	mov	r1, r3
 8006948:	480b      	ldr	r0, [pc, #44]	; (8006978 <QSPI_W25Q64JV_Reset+0x78>)
 800694a:	f005 facd 	bl	800bee8 <HAL_QSPI_Command>
 800694e:	4603      	mov	r3, r0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d002      	beq.n	800695a <QSPI_W25Q64JV_Reset+0x5a>
        return QSPI_ERROR;
 8006954:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006958:	e00a      	b.n	8006970 <QSPI_W25Q64JV_Reset+0x70>
    }

    if (QSPI_W25Q64JV_AutoPollingMemReady(HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK) {
 800695a:	f241 3088 	movw	r0, #5000	; 0x1388
 800695e:	f7ff ff49 	bl	80067f4 <QSPI_W25Q64JV_AutoPollingMemReady>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d002      	beq.n	800696e <QSPI_W25Q64JV_Reset+0x6e>
        return QSPI_ERROR;
 8006968:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800696c:	e000      	b.n	8006970 <QSPI_W25Q64JV_Reset+0x70>
    }

    return QSPI_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	3738      	adds	r7, #56	; 0x38
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	24000728 	.word	0x24000728

0800697c <QSPI_W25Q64JV_EraseSector>:

int QSPI_W25Q64JV_EraseSector(uint32_t SectorAddress) {
 800697c:	b580      	push	{r7, lr}
 800697e:	b090      	sub	sp, #64	; 0x40
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
    if (QSPI_W25Q64JV_WriteEnable() != QSPI_OK) {
 8006984:	f7ff ff6a 	bl	800685c <QSPI_W25Q64JV_WriteEnable>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d002      	beq.n	8006994 <QSPI_W25Q64JV_EraseSector+0x18>
        return QSPI_ERROR;
 800698e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006992:	e02c      	b.n	80069ee <QSPI_W25Q64JV_EraseSector+0x72>
    }

    QSPI_CommandTypeDef cmd = {
 8006994:	f107 0308 	add.w	r3, r7, #8
 8006998:	2238      	movs	r2, #56	; 0x38
 800699a:	2100      	movs	r1, #0
 800699c:	4618      	mov	r0, r3
 800699e:	f00e f88f 	bl	8014ac0 <memset>
 80069a2:	2320      	movs	r3, #32
 80069a4:	60bb      	str	r3, [r7, #8]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	60fb      	str	r3, [r7, #12]
 80069aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80069ae:	617b      	str	r3, [r7, #20]
 80069b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80069b4:	623b      	str	r3, [r7, #32]
 80069b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069ba:	627b      	str	r3, [r7, #36]	; 0x24
        .AddressMode = QSPI_ADDRESS_1_LINE,
        .Address = SectorAddress,
        .AddressSize = QSPI_ADDRESS_24_BITS,
    };

    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 80069bc:	f107 0308 	add.w	r3, r7, #8
 80069c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80069c4:	4619      	mov	r1, r3
 80069c6:	480c      	ldr	r0, [pc, #48]	; (80069f8 <QSPI_W25Q64JV_EraseSector+0x7c>)
 80069c8:	f005 fa8e 	bl	800bee8 <HAL_QSPI_Command>
 80069cc:	4603      	mov	r3, r0
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d002      	beq.n	80069d8 <QSPI_W25Q64JV_EraseSector+0x5c>
        return QSPI_ERROR;
 80069d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80069d6:	e00a      	b.n	80069ee <QSPI_W25Q64JV_EraseSector+0x72>
    }

    if (QSPI_W25Q64JV_AutoPollingMemReady(HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK) {
 80069d8:	f241 3088 	movw	r0, #5000	; 0x1388
 80069dc:	f7ff ff0a 	bl	80067f4 <QSPI_W25Q64JV_AutoPollingMemReady>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d002      	beq.n	80069ec <QSPI_W25Q64JV_EraseSector+0x70>
        return QSPI_ERROR;
 80069e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80069ea:	e000      	b.n	80069ee <QSPI_W25Q64JV_EraseSector+0x72>
    }

    return QSPI_OK;
 80069ec:	2300      	movs	r3, #0
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3740      	adds	r7, #64	; 0x40
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	24000728 	.word	0x24000728

080069fc <QSPI_W25Q64JV_Read>:

int QSPI_W25Q64JV_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size) {
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b092      	sub	sp, #72	; 0x48
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
    if (QSPI_W25Q64JV_AutoPollingMemReady(HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK) {
 8006a08:	f241 3088 	movw	r0, #5000	; 0x1388
 8006a0c:	f7ff fef2 	bl	80067f4 <QSPI_W25Q64JV_AutoPollingMemReady>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d002      	beq.n	8006a1c <QSPI_W25Q64JV_Read+0x20>
        return QSPI_ERROR;
 8006a16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a1a:	e044      	b.n	8006aa6 <QSPI_W25Q64JV_Read+0xaa>
    }

    QSPI_CommandTypeDef cmd = {
 8006a1c:	f107 0310 	add.w	r3, r7, #16
 8006a20:	2238      	movs	r2, #56	; 0x38
 8006a22:	2100      	movs	r1, #0
 8006a24:	4618      	mov	r0, r3
 8006a26:	f00e f84b 	bl	8014ac0 <memset>
 8006a2a:	23eb      	movs	r3, #235	; 0xeb
 8006a2c:	613b      	str	r3, [r7, #16]
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	617b      	str	r3, [r7, #20]
 8006a32:	23f0      	movs	r3, #240	; 0xf0
 8006a34:	61bb      	str	r3, [r7, #24]
 8006a36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006a3a:	61fb      	str	r3, [r7, #28]
 8006a3c:	2304      	movs	r3, #4
 8006a3e:	627b      	str	r3, [r7, #36]	; 0x24
 8006a40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006a44:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a46:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a4c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006a50:	633b      	str	r3, [r7, #48]	; 0x30
 8006a52:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8006a56:	637b      	str	r3, [r7, #52]	; 0x34
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	63bb      	str	r3, [r7, #56]	; 0x38
        .DataMode = QSPI_DATA_4_LINES,
        .DummyCycles = 4,
        .NbData = Size,
    };

    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8006a5c:	f107 0310 	add.w	r3, r7, #16
 8006a60:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a64:	4619      	mov	r1, r3
 8006a66:	4812      	ldr	r0, [pc, #72]	; (8006ab0 <QSPI_W25Q64JV_Read+0xb4>)
 8006a68:	f005 fa3e 	bl	800bee8 <HAL_QSPI_Command>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d002      	beq.n	8006a78 <QSPI_W25Q64JV_Read+0x7c>
        return QSPI_ERROR;
 8006a72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a76:	e016      	b.n	8006aa6 <QSPI_W25Q64JV_Read+0xaa>
    }

    if (HAL_QSPI_Receive(&hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8006a78:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a7c:	68f9      	ldr	r1, [r7, #12]
 8006a7e:	480c      	ldr	r0, [pc, #48]	; (8006ab0 <QSPI_W25Q64JV_Read+0xb4>)
 8006a80:	f005 fb22 	bl	800c0c8 <HAL_QSPI_Receive>
 8006a84:	4603      	mov	r3, r0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d002      	beq.n	8006a90 <QSPI_W25Q64JV_Read+0x94>
        return QSPI_ERROR;
 8006a8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a8e:	e00a      	b.n	8006aa6 <QSPI_W25Q64JV_Read+0xaa>
    }

    if (QSPI_W25Q64JV_AutoPollingMemReady(HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK) {
 8006a90:	f241 3088 	movw	r0, #5000	; 0x1388
 8006a94:	f7ff feae 	bl	80067f4 <QSPI_W25Q64JV_AutoPollingMemReady>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d002      	beq.n	8006aa4 <QSPI_W25Q64JV_Read+0xa8>
        return QSPI_ERROR;
 8006a9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006aa2:	e000      	b.n	8006aa6 <QSPI_W25Q64JV_Read+0xaa>
    }

    return QSPI_OK;
 8006aa4:	2300      	movs	r3, #0
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	3748      	adds	r7, #72	; 0x48
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}
 8006aae:	bf00      	nop
 8006ab0:	24000728 	.word	0x24000728

08006ab4 <QSPI_W25Q64JV_PageProgram>:

int QSPI_W25Q64JV_PageProgram(uint8_t *pData, uint32_t WriteAddr, uint32_t Size) {
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b092      	sub	sp, #72	; 0x48
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	607a      	str	r2, [r7, #4]
    if (QSPI_W25Q64JV_AutoPollingMemReady(HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK) {
 8006ac0:	f241 3088 	movw	r0, #5000	; 0x1388
 8006ac4:	f7ff fe96 	bl	80067f4 <QSPI_W25Q64JV_AutoPollingMemReady>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d002      	beq.n	8006ad4 <QSPI_W25Q64JV_PageProgram+0x20>
        return QSPI_ERROR;
 8006ace:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ad2:	e045      	b.n	8006b60 <QSPI_W25Q64JV_PageProgram+0xac>
    }

    if (QSPI_W25Q64JV_WriteEnable() != QSPI_OK) {
 8006ad4:	f7ff fec2 	bl	800685c <QSPI_W25Q64JV_WriteEnable>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d002      	beq.n	8006ae4 <QSPI_W25Q64JV_PageProgram+0x30>
        return QSPI_ERROR;
 8006ade:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ae2:	e03d      	b.n	8006b60 <QSPI_W25Q64JV_PageProgram+0xac>
    }

    QSPI_CommandTypeDef cmd = {
 8006ae4:	f107 0310 	add.w	r3, r7, #16
 8006ae8:	2238      	movs	r2, #56	; 0x38
 8006aea:	2100      	movs	r1, #0
 8006aec:	4618      	mov	r0, r3
 8006aee:	f00d ffe7 	bl	8014ac0 <memset>
 8006af2:	2302      	movs	r3, #2
 8006af4:	613b      	str	r3, [r7, #16]
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	617b      	str	r3, [r7, #20]
 8006afa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006afe:	61fb      	str	r3, [r7, #28]
 8006b00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b04:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b10:	637b      	str	r3, [r7, #52]	; 0x34
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	63bb      	str	r3, [r7, #56]	; 0x38
        .AddressSize = QSPI_ADDRESS_24_BITS,
        .DataMode = QSPI_DATA_1_LINE,
        .DummyCycles = 0,
        .NbData = Size,
    };
    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8006b16:	f107 0310 	add.w	r3, r7, #16
 8006b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b1e:	4619      	mov	r1, r3
 8006b20:	4811      	ldr	r0, [pc, #68]	; (8006b68 <QSPI_W25Q64JV_PageProgram+0xb4>)
 8006b22:	f005 f9e1 	bl	800bee8 <HAL_QSPI_Command>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d002      	beq.n	8006b32 <QSPI_W25Q64JV_PageProgram+0x7e>
        return QSPI_ERROR;
 8006b2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b30:	e016      	b.n	8006b60 <QSPI_W25Q64JV_PageProgram+0xac>
    }

    if (HAL_QSPI_Transmit(&hqspi, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8006b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b36:	68f9      	ldr	r1, [r7, #12]
 8006b38:	480b      	ldr	r0, [pc, #44]	; (8006b68 <QSPI_W25Q64JV_PageProgram+0xb4>)
 8006b3a:	f005 fa33 	bl	800bfa4 <HAL_QSPI_Transmit>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d002      	beq.n	8006b4a <QSPI_W25Q64JV_PageProgram+0x96>
        return QSPI_ERROR;
 8006b44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b48:	e00a      	b.n	8006b60 <QSPI_W25Q64JV_PageProgram+0xac>
    }

    if (QSPI_W25Q64JV_AutoPollingMemReady(HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK) {
 8006b4a:	f241 3088 	movw	r0, #5000	; 0x1388
 8006b4e:	f7ff fe51 	bl	80067f4 <QSPI_W25Q64JV_AutoPollingMemReady>
 8006b52:	4603      	mov	r3, r0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d002      	beq.n	8006b5e <QSPI_W25Q64JV_PageProgram+0xaa>
        return QSPI_ERROR;
 8006b58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b5c:	e000      	b.n	8006b60 <QSPI_W25Q64JV_PageProgram+0xac>
    }

    return QSPI_OK;
 8006b5e:	2300      	movs	r3, #0
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3748      	adds	r7, #72	; 0x48
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd80      	pop	{r7, pc}
 8006b68:	24000728 	.word	0x24000728

08006b6c <QSPI_W25Q64JV_Write_NoCheck>:

/*
 * 必须确保写的地址范围内的数据全部为0xFF
 * 具有自动换页的功能
 */
int QSPI_W25Q64JV_Write_NoCheck(uint8_t *pData, uint32_t WriteAddr, uint32_t Size) {
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	607a      	str	r2, [r7, #4]
    int ret = QSPI_OK;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	613b      	str	r3, [r7, #16]
    uint32_t pageremain = W25Q64JV_PAGE_SIZE - WriteAddr % W25Q64JV_PAGE_SIZE;
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8006b84:	617b      	str	r3, [r7, #20]
    if (Size <= pageremain) {
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d801      	bhi.n	8006b92 <QSPI_W25Q64JV_Write_NoCheck+0x26>
        pageremain = Size;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	617b      	str	r3, [r7, #20]
    }
    while (1) {
        ret = QSPI_W25Q64JV_PageProgram(pData, WriteAddr, pageremain);
 8006b92:	697a      	ldr	r2, [r7, #20]
 8006b94:	68b9      	ldr	r1, [r7, #8]
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f7ff ff8c 	bl	8006ab4 <QSPI_W25Q64JV_PageProgram>
 8006b9c:	6138      	str	r0, [r7, #16]
        if (ret != QSPI_OK || Size == pageremain) break;
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d117      	bne.n	8006bd4 <QSPI_W25Q64JV_Write_NoCheck+0x68>
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d013      	beq.n	8006bd4 <QSPI_W25Q64JV_Write_NoCheck+0x68>
        pData += pageremain;
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	60fb      	str	r3, [r7, #12]
        WriteAddr += pageremain;
 8006bb4:	68ba      	ldr	r2, [r7, #8]
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	4413      	add	r3, r2
 8006bba:	60bb      	str	r3, [r7, #8]
        Size -= pageremain;
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	607b      	str	r3, [r7, #4]
        pageremain = Size > W25Q64JV_PAGE_SIZE ? W25Q64JV_PAGE_SIZE : Size;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bca:	bf28      	it	cs
 8006bcc:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8006bd0:	617b      	str	r3, [r7, #20]
        ret = QSPI_W25Q64JV_PageProgram(pData, WriteAddr, pageremain);
 8006bd2:	e7de      	b.n	8006b92 <QSPI_W25Q64JV_Write_NoCheck+0x26>
    }
    return ret;
 8006bd4:	693b      	ldr	r3, [r7, #16]
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3718      	adds	r7, #24
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
	...

08006be0 <QSPI_W25Q64JV_Write>:

int QSPI_W25Q64JV_Write(uint8_t *pData, uint32_t WriteAddr, uint32_t Size) {
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b088      	sub	sp, #32
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	60f8      	str	r0, [r7, #12]
 8006be8:	60b9      	str	r1, [r7, #8]
 8006bea:	607a      	str	r2, [r7, #4]
    int ret = QSPI_OK;
 8006bec:	2300      	movs	r3, #0
 8006bee:	61fb      	str	r3, [r7, #28]
    uint32_t secpos = WriteAddr / W25Q64JV_SECTOR_SIZE;
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	0b1b      	lsrs	r3, r3, #12
 8006bf4:	61bb      	str	r3, [r7, #24]
    uint16_t secoff = WriteAddr % W25Q64JV_SECTOR_SIZE;
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bfe:	82fb      	strh	r3, [r7, #22]
    uint16_t secremain = W25Q64JV_SECTOR_SIZE - secoff;
 8006c00:	8afb      	ldrh	r3, [r7, #22]
 8006c02:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8006c06:	82bb      	strh	r3, [r7, #20]
    uint32_t i;
    while (1) {
    	if (Size <= secremain) secremain = Size;
 8006c08:	8abb      	ldrh	r3, [r7, #20]
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d801      	bhi.n	8006c14 <QSPI_W25Q64JV_Write+0x34>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	82bb      	strh	r3, [r7, #20]
        ret = QSPI_W25Q64JV_Read(w25q64jv_buf, secpos * W25Q64JV_SECTOR_SIZE, W25Q64JV_SECTOR_SIZE);  //读出整个扇区的内容
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	031b      	lsls	r3, r3, #12
 8006c18:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	4835      	ldr	r0, [pc, #212]	; (8006cf4 <QSPI_W25Q64JV_Write+0x114>)
 8006c20:	f7ff feec 	bl	80069fc <QSPI_W25Q64JV_Read>
 8006c24:	61f8      	str	r0, [r7, #28]
        if (ret != QSPI_OK) break;
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d157      	bne.n	8006cdc <QSPI_W25Q64JV_Write+0xfc>
        for (i = 0; i < secremain; i++) {
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	613b      	str	r3, [r7, #16]
 8006c30:	e009      	b.n	8006c46 <QSPI_W25Q64JV_Write+0x66>
            if (w25q64jv_buf[secoff + i] != 0xFF) break;
 8006c32:	8afa      	ldrh	r2, [r7, #22]
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	4413      	add	r3, r2
 8006c38:	4a2e      	ldr	r2, [pc, #184]	; (8006cf4 <QSPI_W25Q64JV_Write+0x114>)
 8006c3a:	5cd3      	ldrb	r3, [r2, r3]
 8006c3c:	2bff      	cmp	r3, #255	; 0xff
 8006c3e:	d107      	bne.n	8006c50 <QSPI_W25Q64JV_Write+0x70>
        for (i = 0; i < secremain; i++) {
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	3301      	adds	r3, #1
 8006c44:	613b      	str	r3, [r7, #16]
 8006c46:	8abb      	ldrh	r3, [r7, #20]
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d3f1      	bcc.n	8006c32 <QSPI_W25Q64JV_Write+0x52>
 8006c4e:	e000      	b.n	8006c52 <QSPI_W25Q64JV_Write+0x72>
            if (w25q64jv_buf[secoff + i] != 0xFF) break;
 8006c50:	bf00      	nop
        }
        if (i < secremain) {
 8006c52:	8abb      	ldrh	r3, [r7, #20]
 8006c54:	693a      	ldr	r2, [r7, #16]
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d21d      	bcs.n	8006c96 <QSPI_W25Q64JV_Write+0xb6>
            ret = QSPI_W25Q64JV_EraseSector(secpos * W25Q64JV_SECTOR_SIZE);
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	031b      	lsls	r3, r3, #12
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f7ff fe8c 	bl	800697c <QSPI_W25Q64JV_EraseSector>
 8006c64:	61f8      	str	r0, [r7, #28]
            if (ret != QSPI_OK) break;
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d139      	bne.n	8006ce0 <QSPI_W25Q64JV_Write+0x100>
            memcpy(w25q64jv_buf + secoff, pData, secremain);
 8006c6c:	8afb      	ldrh	r3, [r7, #22]
 8006c6e:	4a21      	ldr	r2, [pc, #132]	; (8006cf4 <QSPI_W25Q64JV_Write+0x114>)
 8006c70:	4413      	add	r3, r2
 8006c72:	8aba      	ldrh	r2, [r7, #20]
 8006c74:	68f9      	ldr	r1, [r7, #12]
 8006c76:	4618      	mov	r0, r3
 8006c78:	f00d ffaa 	bl	8014bd0 <memcpy>
            ret = QSPI_W25Q64JV_Write_NoCheck(w25q64jv_buf, secpos * W25Q64JV_SECTOR_SIZE, W25Q64JV_SECTOR_SIZE);
 8006c7c:	69bb      	ldr	r3, [r7, #24]
 8006c7e:	031b      	lsls	r3, r3, #12
 8006c80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006c84:	4619      	mov	r1, r3
 8006c86:	481b      	ldr	r0, [pc, #108]	; (8006cf4 <QSPI_W25Q64JV_Write+0x114>)
 8006c88:	f7ff ff70 	bl	8006b6c <QSPI_W25Q64JV_Write_NoCheck>
 8006c8c:	61f8      	str	r0, [r7, #28]
            if (ret != QSPI_OK) break;
 8006c8e:	69fb      	ldr	r3, [r7, #28]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d00a      	beq.n	8006caa <QSPI_W25Q64JV_Write+0xca>
 8006c94:	e029      	b.n	8006cea <QSPI_W25Q64JV_Write+0x10a>
        } else {
            ret = QSPI_W25Q64JV_Write_NoCheck(pData, WriteAddr, secremain);
 8006c96:	8abb      	ldrh	r3, [r7, #20]
 8006c98:	461a      	mov	r2, r3
 8006c9a:	68b9      	ldr	r1, [r7, #8]
 8006c9c:	68f8      	ldr	r0, [r7, #12]
 8006c9e:	f7ff ff65 	bl	8006b6c <QSPI_W25Q64JV_Write_NoCheck>
 8006ca2:	61f8      	str	r0, [r7, #28]
            if (ret != QSPI_OK) break;
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d11c      	bne.n	8006ce4 <QSPI_W25Q64JV_Write+0x104>
        }
        if (Size == secremain) break;
 8006caa:	8abb      	ldrh	r3, [r7, #20]
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d01a      	beq.n	8006ce8 <QSPI_W25Q64JV_Write+0x108>
        secpos++;
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	61bb      	str	r3, [r7, #24]
        secoff = 0;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	82fb      	strh	r3, [r7, #22]
        pData += secremain;
 8006cbc:	8abb      	ldrh	r3, [r7, #20]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	4413      	add	r3, r2
 8006cc2:	60fb      	str	r3, [r7, #12]
        WriteAddr += secremain;
 8006cc4:	8abb      	ldrh	r3, [r7, #20]
 8006cc6:	68ba      	ldr	r2, [r7, #8]
 8006cc8:	4413      	add	r3, r2
 8006cca:	60bb      	str	r3, [r7, #8]
        Size -= secremain;
 8006ccc:	8abb      	ldrh	r3, [r7, #20]
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	1ad3      	subs	r3, r2, r3
 8006cd2:	607b      	str	r3, [r7, #4]
        secremain = (Size - W25Q64JV_SECTOR_SIZE) ? W25Q64JV_SECTOR_SIZE : Size;
 8006cd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006cd8:	82bb      	strh	r3, [r7, #20]
    	if (Size <= secremain) secremain = Size;
 8006cda:	e795      	b.n	8006c08 <QSPI_W25Q64JV_Write+0x28>
        if (ret != QSPI_OK) break;
 8006cdc:	bf00      	nop
 8006cde:	e004      	b.n	8006cea <QSPI_W25Q64JV_Write+0x10a>
            if (ret != QSPI_OK) break;
 8006ce0:	bf00      	nop
 8006ce2:	e002      	b.n	8006cea <QSPI_W25Q64JV_Write+0x10a>
            if (ret != QSPI_OK) break;
 8006ce4:	bf00      	nop
 8006ce6:	e000      	b.n	8006cea <QSPI_W25Q64JV_Write+0x10a>
        if (Size == secremain) break;
 8006ce8:	bf00      	nop
    }
    return ret;
 8006cea:	69fb      	ldr	r3, [r7, #28]
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3720      	adds	r7, #32
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}
 8006cf4:	24001b00 	.word	0x24001b00

08006cf8 <QSPI_W25Q64JV_DeviceID>:
    }

    return QSPI_OK;
}

int QSPI_W25Q64JV_DeviceID(uint8_t id[2]) {
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b090      	sub	sp, #64	; 0x40
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef cmd = {
 8006d00:	f107 0308 	add.w	r3, r7, #8
 8006d04:	2238      	movs	r2, #56	; 0x38
 8006d06:	2100      	movs	r1, #0
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f00d fed9 	bl	8014ac0 <memset>
 8006d0e:	2390      	movs	r3, #144	; 0x90
 8006d10:	60bb      	str	r3, [r7, #8]
 8006d12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006d16:	617b      	str	r3, [r7, #20]
 8006d18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d1c:	623b      	str	r3, [r7, #32]
 8006d1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d22:	627b      	str	r3, [r7, #36]	; 0x24
 8006d24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006d28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d2a:	2302      	movs	r3, #2
 8006d2c:	633b      	str	r3, [r7, #48]	; 0x30
        .AddressSize = QSPI_ADDRESS_24_BITS,
        .DataMode = QSPI_DATA_1_LINE,
        .NbData = 2,
    };

    if (HAL_QSPI_Command(&hqspi, &cmd, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8006d2e:	f107 0308 	add.w	r3, r7, #8
 8006d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d36:	4619      	mov	r1, r3
 8006d38:	480c      	ldr	r0, [pc, #48]	; (8006d6c <QSPI_W25Q64JV_DeviceID+0x74>)
 8006d3a:	f005 f8d5 	bl	800bee8 <HAL_QSPI_Command>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d002      	beq.n	8006d4a <QSPI_W25Q64JV_DeviceID+0x52>
        return QSPI_ERROR;
 8006d44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006d48:	e00c      	b.n	8006d64 <QSPI_W25Q64JV_DeviceID+0x6c>
    }

    if (HAL_QSPI_Receive(&hqspi, id, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8006d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d4e:	6879      	ldr	r1, [r7, #4]
 8006d50:	4806      	ldr	r0, [pc, #24]	; (8006d6c <QSPI_W25Q64JV_DeviceID+0x74>)
 8006d52:	f005 f9b9 	bl	800c0c8 <HAL_QSPI_Receive>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d002      	beq.n	8006d62 <QSPI_W25Q64JV_DeviceID+0x6a>
        return QSPI_ERROR;
 8006d5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006d60:	e000      	b.n	8006d64 <QSPI_W25Q64JV_DeviceID+0x6c>
    }
    return QSPI_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3740      	adds	r7, #64	; 0x40
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	24000728 	.word	0x24000728

08006d70 <Reset_Handler>:
 8006d70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006da8 <LoopFillZerobss+0xe>
 8006d74:	f7ff fc8a 	bl	800668c <SystemInit>
 8006d78:	480c      	ldr	r0, [pc, #48]	; (8006dac <LoopFillZerobss+0x12>)
 8006d7a:	490d      	ldr	r1, [pc, #52]	; (8006db0 <LoopFillZerobss+0x16>)
 8006d7c:	4a0d      	ldr	r2, [pc, #52]	; (8006db4 <LoopFillZerobss+0x1a>)
 8006d7e:	2300      	movs	r3, #0
 8006d80:	e002      	b.n	8006d88 <LoopCopyDataInit>

08006d82 <CopyDataInit>:
 8006d82:	58d4      	ldr	r4, [r2, r3]
 8006d84:	50c4      	str	r4, [r0, r3]
 8006d86:	3304      	adds	r3, #4

08006d88 <LoopCopyDataInit>:
 8006d88:	18c4      	adds	r4, r0, r3
 8006d8a:	428c      	cmp	r4, r1
 8006d8c:	d3f9      	bcc.n	8006d82 <CopyDataInit>
 8006d8e:	4a0a      	ldr	r2, [pc, #40]	; (8006db8 <LoopFillZerobss+0x1e>)
 8006d90:	4c0a      	ldr	r4, [pc, #40]	; (8006dbc <LoopFillZerobss+0x22>)
 8006d92:	2300      	movs	r3, #0
 8006d94:	e001      	b.n	8006d9a <LoopFillZerobss>

08006d96 <FillZerobss>:
 8006d96:	6013      	str	r3, [r2, #0]
 8006d98:	3204      	adds	r2, #4

08006d9a <LoopFillZerobss>:
 8006d9a:	42a2      	cmp	r2, r4
 8006d9c:	d3fb      	bcc.n	8006d96 <FillZerobss>
 8006d9e:	f00d fef1 	bl	8014b84 <__libc_init_array>
 8006da2:	f7f9 fc73 	bl	800068c <main>
 8006da6:	4770      	bx	lr
 8006da8:	24080000 	.word	0x24080000
 8006dac:	24000000 	.word	0x24000000
 8006db0:	240000a0 	.word	0x240000a0
 8006db4:	080158c4 	.word	0x080158c4
 8006db8:	240000a0 	.word	0x240000a0
 8006dbc:	24002c50 	.word	0x24002c50

08006dc0 <ADC3_IRQHandler>:
 8006dc0:	e7fe      	b.n	8006dc0 <ADC3_IRQHandler>
	...

08006dc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006dca:	2003      	movs	r0, #3
 8006dcc:	f001 fce6 	bl	800879c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006dd0:	f006 fa6a 	bl	800d2a8 <HAL_RCC_GetSysClockFreq>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	4b15      	ldr	r3, [pc, #84]	; (8006e2c <HAL_Init+0x68>)
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	0a1b      	lsrs	r3, r3, #8
 8006ddc:	f003 030f 	and.w	r3, r3, #15
 8006de0:	4913      	ldr	r1, [pc, #76]	; (8006e30 <HAL_Init+0x6c>)
 8006de2:	5ccb      	ldrb	r3, [r1, r3]
 8006de4:	f003 031f 	and.w	r3, r3, #31
 8006de8:	fa22 f303 	lsr.w	r3, r2, r3
 8006dec:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006dee:	4b0f      	ldr	r3, [pc, #60]	; (8006e2c <HAL_Init+0x68>)
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	f003 030f 	and.w	r3, r3, #15
 8006df6:	4a0e      	ldr	r2, [pc, #56]	; (8006e30 <HAL_Init+0x6c>)
 8006df8:	5cd3      	ldrb	r3, [r2, r3]
 8006dfa:	f003 031f 	and.w	r3, r3, #31
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	fa22 f303 	lsr.w	r3, r2, r3
 8006e04:	4a0b      	ldr	r2, [pc, #44]	; (8006e34 <HAL_Init+0x70>)
 8006e06:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006e08:	4a0b      	ldr	r2, [pc, #44]	; (8006e38 <HAL_Init+0x74>)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006e0e:	200f      	movs	r0, #15
 8006e10:	f000 f814 	bl	8006e3c <HAL_InitTick>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d001      	beq.n	8006e1e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e002      	b.n	8006e24 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8006e1e:	f7fe fb5f 	bl	80054e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e22:	2300      	movs	r3, #0
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3708      	adds	r7, #8
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	58024400 	.word	0x58024400
 8006e30:	0801583c 	.word	0x0801583c
 8006e34:	24000044 	.word	0x24000044
 8006e38:	24000040 	.word	0x24000040

08006e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006e44:	4b15      	ldr	r3, [pc, #84]	; (8006e9c <HAL_InitTick+0x60>)
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d101      	bne.n	8006e50 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e021      	b.n	8006e94 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8006e50:	4b13      	ldr	r3, [pc, #76]	; (8006ea0 <HAL_InitTick+0x64>)
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	4b11      	ldr	r3, [pc, #68]	; (8006e9c <HAL_InitTick+0x60>)
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	4619      	mov	r1, r3
 8006e5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e66:	4618      	mov	r0, r3
 8006e68:	f001 fccb 	bl	8008802 <HAL_SYSTICK_Config>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d001      	beq.n	8006e76 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e00e      	b.n	8006e94 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2b0f      	cmp	r3, #15
 8006e7a:	d80a      	bhi.n	8006e92 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	6879      	ldr	r1, [r7, #4]
 8006e80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e84:	f001 fc95 	bl	80087b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006e88:	4a06      	ldr	r2, [pc, #24]	; (8006ea4 <HAL_InitTick+0x68>)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	e000      	b.n	8006e94 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3708      	adds	r7, #8
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	2400004c 	.word	0x2400004c
 8006ea0:	24000040 	.word	0x24000040
 8006ea4:	24000048 	.word	0x24000048

08006ea8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006eac:	4b06      	ldr	r3, [pc, #24]	; (8006ec8 <HAL_IncTick+0x20>)
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	4b06      	ldr	r3, [pc, #24]	; (8006ecc <HAL_IncTick+0x24>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4413      	add	r3, r2
 8006eb8:	4a04      	ldr	r2, [pc, #16]	; (8006ecc <HAL_IncTick+0x24>)
 8006eba:	6013      	str	r3, [r2, #0]
}
 8006ebc:	bf00      	nop
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr
 8006ec6:	bf00      	nop
 8006ec8:	2400004c 	.word	0x2400004c
 8006ecc:	24002b00 	.word	0x24002b00

08006ed0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	af00      	add	r7, sp, #0
  return uwTick;
 8006ed4:	4b03      	ldr	r3, [pc, #12]	; (8006ee4 <HAL_GetTick+0x14>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr
 8006ee2:	bf00      	nop
 8006ee4:	24002b00 	.word	0x24002b00

08006ee8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ef0:	f7ff ffee 	bl	8006ed0 <HAL_GetTick>
 8006ef4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f00:	d005      	beq.n	8006f0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006f02:	4b0a      	ldr	r3, [pc, #40]	; (8006f2c <HAL_Delay+0x44>)
 8006f04:	781b      	ldrb	r3, [r3, #0]
 8006f06:	461a      	mov	r2, r3
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	4413      	add	r3, r2
 8006f0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006f0e:	bf00      	nop
 8006f10:	f7ff ffde 	bl	8006ed0 <HAL_GetTick>
 8006f14:	4602      	mov	r2, r0
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	1ad3      	subs	r3, r2, r3
 8006f1a:	68fa      	ldr	r2, [r7, #12]
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d8f7      	bhi.n	8006f10 <HAL_Delay+0x28>
  {
  }
}
 8006f20:	bf00      	nop
 8006f22:	bf00      	nop
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	2400004c 	.word	0x2400004c

08006f30 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8006f30:	b480      	push	{r7}
 8006f32:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8006f34:	4b03      	ldr	r3, [pc, #12]	; (8006f44 <HAL_GetREVID+0x14>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	0c1b      	lsrs	r3, r3, #16
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr
 8006f44:	5c001000 	.word	0x5c001000

08006f48 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	431a      	orrs	r2, r3
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	609a      	str	r2, [r3, #8]
}
 8006f62:	bf00      	nop
 8006f64:	370c      	adds	r7, #12
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr

08006f6e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006f6e:	b480      	push	{r7}
 8006f70:	b083      	sub	sp, #12
 8006f72:	af00      	add	r7, sp, #0
 8006f74:	6078      	str	r0, [r7, #4]
 8006f76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	431a      	orrs	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	609a      	str	r2, [r3, #8]
}
 8006f88:	bf00      	nop
 8006f8a:	370c      	adds	r7, #12
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b087      	sub	sp, #28
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	60b9      	str	r1, [r7, #8]
 8006fba:	607a      	str	r2, [r7, #4]
 8006fbc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	3360      	adds	r3, #96	; 0x60
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	4413      	add	r3, r2
 8006fca:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	430b      	orrs	r3, r1
 8006fde:	431a      	orrs	r2, r3
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8006fe4:	bf00      	nop
 8006fe6:	371c      	adds	r7, #28
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	691b      	ldr	r3, [r3, #16]
 8007000:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	f003 031f 	and.w	r3, r3, #31
 800700a:	6879      	ldr	r1, [r7, #4]
 800700c:	fa01 f303 	lsl.w	r3, r1, r3
 8007010:	431a      	orrs	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	611a      	str	r2, [r3, #16]
}
 8007016:	bf00      	nop
 8007018:	3714      	adds	r7, #20
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr

08007022 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8007022:	b480      	push	{r7}
 8007024:	b087      	sub	sp, #28
 8007026:	af00      	add	r7, sp, #0
 8007028:	60f8      	str	r0, [r7, #12]
 800702a:	60b9      	str	r1, [r7, #8]
 800702c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	3360      	adds	r3, #96	; 0x60
 8007032:	461a      	mov	r2, r3
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	4413      	add	r3, r2
 800703a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	431a      	orrs	r2, r3
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	601a      	str	r2, [r3, #0]
  }
}
 800704c:	bf00      	nop
 800704e:	371c      	adds	r7, #28
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr

08007058 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800706c:	2301      	movs	r3, #1
 800706e:	e000      	b.n	8007072 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	370c      	adds	r7, #12
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr

0800707e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800707e:	b480      	push	{r7}
 8007080:	b087      	sub	sp, #28
 8007082:	af00      	add	r7, sp, #0
 8007084:	60f8      	str	r0, [r7, #12]
 8007086:	60b9      	str	r1, [r7, #8]
 8007088:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	3330      	adds	r3, #48	; 0x30
 800708e:	461a      	mov	r2, r3
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	0a1b      	lsrs	r3, r3, #8
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	f003 030c 	and.w	r3, r3, #12
 800709a:	4413      	add	r3, r2
 800709c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	f003 031f 	and.w	r3, r3, #31
 80070a8:	211f      	movs	r1, #31
 80070aa:	fa01 f303 	lsl.w	r3, r1, r3
 80070ae:	43db      	mvns	r3, r3
 80070b0:	401a      	ands	r2, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	0e9b      	lsrs	r3, r3, #26
 80070b6:	f003 011f 	and.w	r1, r3, #31
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	f003 031f 	and.w	r3, r3, #31
 80070c0:	fa01 f303 	lsl.w	r3, r1, r3
 80070c4:	431a      	orrs	r2, r3
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80070ca:	bf00      	nop
 80070cc:	371c      	adds	r7, #28
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr

080070d6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80070d6:	b480      	push	{r7}
 80070d8:	b083      	sub	sp, #12
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070e2:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d101      	bne.n	80070ee <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80070ea:	2301      	movs	r3, #1
 80070ec:	e000      	b.n	80070f0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b087      	sub	sp, #28
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	3314      	adds	r3, #20
 800710c:	461a      	mov	r2, r3
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	0e5b      	lsrs	r3, r3, #25
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	f003 0304 	and.w	r3, r3, #4
 8007118:	4413      	add	r3, r2
 800711a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	0d1b      	lsrs	r3, r3, #20
 8007124:	f003 031f 	and.w	r3, r3, #31
 8007128:	2107      	movs	r1, #7
 800712a:	fa01 f303 	lsl.w	r3, r1, r3
 800712e:	43db      	mvns	r3, r3
 8007130:	401a      	ands	r2, r3
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	0d1b      	lsrs	r3, r3, #20
 8007136:	f003 031f 	and.w	r3, r3, #31
 800713a:	6879      	ldr	r1, [r7, #4]
 800713c:	fa01 f303 	lsl.w	r3, r1, r3
 8007140:	431a      	orrs	r2, r3
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007146:	bf00      	nop
 8007148:	371c      	adds	r7, #28
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr
	...

08007154 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800716c:	43db      	mvns	r3, r3
 800716e:	401a      	ands	r2, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f003 0318 	and.w	r3, r3, #24
 8007176:	4908      	ldr	r1, [pc, #32]	; (8007198 <LL_ADC_SetChannelSingleDiff+0x44>)
 8007178:	40d9      	lsrs	r1, r3
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	400b      	ands	r3, r1
 800717e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007182:	431a      	orrs	r2, r3
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800718a:	bf00      	nop
 800718c:	3714      	adds	r7, #20
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr
 8007196:	bf00      	nop
 8007198:	000fffff 	.word	0x000fffff

0800719c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800719c:	b480      	push	{r7}
 800719e:	b083      	sub	sp, #12
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	f003 031f 	and.w	r3, r3, #31
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	689a      	ldr	r2, [r3, #8]
 80071e0:	4b04      	ldr	r3, [pc, #16]	; (80071f4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80071e2:	4013      	ands	r3, r2
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	6093      	str	r3, [r2, #8]
}
 80071e8:	bf00      	nop
 80071ea:	370c      	adds	r7, #12
 80071ec:	46bd      	mov	sp, r7
 80071ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f2:	4770      	bx	lr
 80071f4:	5fffffc0 	.word	0x5fffffc0

080071f8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007208:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800720c:	d101      	bne.n	8007212 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800720e:	2301      	movs	r3, #1
 8007210:	e000      	b.n	8007214 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	370c      	adds	r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007220:	b480      	push	{r7}
 8007222:	b083      	sub	sp, #12
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	689a      	ldr	r2, [r3, #8]
 800722c:	4b05      	ldr	r3, [pc, #20]	; (8007244 <LL_ADC_EnableInternalRegulator+0x24>)
 800722e:	4013      	ands	r3, r2
 8007230:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr
 8007244:	6fffffc0 	.word	0x6fffffc0

08007248 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007258:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800725c:	d101      	bne.n	8007262 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800725e:	2301      	movs	r3, #1
 8007260:	e000      	b.n	8007264 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	2b01      	cmp	r3, #1
 8007282:	d101      	bne.n	8007288 <LL_ADC_IsEnabled+0x18>
 8007284:	2301      	movs	r3, #1
 8007286:	e000      	b.n	800728a <LL_ADC_IsEnabled+0x1a>
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	370c      	adds	r7, #12
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr

08007296 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007296:	b480      	push	{r7}
 8007298:	b083      	sub	sp, #12
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	f003 0304 	and.w	r3, r3, #4
 80072a6:	2b04      	cmp	r3, #4
 80072a8:	d101      	bne.n	80072ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80072aa:	2301      	movs	r3, #1
 80072ac:	e000      	b.n	80072b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	f003 0308 	and.w	r3, r3, #8
 80072cc:	2b08      	cmp	r3, #8
 80072ce:	d101      	bne.n	80072d4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80072d0:	2301      	movs	r3, #1
 80072d2:	e000      	b.n	80072d6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	370c      	adds	r7, #12
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr
	...

080072e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80072e4:	b590      	push	{r4, r7, lr}
 80072e6:	b089      	sub	sp, #36	; 0x24
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80072ec:	2300      	movs	r3, #0
 80072ee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80072f0:	2300      	movs	r3, #0
 80072f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d101      	bne.n	80072fe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e18f      	b.n	800761e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007308:	2b00      	cmp	r3, #0
 800730a:	d109      	bne.n	8007320 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f7fe f901 	bl	8005514 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4618      	mov	r0, r3
 8007326:	f7ff ff67 	bl	80071f8 <LL_ADC_IsDeepPowerDownEnabled>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d004      	beq.n	800733a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4618      	mov	r0, r3
 8007336:	f7ff ff4d 	bl	80071d4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4618      	mov	r0, r3
 8007340:	f7ff ff82 	bl	8007248 <LL_ADC_IsInternalRegulatorEnabled>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d114      	bne.n	8007374 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4618      	mov	r0, r3
 8007350:	f7ff ff66 	bl	8007220 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007354:	4b87      	ldr	r3, [pc, #540]	; (8007574 <HAL_ADC_Init+0x290>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	099b      	lsrs	r3, r3, #6
 800735a:	4a87      	ldr	r2, [pc, #540]	; (8007578 <HAL_ADC_Init+0x294>)
 800735c:	fba2 2303 	umull	r2, r3, r2, r3
 8007360:	099b      	lsrs	r3, r3, #6
 8007362:	3301      	adds	r3, #1
 8007364:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007366:	e002      	b.n	800736e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	3b01      	subs	r3, #1
 800736c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d1f9      	bne.n	8007368 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4618      	mov	r0, r3
 800737a:	f7ff ff65 	bl	8007248 <LL_ADC_IsInternalRegulatorEnabled>
 800737e:	4603      	mov	r3, r0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d10d      	bne.n	80073a0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007388:	f043 0210 	orr.w	r2, r3, #16
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007394:	f043 0201 	orr.w	r2, r3, #1
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4618      	mov	r0, r3
 80073a6:	f7ff ff76 	bl	8007296 <LL_ADC_REG_IsConversionOngoing>
 80073aa:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073b0:	f003 0310 	and.w	r3, r3, #16
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f040 8129 	bne.w	800760c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f040 8125 	bne.w	800760c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073c6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80073ca:	f043 0202 	orr.w	r2, r3, #2
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4618      	mov	r0, r3
 80073d8:	f7ff ff4a 	bl	8007270 <LL_ADC_IsEnabled>
 80073dc:	4603      	mov	r3, r0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d136      	bne.n	8007450 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a65      	ldr	r2, [pc, #404]	; (800757c <HAL_ADC_Init+0x298>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d004      	beq.n	80073f6 <HAL_ADC_Init+0x112>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a63      	ldr	r2, [pc, #396]	; (8007580 <HAL_ADC_Init+0x29c>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d10e      	bne.n	8007414 <HAL_ADC_Init+0x130>
 80073f6:	4861      	ldr	r0, [pc, #388]	; (800757c <HAL_ADC_Init+0x298>)
 80073f8:	f7ff ff3a 	bl	8007270 <LL_ADC_IsEnabled>
 80073fc:	4604      	mov	r4, r0
 80073fe:	4860      	ldr	r0, [pc, #384]	; (8007580 <HAL_ADC_Init+0x29c>)
 8007400:	f7ff ff36 	bl	8007270 <LL_ADC_IsEnabled>
 8007404:	4603      	mov	r3, r0
 8007406:	4323      	orrs	r3, r4
 8007408:	2b00      	cmp	r3, #0
 800740a:	bf0c      	ite	eq
 800740c:	2301      	moveq	r3, #1
 800740e:	2300      	movne	r3, #0
 8007410:	b2db      	uxtb	r3, r3
 8007412:	e008      	b.n	8007426 <HAL_ADC_Init+0x142>
 8007414:	485b      	ldr	r0, [pc, #364]	; (8007584 <HAL_ADC_Init+0x2a0>)
 8007416:	f7ff ff2b 	bl	8007270 <LL_ADC_IsEnabled>
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	bf0c      	ite	eq
 8007420:	2301      	moveq	r3, #1
 8007422:	2300      	movne	r3, #0
 8007424:	b2db      	uxtb	r3, r3
 8007426:	2b00      	cmp	r3, #0
 8007428:	d012      	beq.n	8007450 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a53      	ldr	r2, [pc, #332]	; (800757c <HAL_ADC_Init+0x298>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d004      	beq.n	800743e <HAL_ADC_Init+0x15a>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a51      	ldr	r2, [pc, #324]	; (8007580 <HAL_ADC_Init+0x29c>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d101      	bne.n	8007442 <HAL_ADC_Init+0x15e>
 800743e:	4a52      	ldr	r2, [pc, #328]	; (8007588 <HAL_ADC_Init+0x2a4>)
 8007440:	e000      	b.n	8007444 <HAL_ADC_Init+0x160>
 8007442:	4a52      	ldr	r2, [pc, #328]	; (800758c <HAL_ADC_Init+0x2a8>)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	4619      	mov	r1, r3
 800744a:	4610      	mov	r0, r2
 800744c:	f7ff fd7c 	bl	8006f48 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8007450:	f7ff fd6e 	bl	8006f30 <HAL_GetREVID>
 8007454:	4603      	mov	r3, r0
 8007456:	f241 0203 	movw	r2, #4099	; 0x1003
 800745a:	4293      	cmp	r3, r2
 800745c:	d914      	bls.n	8007488 <HAL_ADC_Init+0x1a4>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	2b10      	cmp	r3, #16
 8007464:	d110      	bne.n	8007488 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	7d5b      	ldrb	r3, [r3, #21]
 800746a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007470:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8007476:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	7f1b      	ldrb	r3, [r3, #28]
 800747c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800747e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007480:	f043 030c 	orr.w	r3, r3, #12
 8007484:	61bb      	str	r3, [r7, #24]
 8007486:	e00d      	b.n	80074a4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	7d5b      	ldrb	r3, [r3, #21]
 800748c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007492:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8007498:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	7f1b      	ldrb	r3, [r3, #28]
 800749e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80074a0:	4313      	orrs	r3, r2
 80074a2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	7f1b      	ldrb	r3, [r3, #28]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d106      	bne.n	80074ba <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6a1b      	ldr	r3, [r3, #32]
 80074b0:	3b01      	subs	r3, #1
 80074b2:	045b      	lsls	r3, r3, #17
 80074b4:	69ba      	ldr	r2, [r7, #24]
 80074b6:	4313      	orrs	r3, r2
 80074b8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d009      	beq.n	80074d6 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c6:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074ce:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80074d0:	69ba      	ldr	r2, [r7, #24]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	68da      	ldr	r2, [r3, #12]
 80074dc:	4b2c      	ldr	r3, [pc, #176]	; (8007590 <HAL_ADC_Init+0x2ac>)
 80074de:	4013      	ands	r3, r2
 80074e0:	687a      	ldr	r2, [r7, #4]
 80074e2:	6812      	ldr	r2, [r2, #0]
 80074e4:	69b9      	ldr	r1, [r7, #24]
 80074e6:	430b      	orrs	r3, r1
 80074e8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4618      	mov	r0, r3
 80074f0:	f7ff fed1 	bl	8007296 <LL_ADC_REG_IsConversionOngoing>
 80074f4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7ff fede 	bl	80072bc <LL_ADC_INJ_IsConversionOngoing>
 8007500:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d15f      	bne.n	80075c8 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d15c      	bne.n	80075c8 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	7d1b      	ldrb	r3, [r3, #20]
 8007512:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8007518:	4313      	orrs	r3, r2
 800751a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68da      	ldr	r2, [r3, #12]
 8007522:	4b1c      	ldr	r3, [pc, #112]	; (8007594 <HAL_ADC_Init+0x2b0>)
 8007524:	4013      	ands	r3, r2
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	6812      	ldr	r2, [r2, #0]
 800752a:	69b9      	ldr	r1, [r7, #24]
 800752c:	430b      	orrs	r3, r1
 800752e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007536:	2b01      	cmp	r3, #1
 8007538:	d130      	bne.n	800759c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	691a      	ldr	r2, [r3, #16]
 8007546:	4b14      	ldr	r3, [pc, #80]	; (8007598 <HAL_ADC_Init+0x2b4>)
 8007548:	4013      	ands	r3, r2
 800754a:	687a      	ldr	r2, [r7, #4]
 800754c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800754e:	3a01      	subs	r2, #1
 8007550:	0411      	lsls	r1, r2, #16
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007556:	4311      	orrs	r1, r2
 8007558:	687a      	ldr	r2, [r7, #4]
 800755a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800755c:	4311      	orrs	r1, r2
 800755e:	687a      	ldr	r2, [r7, #4]
 8007560:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007562:	430a      	orrs	r2, r1
 8007564:	431a      	orrs	r2, r3
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f042 0201 	orr.w	r2, r2, #1
 800756e:	611a      	str	r2, [r3, #16]
 8007570:	e01c      	b.n	80075ac <HAL_ADC_Init+0x2c8>
 8007572:	bf00      	nop
 8007574:	24000040 	.word	0x24000040
 8007578:	053e2d63 	.word	0x053e2d63
 800757c:	40022000 	.word	0x40022000
 8007580:	40022100 	.word	0x40022100
 8007584:	58026000 	.word	0x58026000
 8007588:	40022300 	.word	0x40022300
 800758c:	58026300 	.word	0x58026300
 8007590:	fff0c003 	.word	0xfff0c003
 8007594:	ffffbffc 	.word	0xffffbffc
 8007598:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	691a      	ldr	r2, [r3, #16]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f022 0201 	bic.w	r2, r2, #1
 80075aa:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	691b      	ldr	r3, [r3, #16]
 80075b2:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	430a      	orrs	r2, r1
 80075c0:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 fdd8 	bl	8008178 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	68db      	ldr	r3, [r3, #12]
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d10c      	bne.n	80075ea <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d6:	f023 010f 	bic.w	r1, r3, #15
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	699b      	ldr	r3, [r3, #24]
 80075de:	1e5a      	subs	r2, r3, #1
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	430a      	orrs	r2, r1
 80075e6:	631a      	str	r2, [r3, #48]	; 0x30
 80075e8:	e007      	b.n	80075fa <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f022 020f 	bic.w	r2, r2, #15
 80075f8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075fe:	f023 0303 	bic.w	r3, r3, #3
 8007602:	f043 0201 	orr.w	r2, r3, #1
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	655a      	str	r2, [r3, #84]	; 0x54
 800760a:	e007      	b.n	800761c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007610:	f043 0210 	orr.w	r2, r3, #16
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800761c:	7ffb      	ldrb	r3, [r7, #31]
}
 800761e:	4618      	mov	r0, r3
 8007620:	3724      	adds	r7, #36	; 0x24
 8007622:	46bd      	mov	sp, r7
 8007624:	bd90      	pop	{r4, r7, pc}
 8007626:	bf00      	nop

08007628 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b08a      	sub	sp, #40	; 0x28
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8007630:	2300      	movs	r3, #0
 8007632:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a87      	ldr	r2, [pc, #540]	; (8007868 <HAL_ADC_IRQHandler+0x240>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d004      	beq.n	8007658 <HAL_ADC_IRQHandler+0x30>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a86      	ldr	r2, [pc, #536]	; (800786c <HAL_ADC_IRQHandler+0x244>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d101      	bne.n	800765c <HAL_ADC_IRQHandler+0x34>
 8007658:	4b85      	ldr	r3, [pc, #532]	; (8007870 <HAL_ADC_IRQHandler+0x248>)
 800765a:	e000      	b.n	800765e <HAL_ADC_IRQHandler+0x36>
 800765c:	4b85      	ldr	r3, [pc, #532]	; (8007874 <HAL_ADC_IRQHandler+0x24c>)
 800765e:	4618      	mov	r0, r3
 8007660:	f7ff fd9c 	bl	800719c <LL_ADC_GetMultimode>
 8007664:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8007666:	69fb      	ldr	r3, [r7, #28]
 8007668:	f003 0302 	and.w	r3, r3, #2
 800766c:	2b00      	cmp	r3, #0
 800766e:	d017      	beq.n	80076a0 <HAL_ADC_IRQHandler+0x78>
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	f003 0302 	and.w	r3, r3, #2
 8007676:	2b00      	cmp	r3, #0
 8007678:	d012      	beq.n	80076a0 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800767e:	f003 0310 	and.w	r3, r3, #16
 8007682:	2b00      	cmp	r3, #0
 8007684:	d105      	bne.n	8007692 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800768a:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 feca 	bl	800842c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2202      	movs	r2, #2
 800769e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	f003 0304 	and.w	r3, r3, #4
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d004      	beq.n	80076b4 <HAL_ADC_IRQHandler+0x8c>
 80076aa:	69bb      	ldr	r3, [r7, #24]
 80076ac:	f003 0304 	and.w	r3, r3, #4
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d10a      	bne.n	80076ca <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f000 8083 	beq.w	80077c6 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	f003 0308 	and.w	r3, r3, #8
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d07d      	beq.n	80077c6 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ce:	f003 0310 	and.w	r3, r3, #16
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d105      	bne.n	80076e2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7ff fcb6 	bl	8007058 <LL_ADC_REG_IsTriggerSourceSWStart>
 80076ec:	4603      	mov	r3, r0
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d062      	beq.n	80077b8 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a5d      	ldr	r2, [pc, #372]	; (800786c <HAL_ADC_IRQHandler+0x244>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d002      	beq.n	8007702 <HAL_ADC_IRQHandler+0xda>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	e000      	b.n	8007704 <HAL_ADC_IRQHandler+0xdc>
 8007702:	4b59      	ldr	r3, [pc, #356]	; (8007868 <HAL_ADC_IRQHandler+0x240>)
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	6812      	ldr	r2, [r2, #0]
 8007708:	4293      	cmp	r3, r2
 800770a:	d008      	beq.n	800771e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d005      	beq.n	800771e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	2b05      	cmp	r3, #5
 8007716:	d002      	beq.n	800771e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	2b09      	cmp	r3, #9
 800771c:	d104      	bne.n	8007728 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	623b      	str	r3, [r7, #32]
 8007726:	e00c      	b.n	8007742 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a4f      	ldr	r2, [pc, #316]	; (800786c <HAL_ADC_IRQHandler+0x244>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d002      	beq.n	8007738 <HAL_ADC_IRQHandler+0x110>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	e000      	b.n	800773a <HAL_ADC_IRQHandler+0x112>
 8007738:	4b4b      	ldr	r3, [pc, #300]	; (8007868 <HAL_ADC_IRQHandler+0x240>)
 800773a:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8007742:	6a3b      	ldr	r3, [r7, #32]
 8007744:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007748:	2b00      	cmp	r3, #0
 800774a:	d135      	bne.n	80077b8 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 0308 	and.w	r3, r3, #8
 8007756:	2b08      	cmp	r3, #8
 8007758:	d12e      	bne.n	80077b8 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4618      	mov	r0, r3
 8007760:	f7ff fd99 	bl	8007296 <LL_ADC_REG_IsConversionOngoing>
 8007764:	4603      	mov	r3, r0
 8007766:	2b00      	cmp	r3, #0
 8007768:	d11a      	bne.n	80077a0 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	685a      	ldr	r2, [r3, #4]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f022 020c 	bic.w	r2, r2, #12
 8007778:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800777e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800778a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800778e:	2b00      	cmp	r3, #0
 8007790:	d112      	bne.n	80077b8 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007796:	f043 0201 	orr.w	r2, r3, #1
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	655a      	str	r2, [r3, #84]	; 0x54
 800779e:	e00b      	b.n	80077b8 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077a4:	f043 0210 	orr.w	r2, r3, #16
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077b0:	f043 0201 	orr.w	r2, r3, #1
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 f96f 	bl	8007a9c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	220c      	movs	r2, #12
 80077c4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80077c6:	69fb      	ldr	r3, [r7, #28]
 80077c8:	f003 0320 	and.w	r3, r3, #32
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d004      	beq.n	80077da <HAL_ADC_IRQHandler+0x1b2>
 80077d0:	69bb      	ldr	r3, [r7, #24]
 80077d2:	f003 0320 	and.w	r3, r3, #32
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10b      	bne.n	80077f2 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	f000 80a0 	beq.w	8007926 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f000 809a 	beq.w	8007926 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077f6:	f003 0310 	and.w	r3, r3, #16
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d105      	bne.n	800780a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007802:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4618      	mov	r0, r3
 8007810:	f7ff fc61 	bl	80070d6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8007814:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4618      	mov	r0, r3
 800781c:	f7ff fc1c 	bl	8007058 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007820:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a11      	ldr	r2, [pc, #68]	; (800786c <HAL_ADC_IRQHandler+0x244>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d002      	beq.n	8007832 <HAL_ADC_IRQHandler+0x20a>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	e000      	b.n	8007834 <HAL_ADC_IRQHandler+0x20c>
 8007832:	4b0d      	ldr	r3, [pc, #52]	; (8007868 <HAL_ADC_IRQHandler+0x240>)
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	6812      	ldr	r2, [r2, #0]
 8007838:	4293      	cmp	r3, r2
 800783a:	d008      	beq.n	800784e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d005      	beq.n	800784e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	2b06      	cmp	r3, #6
 8007846:	d002      	beq.n	800784e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	2b07      	cmp	r3, #7
 800784c:	d104      	bne.n	8007858 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	623b      	str	r3, [r7, #32]
 8007856:	e014      	b.n	8007882 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a03      	ldr	r2, [pc, #12]	; (800786c <HAL_ADC_IRQHandler+0x244>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d00a      	beq.n	8007878 <HAL_ADC_IRQHandler+0x250>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	e008      	b.n	800787a <HAL_ADC_IRQHandler+0x252>
 8007868:	40022000 	.word	0x40022000
 800786c:	40022100 	.word	0x40022100
 8007870:	40022300 	.word	0x40022300
 8007874:	58026300 	.word	0x58026300
 8007878:	4b84      	ldr	r3, [pc, #528]	; (8007a8c <HAL_ADC_IRQHandler+0x464>)
 800787a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d047      	beq.n	8007918 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8007888:	6a3b      	ldr	r3, [r7, #32]
 800788a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d007      	beq.n	80078a2 <HAL_ADC_IRQHandler+0x27a>
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d03f      	beq.n	8007918 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8007898:	6a3b      	ldr	r3, [r7, #32]
 800789a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d13a      	bne.n	8007918 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ac:	2b40      	cmp	r3, #64	; 0x40
 80078ae:	d133      	bne.n	8007918 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80078b0:	6a3b      	ldr	r3, [r7, #32]
 80078b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d12e      	bne.n	8007918 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4618      	mov	r0, r3
 80078c0:	f7ff fcfc 	bl	80072bc <LL_ADC_INJ_IsConversionOngoing>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d11a      	bne.n	8007900 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	685a      	ldr	r2, [r3, #4]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80078d8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d112      	bne.n	8007918 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078f6:	f043 0201 	orr.w	r2, r3, #1
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	655a      	str	r2, [r3, #84]	; 0x54
 80078fe:	e00b      	b.n	8007918 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007904:	f043 0210 	orr.w	r2, r3, #16
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007910:	f043 0201 	orr.w	r2, r3, #1
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f000 fd5f 	bl	80083dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	2260      	movs	r2, #96	; 0x60
 8007924:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8007926:	69fb      	ldr	r3, [r7, #28]
 8007928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800792c:	2b00      	cmp	r3, #0
 800792e:	d011      	beq.n	8007954 <HAL_ADC_IRQHandler+0x32c>
 8007930:	69bb      	ldr	r3, [r7, #24]
 8007932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007936:	2b00      	cmp	r3, #0
 8007938:	d00c      	beq.n	8007954 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800793e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f000 f8b2 	bl	8007ab0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2280      	movs	r2, #128	; 0x80
 8007952:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8007954:	69fb      	ldr	r3, [r7, #28]
 8007956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800795a:	2b00      	cmp	r3, #0
 800795c:	d012      	beq.n	8007984 <HAL_ADC_IRQHandler+0x35c>
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007964:	2b00      	cmp	r3, #0
 8007966:	d00d      	beq.n	8007984 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800796c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 fd45 	bl	8008404 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007982:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8007984:	69fb      	ldr	r3, [r7, #28]
 8007986:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800798a:	2b00      	cmp	r3, #0
 800798c:	d012      	beq.n	80079b4 <HAL_ADC_IRQHandler+0x38c>
 800798e:	69bb      	ldr	r3, [r7, #24]
 8007990:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00d      	beq.n	80079b4 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800799c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f000 fd37 	bl	8008418 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	f003 0310 	and.w	r3, r3, #16
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d043      	beq.n	8007a46 <HAL_ADC_IRQHandler+0x41e>
 80079be:	69bb      	ldr	r3, [r7, #24]
 80079c0:	f003 0310 	and.w	r3, r3, #16
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d03e      	beq.n	8007a46 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d102      	bne.n	80079d6 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 80079d0:	2301      	movs	r3, #1
 80079d2:	627b      	str	r3, [r7, #36]	; 0x24
 80079d4:	e021      	b.n	8007a1a <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d015      	beq.n	8007a08 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a2a      	ldr	r2, [pc, #168]	; (8007a8c <HAL_ADC_IRQHandler+0x464>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d004      	beq.n	80079f0 <HAL_ADC_IRQHandler+0x3c8>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a29      	ldr	r2, [pc, #164]	; (8007a90 <HAL_ADC_IRQHandler+0x468>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d101      	bne.n	80079f4 <HAL_ADC_IRQHandler+0x3cc>
 80079f0:	4b28      	ldr	r3, [pc, #160]	; (8007a94 <HAL_ADC_IRQHandler+0x46c>)
 80079f2:	e000      	b.n	80079f6 <HAL_ADC_IRQHandler+0x3ce>
 80079f4:	4b28      	ldr	r3, [pc, #160]	; (8007a98 <HAL_ADC_IRQHandler+0x470>)
 80079f6:	4618      	mov	r0, r3
 80079f8:	f7ff fbde 	bl	80071b8 <LL_ADC_GetMultiDMATransfer>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00b      	beq.n	8007a1a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8007a02:	2301      	movs	r3, #1
 8007a04:	627b      	str	r3, [r7, #36]	; 0x24
 8007a06:	e008      	b.n	8007a1a <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	f003 0303 	and.w	r3, r3, #3
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d001      	beq.n	8007a1a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8007a16:	2301      	movs	r3, #1
 8007a18:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8007a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d10e      	bne.n	8007a3e <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a24:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a30:	f043 0202 	orr.w	r2, r3, #2
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 f843 	bl	8007ac4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2210      	movs	r2, #16
 8007a44:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d018      	beq.n	8007a82 <HAL_ADC_IRQHandler+0x45a>
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d013      	beq.n	8007a82 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a5e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a6a:	f043 0208 	orr.w	r2, r3, #8
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007a7a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f000 fcb7 	bl	80083f0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8007a82:	bf00      	nop
 8007a84:	3728      	adds	r7, #40	; 0x28
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	40022000 	.word	0x40022000
 8007a90:	40022100 	.word	0x40022100
 8007a94:	40022300 	.word	0x40022300
 8007a98:	58026300 	.word	0x58026300

08007a9c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8007aa4:	bf00      	nop
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8007ab8:	bf00      	nop
 8007aba:	370c      	adds	r7, #12
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007acc:	bf00      	nop
 8007ace:	370c      	adds	r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007ad8:	b590      	push	{r4, r7, lr}
 8007ada:	b0a1      	sub	sp, #132	; 0x84
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
 8007ae0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	4a9d      	ldr	r2, [pc, #628]	; (8007d68 <HAL_ADC_ConfigChannel+0x290>)
 8007af2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d101      	bne.n	8007b02 <HAL_ADC_ConfigChannel+0x2a>
 8007afe:	2302      	movs	r3, #2
 8007b00:	e321      	b.n	8008146 <HAL_ADC_ConfigChannel+0x66e>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7ff fbc1 	bl	8007296 <LL_ADC_REG_IsConversionOngoing>
 8007b14:	4603      	mov	r3, r0
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f040 8306 	bne.w	8008128 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d108      	bne.n	8007b3a <HAL_ADC_ConfigChannel+0x62>
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	0e9b      	lsrs	r3, r3, #26
 8007b2e:	f003 031f 	and.w	r3, r3, #31
 8007b32:	2201      	movs	r2, #1
 8007b34:	fa02 f303 	lsl.w	r3, r2, r3
 8007b38:	e016      	b.n	8007b68 <HAL_ADC_ConfigChannel+0x90>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b42:	fa93 f3a3 	rbit	r3, r3
 8007b46:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007b48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b4a:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007b4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d101      	bne.n	8007b56 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8007b52:	2320      	movs	r3, #32
 8007b54:	e003      	b.n	8007b5e <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8007b56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b58:	fab3 f383 	clz	r3, r3
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	f003 031f 	and.w	r3, r3, #31
 8007b62:	2201      	movs	r2, #1
 8007b64:	fa02 f303 	lsl.w	r3, r2, r3
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	6812      	ldr	r2, [r2, #0]
 8007b6c:	69d1      	ldr	r1, [r2, #28]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	6812      	ldr	r2, [r2, #0]
 8007b72:	430b      	orrs	r3, r1
 8007b74:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6818      	ldr	r0, [r3, #0]
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	6859      	ldr	r1, [r3, #4]
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	461a      	mov	r2, r3
 8007b84:	f7ff fa7b 	bl	800707e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7ff fb82 	bl	8007296 <LL_ADC_REG_IsConversionOngoing>
 8007b92:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7ff fb8f 	bl	80072bc <LL_ADC_INJ_IsConversionOngoing>
 8007b9e:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007ba0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f040 80b3 	bne.w	8007d0e <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007ba8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	f040 80af 	bne.w	8007d0e <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6818      	ldr	r0, [r3, #0]
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	6819      	ldr	r1, [r3, #0]
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	f7ff fa9d 	bl	80070fc <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007bc2:	4b6a      	ldr	r3, [pc, #424]	; (8007d6c <HAL_ADC_ConfigChannel+0x294>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007bca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007bce:	d10b      	bne.n	8007be8 <HAL_ADC_ConfigChannel+0x110>
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	695a      	ldr	r2, [r3, #20]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	089b      	lsrs	r3, r3, #2
 8007bdc:	f003 0307 	and.w	r3, r3, #7
 8007be0:	005b      	lsls	r3, r3, #1
 8007be2:	fa02 f303 	lsl.w	r3, r2, r3
 8007be6:	e01d      	b.n	8007c24 <HAL_ADC_ConfigChannel+0x14c>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	f003 0310 	and.w	r3, r3, #16
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d10b      	bne.n	8007c0e <HAL_ADC_ConfigChannel+0x136>
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	695a      	ldr	r2, [r3, #20]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	089b      	lsrs	r3, r3, #2
 8007c02:	f003 0307 	and.w	r3, r3, #7
 8007c06:	005b      	lsls	r3, r3, #1
 8007c08:	fa02 f303 	lsl.w	r3, r2, r3
 8007c0c:	e00a      	b.n	8007c24 <HAL_ADC_ConfigChannel+0x14c>
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	695a      	ldr	r2, [r3, #20]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	089b      	lsrs	r3, r3, #2
 8007c1a:	f003 0304 	and.w	r3, r3, #4
 8007c1e:	005b      	lsls	r3, r3, #1
 8007c20:	fa02 f303 	lsl.w	r3, r2, r3
 8007c24:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	2b04      	cmp	r3, #4
 8007c2c:	d027      	beq.n	8007c7e <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6818      	ldr	r0, [r3, #0]
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	6919      	ldr	r1, [r3, #16]
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007c3c:	f7ff f9b8 	bl	8006fb0 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6818      	ldr	r0, [r3, #0]
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	6919      	ldr	r1, [r3, #16]
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	7e5b      	ldrb	r3, [r3, #25]
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d102      	bne.n	8007c56 <HAL_ADC_ConfigChannel+0x17e>
 8007c50:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007c54:	e000      	b.n	8007c58 <HAL_ADC_ConfigChannel+0x180>
 8007c56:	2300      	movs	r3, #0
 8007c58:	461a      	mov	r2, r3
 8007c5a:	f7ff f9e2 	bl	8007022 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6818      	ldr	r0, [r3, #0]
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	6919      	ldr	r1, [r3, #16]
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	7e1b      	ldrb	r3, [r3, #24]
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d102      	bne.n	8007c74 <HAL_ADC_ConfigChannel+0x19c>
 8007c6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007c72:	e000      	b.n	8007c76 <HAL_ADC_ConfigChannel+0x19e>
 8007c74:	2300      	movs	r3, #0
 8007c76:	461a      	mov	r2, r3
 8007c78:	f7ff f9ba 	bl	8006ff0 <LL_ADC_SetDataRightShift>
 8007c7c:	e047      	b.n	8007d0e <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c84:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	069b      	lsls	r3, r3, #26
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d107      	bne.n	8007ca2 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8007ca0:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ca8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	069b      	lsls	r3, r3, #26
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d107      	bne.n	8007cc6 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8007cc4:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ccc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	069b      	lsls	r3, r3, #26
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d107      	bne.n	8007cea <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8007ce8:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cf0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	069b      	lsls	r3, r3, #26
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d107      	bne.n	8007d0e <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8007d0c:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4618      	mov	r0, r3
 8007d14:	f7ff faac 	bl	8007270 <LL_ADC_IsEnabled>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f040 820d 	bne.w	800813a <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6818      	ldr	r0, [r3, #0]
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	6819      	ldr	r1, [r3, #0]
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	461a      	mov	r2, r3
 8007d2e:	f7ff fa11 	bl	8007154 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	4a0c      	ldr	r2, [pc, #48]	; (8007d68 <HAL_ADC_ConfigChannel+0x290>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	f040 8133 	bne.w	8007fa4 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d110      	bne.n	8007d70 <HAL_ADC_ConfigChannel+0x298>
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	0e9b      	lsrs	r3, r3, #26
 8007d54:	3301      	adds	r3, #1
 8007d56:	f003 031f 	and.w	r3, r3, #31
 8007d5a:	2b09      	cmp	r3, #9
 8007d5c:	bf94      	ite	ls
 8007d5e:	2301      	movls	r3, #1
 8007d60:	2300      	movhi	r3, #0
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	e01e      	b.n	8007da4 <HAL_ADC_ConfigChannel+0x2cc>
 8007d66:	bf00      	nop
 8007d68:	47ff0000 	.word	0x47ff0000
 8007d6c:	5c001000 	.word	0x5c001000
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007d78:	fa93 f3a3 	rbit	r3, r3
 8007d7c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8007d7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007d80:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8007d82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d101      	bne.n	8007d8c <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8007d88:	2320      	movs	r3, #32
 8007d8a:	e003      	b.n	8007d94 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8007d8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d8e:	fab3 f383 	clz	r3, r3
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	3301      	adds	r3, #1
 8007d96:	f003 031f 	and.w	r3, r3, #31
 8007d9a:	2b09      	cmp	r3, #9
 8007d9c:	bf94      	ite	ls
 8007d9e:	2301      	movls	r3, #1
 8007da0:	2300      	movhi	r3, #0
 8007da2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d079      	beq.n	8007e9c <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d107      	bne.n	8007dc4 <HAL_ADC_ConfigChannel+0x2ec>
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	0e9b      	lsrs	r3, r3, #26
 8007dba:	3301      	adds	r3, #1
 8007dbc:	069b      	lsls	r3, r3, #26
 8007dbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007dc2:	e015      	b.n	8007df0 <HAL_ADC_ConfigChannel+0x318>
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007dcc:	fa93 f3a3 	rbit	r3, r3
 8007dd0:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8007dd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007dd4:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8007dd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d101      	bne.n	8007de0 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8007ddc:	2320      	movs	r3, #32
 8007dde:	e003      	b.n	8007de8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8007de0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007de2:	fab3 f383 	clz	r3, r3
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	3301      	adds	r3, #1
 8007dea:	069b      	lsls	r3, r3, #26
 8007dec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d109      	bne.n	8007e10 <HAL_ADC_ConfigChannel+0x338>
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	0e9b      	lsrs	r3, r3, #26
 8007e02:	3301      	adds	r3, #1
 8007e04:	f003 031f 	and.w	r3, r3, #31
 8007e08:	2101      	movs	r1, #1
 8007e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e0e:	e017      	b.n	8007e40 <HAL_ADC_ConfigChannel+0x368>
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e18:	fa93 f3a3 	rbit	r3, r3
 8007e1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8007e1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e20:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8007e22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d101      	bne.n	8007e2c <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8007e28:	2320      	movs	r3, #32
 8007e2a:	e003      	b.n	8007e34 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8007e2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e2e:	fab3 f383 	clz	r3, r3
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	3301      	adds	r3, #1
 8007e36:	f003 031f 	and.w	r3, r3, #31
 8007e3a:	2101      	movs	r1, #1
 8007e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e40:	ea42 0103 	orr.w	r1, r2, r3
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d10a      	bne.n	8007e66 <HAL_ADC_ConfigChannel+0x38e>
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	0e9b      	lsrs	r3, r3, #26
 8007e56:	3301      	adds	r3, #1
 8007e58:	f003 021f 	and.w	r2, r3, #31
 8007e5c:	4613      	mov	r3, r2
 8007e5e:	005b      	lsls	r3, r3, #1
 8007e60:	4413      	add	r3, r2
 8007e62:	051b      	lsls	r3, r3, #20
 8007e64:	e018      	b.n	8007e98 <HAL_ADC_ConfigChannel+0x3c0>
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e6e:	fa93 f3a3 	rbit	r3, r3
 8007e72:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8007e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e76:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8007e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d101      	bne.n	8007e82 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8007e7e:	2320      	movs	r3, #32
 8007e80:	e003      	b.n	8007e8a <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8007e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e84:	fab3 f383 	clz	r3, r3
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	f003 021f 	and.w	r2, r3, #31
 8007e90:	4613      	mov	r3, r2
 8007e92:	005b      	lsls	r3, r3, #1
 8007e94:	4413      	add	r3, r2
 8007e96:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007e98:	430b      	orrs	r3, r1
 8007e9a:	e07e      	b.n	8007f9a <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d107      	bne.n	8007eb8 <HAL_ADC_ConfigChannel+0x3e0>
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	0e9b      	lsrs	r3, r3, #26
 8007eae:	3301      	adds	r3, #1
 8007eb0:	069b      	lsls	r3, r3, #26
 8007eb2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007eb6:	e015      	b.n	8007ee4 <HAL_ADC_ConfigChannel+0x40c>
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ec0:	fa93 f3a3 	rbit	r3, r3
 8007ec4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8007ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8007eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d101      	bne.n	8007ed4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8007ed0:	2320      	movs	r3, #32
 8007ed2:	e003      	b.n	8007edc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8007ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed6:	fab3 f383 	clz	r3, r3
 8007eda:	b2db      	uxtb	r3, r3
 8007edc:	3301      	adds	r3, #1
 8007ede:	069b      	lsls	r3, r3, #26
 8007ee0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d109      	bne.n	8007f04 <HAL_ADC_ConfigChannel+0x42c>
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	0e9b      	lsrs	r3, r3, #26
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	f003 031f 	and.w	r3, r3, #31
 8007efc:	2101      	movs	r1, #1
 8007efe:	fa01 f303 	lsl.w	r3, r1, r3
 8007f02:	e017      	b.n	8007f34 <HAL_ADC_ConfigChannel+0x45c>
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f0a:	69fb      	ldr	r3, [r7, #28]
 8007f0c:	fa93 f3a3 	rbit	r3, r3
 8007f10:	61bb      	str	r3, [r7, #24]
  return result;
 8007f12:	69bb      	ldr	r3, [r7, #24]
 8007f14:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8007f16:	6a3b      	ldr	r3, [r7, #32]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d101      	bne.n	8007f20 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8007f1c:	2320      	movs	r3, #32
 8007f1e:	e003      	b.n	8007f28 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8007f20:	6a3b      	ldr	r3, [r7, #32]
 8007f22:	fab3 f383 	clz	r3, r3
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	3301      	adds	r3, #1
 8007f2a:	f003 031f 	and.w	r3, r3, #31
 8007f2e:	2101      	movs	r1, #1
 8007f30:	fa01 f303 	lsl.w	r3, r1, r3
 8007f34:	ea42 0103 	orr.w	r1, r2, r3
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d10d      	bne.n	8007f60 <HAL_ADC_ConfigChannel+0x488>
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	0e9b      	lsrs	r3, r3, #26
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	f003 021f 	and.w	r2, r3, #31
 8007f50:	4613      	mov	r3, r2
 8007f52:	005b      	lsls	r3, r3, #1
 8007f54:	4413      	add	r3, r2
 8007f56:	3b1e      	subs	r3, #30
 8007f58:	051b      	lsls	r3, r3, #20
 8007f5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007f5e:	e01b      	b.n	8007f98 <HAL_ADC_ConfigChannel+0x4c0>
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	fa93 f3a3 	rbit	r3, r3
 8007f6c:	60fb      	str	r3, [r7, #12]
  return result;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d101      	bne.n	8007f7c <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8007f78:	2320      	movs	r3, #32
 8007f7a:	e003      	b.n	8007f84 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	fab3 f383 	clz	r3, r3
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	3301      	adds	r3, #1
 8007f86:	f003 021f 	and.w	r2, r3, #31
 8007f8a:	4613      	mov	r3, r2
 8007f8c:	005b      	lsls	r3, r3, #1
 8007f8e:	4413      	add	r3, r2
 8007f90:	3b1e      	subs	r3, #30
 8007f92:	051b      	lsls	r3, r3, #20
 8007f94:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007f98:	430b      	orrs	r3, r1
 8007f9a:	683a      	ldr	r2, [r7, #0]
 8007f9c:	6892      	ldr	r2, [r2, #8]
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	f7ff f8ac 	bl	80070fc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f280 80c6 	bge.w	800813a <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a67      	ldr	r2, [pc, #412]	; (8008150 <HAL_ADC_ConfigChannel+0x678>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d004      	beq.n	8007fc2 <HAL_ADC_ConfigChannel+0x4ea>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a65      	ldr	r2, [pc, #404]	; (8008154 <HAL_ADC_ConfigChannel+0x67c>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d101      	bne.n	8007fc6 <HAL_ADC_ConfigChannel+0x4ee>
 8007fc2:	4b65      	ldr	r3, [pc, #404]	; (8008158 <HAL_ADC_ConfigChannel+0x680>)
 8007fc4:	e000      	b.n	8007fc8 <HAL_ADC_ConfigChannel+0x4f0>
 8007fc6:	4b65      	ldr	r3, [pc, #404]	; (800815c <HAL_ADC_ConfigChannel+0x684>)
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f7fe ffe3 	bl	8006f94 <LL_ADC_GetCommonPathInternalCh>
 8007fce:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a5e      	ldr	r2, [pc, #376]	; (8008150 <HAL_ADC_ConfigChannel+0x678>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d004      	beq.n	8007fe4 <HAL_ADC_ConfigChannel+0x50c>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a5d      	ldr	r2, [pc, #372]	; (8008154 <HAL_ADC_ConfigChannel+0x67c>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d10e      	bne.n	8008002 <HAL_ADC_ConfigChannel+0x52a>
 8007fe4:	485a      	ldr	r0, [pc, #360]	; (8008150 <HAL_ADC_ConfigChannel+0x678>)
 8007fe6:	f7ff f943 	bl	8007270 <LL_ADC_IsEnabled>
 8007fea:	4604      	mov	r4, r0
 8007fec:	4859      	ldr	r0, [pc, #356]	; (8008154 <HAL_ADC_ConfigChannel+0x67c>)
 8007fee:	f7ff f93f 	bl	8007270 <LL_ADC_IsEnabled>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	4323      	orrs	r3, r4
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	bf0c      	ite	eq
 8007ffa:	2301      	moveq	r3, #1
 8007ffc:	2300      	movne	r3, #0
 8007ffe:	b2db      	uxtb	r3, r3
 8008000:	e008      	b.n	8008014 <HAL_ADC_ConfigChannel+0x53c>
 8008002:	4857      	ldr	r0, [pc, #348]	; (8008160 <HAL_ADC_ConfigChannel+0x688>)
 8008004:	f7ff f934 	bl	8007270 <LL_ADC_IsEnabled>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	bf0c      	ite	eq
 800800e:	2301      	moveq	r3, #1
 8008010:	2300      	movne	r3, #0
 8008012:	b2db      	uxtb	r3, r3
 8008014:	2b00      	cmp	r3, #0
 8008016:	d07d      	beq.n	8008114 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a51      	ldr	r2, [pc, #324]	; (8008164 <HAL_ADC_ConfigChannel+0x68c>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d130      	bne.n	8008084 <HAL_ADC_ConfigChannel+0x5ac>
 8008022:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008024:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008028:	2b00      	cmp	r3, #0
 800802a:	d12b      	bne.n	8008084 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a4b      	ldr	r2, [pc, #300]	; (8008160 <HAL_ADC_ConfigChannel+0x688>)
 8008032:	4293      	cmp	r3, r2
 8008034:	f040 8081 	bne.w	800813a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a44      	ldr	r2, [pc, #272]	; (8008150 <HAL_ADC_ConfigChannel+0x678>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d004      	beq.n	800804c <HAL_ADC_ConfigChannel+0x574>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a43      	ldr	r2, [pc, #268]	; (8008154 <HAL_ADC_ConfigChannel+0x67c>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d101      	bne.n	8008050 <HAL_ADC_ConfigChannel+0x578>
 800804c:	4a42      	ldr	r2, [pc, #264]	; (8008158 <HAL_ADC_ConfigChannel+0x680>)
 800804e:	e000      	b.n	8008052 <HAL_ADC_ConfigChannel+0x57a>
 8008050:	4a42      	ldr	r2, [pc, #264]	; (800815c <HAL_ADC_ConfigChannel+0x684>)
 8008052:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008054:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008058:	4619      	mov	r1, r3
 800805a:	4610      	mov	r0, r2
 800805c:	f7fe ff87 	bl	8006f6e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008060:	4b41      	ldr	r3, [pc, #260]	; (8008168 <HAL_ADC_ConfigChannel+0x690>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	099b      	lsrs	r3, r3, #6
 8008066:	4a41      	ldr	r2, [pc, #260]	; (800816c <HAL_ADC_ConfigChannel+0x694>)
 8008068:	fba2 2303 	umull	r2, r3, r2, r3
 800806c:	099b      	lsrs	r3, r3, #6
 800806e:	3301      	adds	r3, #1
 8008070:	005b      	lsls	r3, r3, #1
 8008072:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8008074:	e002      	b.n	800807c <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	3b01      	subs	r3, #1
 800807a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d1f9      	bne.n	8008076 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008082:	e05a      	b.n	800813a <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a39      	ldr	r2, [pc, #228]	; (8008170 <HAL_ADC_ConfigChannel+0x698>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d11e      	bne.n	80080cc <HAL_ADC_ConfigChannel+0x5f4>
 800808e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008090:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008094:	2b00      	cmp	r3, #0
 8008096:	d119      	bne.n	80080cc <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a30      	ldr	r2, [pc, #192]	; (8008160 <HAL_ADC_ConfigChannel+0x688>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d14b      	bne.n	800813a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a2a      	ldr	r2, [pc, #168]	; (8008150 <HAL_ADC_ConfigChannel+0x678>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d004      	beq.n	80080b6 <HAL_ADC_ConfigChannel+0x5de>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a28      	ldr	r2, [pc, #160]	; (8008154 <HAL_ADC_ConfigChannel+0x67c>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d101      	bne.n	80080ba <HAL_ADC_ConfigChannel+0x5e2>
 80080b6:	4a28      	ldr	r2, [pc, #160]	; (8008158 <HAL_ADC_ConfigChannel+0x680>)
 80080b8:	e000      	b.n	80080bc <HAL_ADC_ConfigChannel+0x5e4>
 80080ba:	4a28      	ldr	r2, [pc, #160]	; (800815c <HAL_ADC_ConfigChannel+0x684>)
 80080bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80080c2:	4619      	mov	r1, r3
 80080c4:	4610      	mov	r0, r2
 80080c6:	f7fe ff52 	bl	8006f6e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80080ca:	e036      	b.n	800813a <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a28      	ldr	r2, [pc, #160]	; (8008174 <HAL_ADC_ConfigChannel+0x69c>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d131      	bne.n	800813a <HAL_ADC_ConfigChannel+0x662>
 80080d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d12c      	bne.n	800813a <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a1e      	ldr	r2, [pc, #120]	; (8008160 <HAL_ADC_ConfigChannel+0x688>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d127      	bne.n	800813a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a18      	ldr	r2, [pc, #96]	; (8008150 <HAL_ADC_ConfigChannel+0x678>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d004      	beq.n	80080fe <HAL_ADC_ConfigChannel+0x626>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a16      	ldr	r2, [pc, #88]	; (8008154 <HAL_ADC_ConfigChannel+0x67c>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d101      	bne.n	8008102 <HAL_ADC_ConfigChannel+0x62a>
 80080fe:	4a16      	ldr	r2, [pc, #88]	; (8008158 <HAL_ADC_ConfigChannel+0x680>)
 8008100:	e000      	b.n	8008104 <HAL_ADC_ConfigChannel+0x62c>
 8008102:	4a16      	ldr	r2, [pc, #88]	; (800815c <HAL_ADC_ConfigChannel+0x684>)
 8008104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008106:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800810a:	4619      	mov	r1, r3
 800810c:	4610      	mov	r0, r2
 800810e:	f7fe ff2e 	bl	8006f6e <LL_ADC_SetCommonPathInternalCh>
 8008112:	e012      	b.n	800813a <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008118:	f043 0220 	orr.w	r2, r3, #32
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8008120:	2301      	movs	r3, #1
 8008122:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8008126:	e008      	b.n	800813a <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800812c:	f043 0220 	orr.w	r2, r3, #32
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8008134:	2301      	movs	r3, #1
 8008136:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8008142:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8008146:	4618      	mov	r0, r3
 8008148:	3784      	adds	r7, #132	; 0x84
 800814a:	46bd      	mov	sp, r7
 800814c:	bd90      	pop	{r4, r7, pc}
 800814e:	bf00      	nop
 8008150:	40022000 	.word	0x40022000
 8008154:	40022100 	.word	0x40022100
 8008158:	40022300 	.word	0x40022300
 800815c:	58026300 	.word	0x58026300
 8008160:	58026000 	.word	0x58026000
 8008164:	cb840000 	.word	0xcb840000
 8008168:	24000040 	.word	0x24000040
 800816c:	053e2d63 	.word	0x053e2d63
 8008170:	c7520000 	.word	0xc7520000
 8008174:	cfb80000 	.word	0xcfb80000

08008178 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a7a      	ldr	r2, [pc, #488]	; (8008370 <ADC_ConfigureBoostMode+0x1f8>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d004      	beq.n	8008194 <ADC_ConfigureBoostMode+0x1c>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a79      	ldr	r2, [pc, #484]	; (8008374 <ADC_ConfigureBoostMode+0x1fc>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d109      	bne.n	80081a8 <ADC_ConfigureBoostMode+0x30>
 8008194:	4b78      	ldr	r3, [pc, #480]	; (8008378 <ADC_ConfigureBoostMode+0x200>)
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800819c:	2b00      	cmp	r3, #0
 800819e:	bf14      	ite	ne
 80081a0:	2301      	movne	r3, #1
 80081a2:	2300      	moveq	r3, #0
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	e008      	b.n	80081ba <ADC_ConfigureBoostMode+0x42>
 80081a8:	4b74      	ldr	r3, [pc, #464]	; (800837c <ADC_ConfigureBoostMode+0x204>)
 80081aa:	689b      	ldr	r3, [r3, #8]
 80081ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	bf14      	ite	ne
 80081b4:	2301      	movne	r3, #1
 80081b6:	2300      	moveq	r3, #0
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d01c      	beq.n	80081f8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80081be:	f005 f9ed 	bl	800d59c <HAL_RCC_GetHCLKFreq>
 80081c2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80081cc:	d010      	beq.n	80081f0 <ADC_ConfigureBoostMode+0x78>
 80081ce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80081d2:	d873      	bhi.n	80082bc <ADC_ConfigureBoostMode+0x144>
 80081d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081d8:	d002      	beq.n	80081e0 <ADC_ConfigureBoostMode+0x68>
 80081da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80081de:	d16d      	bne.n	80082bc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	0c1b      	lsrs	r3, r3, #16
 80081e6:	68fa      	ldr	r2, [r7, #12]
 80081e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80081ec:	60fb      	str	r3, [r7, #12]
        break;
 80081ee:	e068      	b.n	80082c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	089b      	lsrs	r3, r3, #2
 80081f4:	60fb      	str	r3, [r7, #12]
        break;
 80081f6:	e064      	b.n	80082c2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80081f8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80081fc:	f04f 0100 	mov.w	r1, #0
 8008200:	f006 fc32 	bl	800ea68 <HAL_RCCEx_GetPeriphCLKFreq>
 8008204:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800820e:	d051      	beq.n	80082b4 <ADC_ConfigureBoostMode+0x13c>
 8008210:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8008214:	d854      	bhi.n	80082c0 <ADC_ConfigureBoostMode+0x148>
 8008216:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800821a:	d047      	beq.n	80082ac <ADC_ConfigureBoostMode+0x134>
 800821c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8008220:	d84e      	bhi.n	80082c0 <ADC_ConfigureBoostMode+0x148>
 8008222:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8008226:	d03d      	beq.n	80082a4 <ADC_ConfigureBoostMode+0x12c>
 8008228:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800822c:	d848      	bhi.n	80082c0 <ADC_ConfigureBoostMode+0x148>
 800822e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008232:	d033      	beq.n	800829c <ADC_ConfigureBoostMode+0x124>
 8008234:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008238:	d842      	bhi.n	80082c0 <ADC_ConfigureBoostMode+0x148>
 800823a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800823e:	d029      	beq.n	8008294 <ADC_ConfigureBoostMode+0x11c>
 8008240:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8008244:	d83c      	bhi.n	80082c0 <ADC_ConfigureBoostMode+0x148>
 8008246:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800824a:	d01a      	beq.n	8008282 <ADC_ConfigureBoostMode+0x10a>
 800824c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8008250:	d836      	bhi.n	80082c0 <ADC_ConfigureBoostMode+0x148>
 8008252:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8008256:	d014      	beq.n	8008282 <ADC_ConfigureBoostMode+0x10a>
 8008258:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800825c:	d830      	bhi.n	80082c0 <ADC_ConfigureBoostMode+0x148>
 800825e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008262:	d00e      	beq.n	8008282 <ADC_ConfigureBoostMode+0x10a>
 8008264:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008268:	d82a      	bhi.n	80082c0 <ADC_ConfigureBoostMode+0x148>
 800826a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800826e:	d008      	beq.n	8008282 <ADC_ConfigureBoostMode+0x10a>
 8008270:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008274:	d824      	bhi.n	80082c0 <ADC_ConfigureBoostMode+0x148>
 8008276:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800827a:	d002      	beq.n	8008282 <ADC_ConfigureBoostMode+0x10a>
 800827c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008280:	d11e      	bne.n	80082c0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	0c9b      	lsrs	r3, r3, #18
 8008288:	005b      	lsls	r3, r3, #1
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008290:	60fb      	str	r3, [r7, #12]
        break;
 8008292:	e016      	b.n	80082c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	091b      	lsrs	r3, r3, #4
 8008298:	60fb      	str	r3, [r7, #12]
        break;
 800829a:	e012      	b.n	80082c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	095b      	lsrs	r3, r3, #5
 80082a0:	60fb      	str	r3, [r7, #12]
        break;
 80082a2:	e00e      	b.n	80082c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	099b      	lsrs	r3, r3, #6
 80082a8:	60fb      	str	r3, [r7, #12]
        break;
 80082aa:	e00a      	b.n	80082c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	09db      	lsrs	r3, r3, #7
 80082b0:	60fb      	str	r3, [r7, #12]
        break;
 80082b2:	e006      	b.n	80082c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	0a1b      	lsrs	r3, r3, #8
 80082b8:	60fb      	str	r3, [r7, #12]
        break;
 80082ba:	e002      	b.n	80082c2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80082bc:	bf00      	nop
 80082be:	e000      	b.n	80082c2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80082c0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80082c2:	f7fe fe35 	bl	8006f30 <HAL_GetREVID>
 80082c6:	4603      	mov	r3, r0
 80082c8:	f241 0203 	movw	r2, #4099	; 0x1003
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d815      	bhi.n	80082fc <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	4a2b      	ldr	r2, [pc, #172]	; (8008380 <ADC_ConfigureBoostMode+0x208>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d908      	bls.n	80082ea <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	689a      	ldr	r2, [r3, #8]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082e6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80082e8:	e03e      	b.n	8008368 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	689a      	ldr	r2, [r3, #8]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80082f8:	609a      	str	r2, [r3, #8]
}
 80082fa:	e035      	b.n	8008368 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	085b      	lsrs	r3, r3, #1
 8008300:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	4a1f      	ldr	r2, [pc, #124]	; (8008384 <ADC_ConfigureBoostMode+0x20c>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d808      	bhi.n	800831c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	689a      	ldr	r2, [r3, #8]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008318:	609a      	str	r2, [r3, #8]
}
 800831a:	e025      	b.n	8008368 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	4a1a      	ldr	r2, [pc, #104]	; (8008388 <ADC_ConfigureBoostMode+0x210>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d80a      	bhi.n	800833a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008336:	609a      	str	r2, [r3, #8]
}
 8008338:	e016      	b.n	8008368 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	4a13      	ldr	r2, [pc, #76]	; (800838c <ADC_ConfigureBoostMode+0x214>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d80a      	bhi.n	8008358 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008354:	609a      	str	r2, [r3, #8]
}
 8008356:	e007      	b.n	8008368 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	689a      	ldr	r2, [r3, #8]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8008366:	609a      	str	r2, [r3, #8]
}
 8008368:	bf00      	nop
 800836a:	3710      	adds	r7, #16
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}
 8008370:	40022000 	.word	0x40022000
 8008374:	40022100 	.word	0x40022100
 8008378:	40022300 	.word	0x40022300
 800837c:	58026300 	.word	0x58026300
 8008380:	01312d00 	.word	0x01312d00
 8008384:	005f5e10 	.word	0x005f5e10
 8008388:	00bebc20 	.word	0x00bebc20
 800838c:	017d7840 	.word	0x017d7840

08008390 <LL_ADC_IsEnabled>:
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	689b      	ldr	r3, [r3, #8]
 800839c:	f003 0301 	and.w	r3, r3, #1
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	d101      	bne.n	80083a8 <LL_ADC_IsEnabled+0x18>
 80083a4:	2301      	movs	r3, #1
 80083a6:	e000      	b.n	80083aa <LL_ADC_IsEnabled+0x1a>
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	370c      	adds	r7, #12
 80083ae:	46bd      	mov	sp, r7
 80083b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b4:	4770      	bx	lr

080083b6 <LL_ADC_REG_IsConversionOngoing>:
{
 80083b6:	b480      	push	{r7}
 80083b8:	b083      	sub	sp, #12
 80083ba:	af00      	add	r7, sp, #0
 80083bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	f003 0304 	and.w	r3, r3, #4
 80083c6:	2b04      	cmp	r3, #4
 80083c8:	d101      	bne.n	80083ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80083ca:	2301      	movs	r3, #1
 80083cc:	e000      	b.n	80083d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80083ce:	2300      	movs	r3, #0
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80083e4:	bf00      	nop
 80083e6:	370c      	adds	r7, #12
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr

080083f0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80083f8:	bf00      	nop
 80083fa:	370c      	adds	r7, #12
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr

08008404 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8008404:	b480      	push	{r7}
 8008406:	b083      	sub	sp, #12
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800840c:	bf00      	nop
 800840e:	370c      	adds	r7, #12
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8008418:	b480      	push	{r7}
 800841a:	b083      	sub	sp, #12
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8008420:	bf00      	nop
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr

0800842c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8008434:	bf00      	nop
 8008436:	370c      	adds	r7, #12
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8008440:	b590      	push	{r4, r7, lr}
 8008442:	b09f      	sub	sp, #124	; 0x7c
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800844a:	2300      	movs	r3, #0
 800844c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008456:	2b01      	cmp	r3, #1
 8008458:	d101      	bne.n	800845e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800845a:	2302      	movs	r3, #2
 800845c:	e0be      	b.n	80085dc <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2201      	movs	r2, #1
 8008462:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008466:	2300      	movs	r3, #0
 8008468:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800846a:	2300      	movs	r3, #0
 800846c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a5c      	ldr	r2, [pc, #368]	; (80085e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d102      	bne.n	800847e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8008478:	4b5b      	ldr	r3, [pc, #364]	; (80085e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800847a:	60bb      	str	r3, [r7, #8]
 800847c:	e001      	b.n	8008482 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800847e:	2300      	movs	r3, #0
 8008480:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d10b      	bne.n	80084a0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800848c:	f043 0220 	orr.w	r2, r3, #32
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2200      	movs	r2, #0
 8008498:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800849c:	2301      	movs	r3, #1
 800849e:	e09d      	b.n	80085dc <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7ff ff87 	bl	80083b6 <LL_ADC_REG_IsConversionOngoing>
 80084a8:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4618      	mov	r0, r3
 80084b0:	f7ff ff81 	bl	80083b6 <LL_ADC_REG_IsConversionOngoing>
 80084b4:	4603      	mov	r3, r0
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d17f      	bne.n	80085ba <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80084ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d17c      	bne.n	80085ba <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a47      	ldr	r2, [pc, #284]	; (80085e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d004      	beq.n	80084d4 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a46      	ldr	r2, [pc, #280]	; (80085e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d101      	bne.n	80084d8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80084d4:	4b45      	ldr	r3, [pc, #276]	; (80085ec <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80084d6:	e000      	b.n	80084da <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80084d8:	4b45      	ldr	r3, [pc, #276]	; (80085f0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80084da:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d039      	beq.n	8008558 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80084e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	431a      	orrs	r2, r3
 80084f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084f4:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a3a      	ldr	r2, [pc, #232]	; (80085e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d004      	beq.n	800850a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a38      	ldr	r2, [pc, #224]	; (80085e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d10e      	bne.n	8008528 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800850a:	4836      	ldr	r0, [pc, #216]	; (80085e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800850c:	f7ff ff40 	bl	8008390 <LL_ADC_IsEnabled>
 8008510:	4604      	mov	r4, r0
 8008512:	4835      	ldr	r0, [pc, #212]	; (80085e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8008514:	f7ff ff3c 	bl	8008390 <LL_ADC_IsEnabled>
 8008518:	4603      	mov	r3, r0
 800851a:	4323      	orrs	r3, r4
 800851c:	2b00      	cmp	r3, #0
 800851e:	bf0c      	ite	eq
 8008520:	2301      	moveq	r3, #1
 8008522:	2300      	movne	r3, #0
 8008524:	b2db      	uxtb	r3, r3
 8008526:	e008      	b.n	800853a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8008528:	4832      	ldr	r0, [pc, #200]	; (80085f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800852a:	f7ff ff31 	bl	8008390 <LL_ADC_IsEnabled>
 800852e:	4603      	mov	r3, r0
 8008530:	2b00      	cmp	r3, #0
 8008532:	bf0c      	ite	eq
 8008534:	2301      	moveq	r3, #1
 8008536:	2300      	movne	r3, #0
 8008538:	b2db      	uxtb	r3, r3
 800853a:	2b00      	cmp	r3, #0
 800853c:	d047      	beq.n	80085ce <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800853e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008540:	689a      	ldr	r2, [r3, #8]
 8008542:	4b2d      	ldr	r3, [pc, #180]	; (80085f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8008544:	4013      	ands	r3, r2
 8008546:	683a      	ldr	r2, [r7, #0]
 8008548:	6811      	ldr	r1, [r2, #0]
 800854a:	683a      	ldr	r2, [r7, #0]
 800854c:	6892      	ldr	r2, [r2, #8]
 800854e:	430a      	orrs	r2, r1
 8008550:	431a      	orrs	r2, r3
 8008552:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008554:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008556:	e03a      	b.n	80085ce <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8008558:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008560:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008562:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a1e      	ldr	r2, [pc, #120]	; (80085e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d004      	beq.n	8008578 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a1d      	ldr	r2, [pc, #116]	; (80085e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d10e      	bne.n	8008596 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8008578:	481a      	ldr	r0, [pc, #104]	; (80085e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800857a:	f7ff ff09 	bl	8008390 <LL_ADC_IsEnabled>
 800857e:	4604      	mov	r4, r0
 8008580:	4819      	ldr	r0, [pc, #100]	; (80085e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8008582:	f7ff ff05 	bl	8008390 <LL_ADC_IsEnabled>
 8008586:	4603      	mov	r3, r0
 8008588:	4323      	orrs	r3, r4
 800858a:	2b00      	cmp	r3, #0
 800858c:	bf0c      	ite	eq
 800858e:	2301      	moveq	r3, #1
 8008590:	2300      	movne	r3, #0
 8008592:	b2db      	uxtb	r3, r3
 8008594:	e008      	b.n	80085a8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8008596:	4817      	ldr	r0, [pc, #92]	; (80085f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8008598:	f7ff fefa 	bl	8008390 <LL_ADC_IsEnabled>
 800859c:	4603      	mov	r3, r0
 800859e:	2b00      	cmp	r3, #0
 80085a0:	bf0c      	ite	eq
 80085a2:	2301      	moveq	r3, #1
 80085a4:	2300      	movne	r3, #0
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d010      	beq.n	80085ce <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80085ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085ae:	689a      	ldr	r2, [r3, #8]
 80085b0:	4b11      	ldr	r3, [pc, #68]	; (80085f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80085b2:	4013      	ands	r3, r2
 80085b4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80085b6:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80085b8:	e009      	b.n	80085ce <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085be:	f043 0220 	orr.w	r2, r3, #32
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80085c6:	2301      	movs	r3, #1
 80085c8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80085cc:	e000      	b.n	80085d0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80085ce:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80085d8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80085dc:	4618      	mov	r0, r3
 80085de:	377c      	adds	r7, #124	; 0x7c
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd90      	pop	{r4, r7, pc}
 80085e4:	40022000 	.word	0x40022000
 80085e8:	40022100 	.word	0x40022100
 80085ec:	40022300 	.word	0x40022300
 80085f0:	58026300 	.word	0x58026300
 80085f4:	58026000 	.word	0x58026000
 80085f8:	fffff0e0 	.word	0xfffff0e0

080085fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b085      	sub	sp, #20
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f003 0307 	and.w	r3, r3, #7
 800860a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800860c:	4b0b      	ldr	r3, [pc, #44]	; (800863c <__NVIC_SetPriorityGrouping+0x40>)
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008612:	68ba      	ldr	r2, [r7, #8]
 8008614:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008618:	4013      	ands	r3, r2
 800861a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8008624:	4b06      	ldr	r3, [pc, #24]	; (8008640 <__NVIC_SetPriorityGrouping+0x44>)
 8008626:	4313      	orrs	r3, r2
 8008628:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800862a:	4a04      	ldr	r2, [pc, #16]	; (800863c <__NVIC_SetPriorityGrouping+0x40>)
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	60d3      	str	r3, [r2, #12]
}
 8008630:	bf00      	nop
 8008632:	3714      	adds	r7, #20
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr
 800863c:	e000ed00 	.word	0xe000ed00
 8008640:	05fa0000 	.word	0x05fa0000

08008644 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008644:	b480      	push	{r7}
 8008646:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008648:	4b04      	ldr	r3, [pc, #16]	; (800865c <__NVIC_GetPriorityGrouping+0x18>)
 800864a:	68db      	ldr	r3, [r3, #12]
 800864c:	0a1b      	lsrs	r3, r3, #8
 800864e:	f003 0307 	and.w	r3, r3, #7
}
 8008652:	4618      	mov	r0, r3
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr
 800865c:	e000ed00 	.word	0xe000ed00

08008660 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	4603      	mov	r3, r0
 8008668:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800866a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800866e:	2b00      	cmp	r3, #0
 8008670:	db0b      	blt.n	800868a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008672:	88fb      	ldrh	r3, [r7, #6]
 8008674:	f003 021f 	and.w	r2, r3, #31
 8008678:	4907      	ldr	r1, [pc, #28]	; (8008698 <__NVIC_EnableIRQ+0x38>)
 800867a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800867e:	095b      	lsrs	r3, r3, #5
 8008680:	2001      	movs	r0, #1
 8008682:	fa00 f202 	lsl.w	r2, r0, r2
 8008686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800868a:	bf00      	nop
 800868c:	370c      	adds	r7, #12
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr
 8008696:	bf00      	nop
 8008698:	e000e100 	.word	0xe000e100

0800869c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	4603      	mov	r3, r0
 80086a4:	6039      	str	r1, [r7, #0]
 80086a6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80086a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	db0a      	blt.n	80086c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	b2da      	uxtb	r2, r3
 80086b4:	490c      	ldr	r1, [pc, #48]	; (80086e8 <__NVIC_SetPriority+0x4c>)
 80086b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80086ba:	0112      	lsls	r2, r2, #4
 80086bc:	b2d2      	uxtb	r2, r2
 80086be:	440b      	add	r3, r1
 80086c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80086c4:	e00a      	b.n	80086dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	b2da      	uxtb	r2, r3
 80086ca:	4908      	ldr	r1, [pc, #32]	; (80086ec <__NVIC_SetPriority+0x50>)
 80086cc:	88fb      	ldrh	r3, [r7, #6]
 80086ce:	f003 030f 	and.w	r3, r3, #15
 80086d2:	3b04      	subs	r3, #4
 80086d4:	0112      	lsls	r2, r2, #4
 80086d6:	b2d2      	uxtb	r2, r2
 80086d8:	440b      	add	r3, r1
 80086da:	761a      	strb	r2, [r3, #24]
}
 80086dc:	bf00      	nop
 80086de:	370c      	adds	r7, #12
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr
 80086e8:	e000e100 	.word	0xe000e100
 80086ec:	e000ed00 	.word	0xe000ed00

080086f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b089      	sub	sp, #36	; 0x24
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f003 0307 	and.w	r3, r3, #7
 8008702:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008704:	69fb      	ldr	r3, [r7, #28]
 8008706:	f1c3 0307 	rsb	r3, r3, #7
 800870a:	2b04      	cmp	r3, #4
 800870c:	bf28      	it	cs
 800870e:	2304      	movcs	r3, #4
 8008710:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008712:	69fb      	ldr	r3, [r7, #28]
 8008714:	3304      	adds	r3, #4
 8008716:	2b06      	cmp	r3, #6
 8008718:	d902      	bls.n	8008720 <NVIC_EncodePriority+0x30>
 800871a:	69fb      	ldr	r3, [r7, #28]
 800871c:	3b03      	subs	r3, #3
 800871e:	e000      	b.n	8008722 <NVIC_EncodePriority+0x32>
 8008720:	2300      	movs	r3, #0
 8008722:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008724:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	fa02 f303 	lsl.w	r3, r2, r3
 800872e:	43da      	mvns	r2, r3
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	401a      	ands	r2, r3
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008738:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	fa01 f303 	lsl.w	r3, r1, r3
 8008742:	43d9      	mvns	r1, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008748:	4313      	orrs	r3, r2
         );
}
 800874a:	4618      	mov	r0, r3
 800874c:	3724      	adds	r7, #36	; 0x24
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr
	...

08008758 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	3b01      	subs	r3, #1
 8008764:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008768:	d301      	bcc.n	800876e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800876a:	2301      	movs	r3, #1
 800876c:	e00f      	b.n	800878e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800876e:	4a0a      	ldr	r2, [pc, #40]	; (8008798 <SysTick_Config+0x40>)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	3b01      	subs	r3, #1
 8008774:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008776:	210f      	movs	r1, #15
 8008778:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800877c:	f7ff ff8e 	bl	800869c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008780:	4b05      	ldr	r3, [pc, #20]	; (8008798 <SysTick_Config+0x40>)
 8008782:	2200      	movs	r2, #0
 8008784:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008786:	4b04      	ldr	r3, [pc, #16]	; (8008798 <SysTick_Config+0x40>)
 8008788:	2207      	movs	r2, #7
 800878a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800878c:	2300      	movs	r3, #0
}
 800878e:	4618      	mov	r0, r3
 8008790:	3708      	adds	r7, #8
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
 8008796:	bf00      	nop
 8008798:	e000e010 	.word	0xe000e010

0800879c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f7ff ff29 	bl	80085fc <__NVIC_SetPriorityGrouping>
}
 80087aa:	bf00      	nop
 80087ac:	3708      	adds	r7, #8
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b086      	sub	sp, #24
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	4603      	mov	r3, r0
 80087ba:	60b9      	str	r1, [r7, #8]
 80087bc:	607a      	str	r2, [r7, #4]
 80087be:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80087c0:	f7ff ff40 	bl	8008644 <__NVIC_GetPriorityGrouping>
 80087c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	68b9      	ldr	r1, [r7, #8]
 80087ca:	6978      	ldr	r0, [r7, #20]
 80087cc:	f7ff ff90 	bl	80086f0 <NVIC_EncodePriority>
 80087d0:	4602      	mov	r2, r0
 80087d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80087d6:	4611      	mov	r1, r2
 80087d8:	4618      	mov	r0, r3
 80087da:	f7ff ff5f 	bl	800869c <__NVIC_SetPriority>
}
 80087de:	bf00      	nop
 80087e0:	3718      	adds	r7, #24
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}

080087e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80087e6:	b580      	push	{r7, lr}
 80087e8:	b082      	sub	sp, #8
 80087ea:	af00      	add	r7, sp, #0
 80087ec:	4603      	mov	r3, r0
 80087ee:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80087f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087f4:	4618      	mov	r0, r3
 80087f6:	f7ff ff33 	bl	8008660 <__NVIC_EnableIRQ>
}
 80087fa:	bf00      	nop
 80087fc:	3708      	adds	r7, #8
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}

08008802 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008802:	b580      	push	{r7, lr}
 8008804:	b082      	sub	sp, #8
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f7ff ffa4 	bl	8008758 <SysTick_Config>
 8008810:	4603      	mov	r3, r0
}
 8008812:	4618      	mov	r0, r3
 8008814:	3708      	adds	r7, #8
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
	...

0800881c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b086      	sub	sp, #24
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8008824:	f7fe fb54 	bl	8006ed0 <HAL_GetTick>
 8008828:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d101      	bne.n	8008834 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8008830:	2301      	movs	r3, #1
 8008832:	e316      	b.n	8008e62 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a66      	ldr	r2, [pc, #408]	; (80089d4 <HAL_DMA_Init+0x1b8>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d04a      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a65      	ldr	r2, [pc, #404]	; (80089d8 <HAL_DMA_Init+0x1bc>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d045      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a63      	ldr	r2, [pc, #396]	; (80089dc <HAL_DMA_Init+0x1c0>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d040      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a62      	ldr	r2, [pc, #392]	; (80089e0 <HAL_DMA_Init+0x1c4>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d03b      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a60      	ldr	r2, [pc, #384]	; (80089e4 <HAL_DMA_Init+0x1c8>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d036      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a5f      	ldr	r2, [pc, #380]	; (80089e8 <HAL_DMA_Init+0x1cc>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d031      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a5d      	ldr	r2, [pc, #372]	; (80089ec <HAL_DMA_Init+0x1d0>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d02c      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a5c      	ldr	r2, [pc, #368]	; (80089f0 <HAL_DMA_Init+0x1d4>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d027      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a5a      	ldr	r2, [pc, #360]	; (80089f4 <HAL_DMA_Init+0x1d8>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d022      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a59      	ldr	r2, [pc, #356]	; (80089f8 <HAL_DMA_Init+0x1dc>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d01d      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a57      	ldr	r2, [pc, #348]	; (80089fc <HAL_DMA_Init+0x1e0>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d018      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a56      	ldr	r2, [pc, #344]	; (8008a00 <HAL_DMA_Init+0x1e4>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d013      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a54      	ldr	r2, [pc, #336]	; (8008a04 <HAL_DMA_Init+0x1e8>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d00e      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a53      	ldr	r2, [pc, #332]	; (8008a08 <HAL_DMA_Init+0x1ec>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d009      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a51      	ldr	r2, [pc, #324]	; (8008a0c <HAL_DMA_Init+0x1f0>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d004      	beq.n	80088d4 <HAL_DMA_Init+0xb8>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4a50      	ldr	r2, [pc, #320]	; (8008a10 <HAL_DMA_Init+0x1f4>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d101      	bne.n	80088d8 <HAL_DMA_Init+0xbc>
 80088d4:	2301      	movs	r3, #1
 80088d6:	e000      	b.n	80088da <HAL_DMA_Init+0xbe>
 80088d8:	2300      	movs	r3, #0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f000 813b 	beq.w	8008b56 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2202      	movs	r2, #2
 80088e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a37      	ldr	r2, [pc, #220]	; (80089d4 <HAL_DMA_Init+0x1b8>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d04a      	beq.n	8008990 <HAL_DMA_Init+0x174>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a36      	ldr	r2, [pc, #216]	; (80089d8 <HAL_DMA_Init+0x1bc>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d045      	beq.n	8008990 <HAL_DMA_Init+0x174>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a34      	ldr	r2, [pc, #208]	; (80089dc <HAL_DMA_Init+0x1c0>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d040      	beq.n	8008990 <HAL_DMA_Init+0x174>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a33      	ldr	r2, [pc, #204]	; (80089e0 <HAL_DMA_Init+0x1c4>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d03b      	beq.n	8008990 <HAL_DMA_Init+0x174>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a31      	ldr	r2, [pc, #196]	; (80089e4 <HAL_DMA_Init+0x1c8>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d036      	beq.n	8008990 <HAL_DMA_Init+0x174>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a30      	ldr	r2, [pc, #192]	; (80089e8 <HAL_DMA_Init+0x1cc>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d031      	beq.n	8008990 <HAL_DMA_Init+0x174>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a2e      	ldr	r2, [pc, #184]	; (80089ec <HAL_DMA_Init+0x1d0>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d02c      	beq.n	8008990 <HAL_DMA_Init+0x174>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a2d      	ldr	r2, [pc, #180]	; (80089f0 <HAL_DMA_Init+0x1d4>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d027      	beq.n	8008990 <HAL_DMA_Init+0x174>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a2b      	ldr	r2, [pc, #172]	; (80089f4 <HAL_DMA_Init+0x1d8>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d022      	beq.n	8008990 <HAL_DMA_Init+0x174>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4a2a      	ldr	r2, [pc, #168]	; (80089f8 <HAL_DMA_Init+0x1dc>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d01d      	beq.n	8008990 <HAL_DMA_Init+0x174>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a28      	ldr	r2, [pc, #160]	; (80089fc <HAL_DMA_Init+0x1e0>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d018      	beq.n	8008990 <HAL_DMA_Init+0x174>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a27      	ldr	r2, [pc, #156]	; (8008a00 <HAL_DMA_Init+0x1e4>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d013      	beq.n	8008990 <HAL_DMA_Init+0x174>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a25      	ldr	r2, [pc, #148]	; (8008a04 <HAL_DMA_Init+0x1e8>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d00e      	beq.n	8008990 <HAL_DMA_Init+0x174>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a24      	ldr	r2, [pc, #144]	; (8008a08 <HAL_DMA_Init+0x1ec>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d009      	beq.n	8008990 <HAL_DMA_Init+0x174>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a22      	ldr	r2, [pc, #136]	; (8008a0c <HAL_DMA_Init+0x1f0>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d004      	beq.n	8008990 <HAL_DMA_Init+0x174>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a21      	ldr	r2, [pc, #132]	; (8008a10 <HAL_DMA_Init+0x1f4>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d108      	bne.n	80089a2 <HAL_DMA_Init+0x186>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f022 0201 	bic.w	r2, r2, #1
 800899e:	601a      	str	r2, [r3, #0]
 80089a0:	e007      	b.n	80089b2 <HAL_DMA_Init+0x196>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f022 0201 	bic.w	r2, r2, #1
 80089b0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80089b2:	e02f      	b.n	8008a14 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80089b4:	f7fe fa8c 	bl	8006ed0 <HAL_GetTick>
 80089b8:	4602      	mov	r2, r0
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	1ad3      	subs	r3, r2, r3
 80089be:	2b05      	cmp	r3, #5
 80089c0:	d928      	bls.n	8008a14 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2220      	movs	r2, #32
 80089c6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2203      	movs	r2, #3
 80089cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80089d0:	2301      	movs	r3, #1
 80089d2:	e246      	b.n	8008e62 <HAL_DMA_Init+0x646>
 80089d4:	40020010 	.word	0x40020010
 80089d8:	40020028 	.word	0x40020028
 80089dc:	40020040 	.word	0x40020040
 80089e0:	40020058 	.word	0x40020058
 80089e4:	40020070 	.word	0x40020070
 80089e8:	40020088 	.word	0x40020088
 80089ec:	400200a0 	.word	0x400200a0
 80089f0:	400200b8 	.word	0x400200b8
 80089f4:	40020410 	.word	0x40020410
 80089f8:	40020428 	.word	0x40020428
 80089fc:	40020440 	.word	0x40020440
 8008a00:	40020458 	.word	0x40020458
 8008a04:	40020470 	.word	0x40020470
 8008a08:	40020488 	.word	0x40020488
 8008a0c:	400204a0 	.word	0x400204a0
 8008a10:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f003 0301 	and.w	r3, r3, #1
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d1c8      	bne.n	80089b4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008a2a:	697a      	ldr	r2, [r7, #20]
 8008a2c:	4b83      	ldr	r3, [pc, #524]	; (8008c3c <HAL_DMA_Init+0x420>)
 8008a2e:	4013      	ands	r3, r2
 8008a30:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8008a3a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	691b      	ldr	r3, [r3, #16]
 8008a40:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008a46:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	699b      	ldr	r3, [r3, #24]
 8008a4c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008a52:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a1b      	ldr	r3, [r3, #32]
 8008a58:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8008a5a:	697a      	ldr	r2, [r7, #20]
 8008a5c:	4313      	orrs	r3, r2
 8008a5e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a64:	2b04      	cmp	r3, #4
 8008a66:	d107      	bne.n	8008a78 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a70:	4313      	orrs	r3, r2
 8008a72:	697a      	ldr	r2, [r7, #20]
 8008a74:	4313      	orrs	r3, r2
 8008a76:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008a78:	4b71      	ldr	r3, [pc, #452]	; (8008c40 <HAL_DMA_Init+0x424>)
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	4b71      	ldr	r3, [pc, #452]	; (8008c44 <HAL_DMA_Init+0x428>)
 8008a7e:	4013      	ands	r3, r2
 8008a80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a84:	d328      	bcc.n	8008ad8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	2b28      	cmp	r3, #40	; 0x28
 8008a8c:	d903      	bls.n	8008a96 <HAL_DMA_Init+0x27a>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	2b2e      	cmp	r3, #46	; 0x2e
 8008a94:	d917      	bls.n	8008ac6 <HAL_DMA_Init+0x2aa>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	2b3e      	cmp	r3, #62	; 0x3e
 8008a9c:	d903      	bls.n	8008aa6 <HAL_DMA_Init+0x28a>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	685b      	ldr	r3, [r3, #4]
 8008aa2:	2b42      	cmp	r3, #66	; 0x42
 8008aa4:	d90f      	bls.n	8008ac6 <HAL_DMA_Init+0x2aa>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	2b46      	cmp	r3, #70	; 0x46
 8008aac:	d903      	bls.n	8008ab6 <HAL_DMA_Init+0x29a>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	2b48      	cmp	r3, #72	; 0x48
 8008ab4:	d907      	bls.n	8008ac6 <HAL_DMA_Init+0x2aa>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	2b4e      	cmp	r3, #78	; 0x4e
 8008abc:	d905      	bls.n	8008aca <HAL_DMA_Init+0x2ae>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	2b52      	cmp	r3, #82	; 0x52
 8008ac4:	d801      	bhi.n	8008aca <HAL_DMA_Init+0x2ae>
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	e000      	b.n	8008acc <HAL_DMA_Init+0x2b0>
 8008aca:	2300      	movs	r3, #0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d003      	beq.n	8008ad8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ad6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	697a      	ldr	r2, [r7, #20]
 8008ade:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	695b      	ldr	r3, [r3, #20]
 8008ae6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	f023 0307 	bic.w	r3, r3, #7
 8008aee:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008af4:	697a      	ldr	r2, [r7, #20]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008afe:	2b04      	cmp	r3, #4
 8008b00:	d117      	bne.n	8008b32 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b06:	697a      	ldr	r2, [r7, #20]
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00e      	beq.n	8008b32 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f002 fb33 	bl	800b180 <DMA_CheckFifoParam>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d008      	beq.n	8008b32 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2240      	movs	r2, #64	; 0x40
 8008b24:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2201      	movs	r2, #1
 8008b2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	e197      	b.n	8008e62 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	697a      	ldr	r2, [r7, #20]
 8008b38:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f002 fa6e 	bl	800b01c <DMA_CalcBaseAndBitshift>
 8008b40:	4603      	mov	r3, r0
 8008b42:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008b48:	f003 031f 	and.w	r3, r3, #31
 8008b4c:	223f      	movs	r2, #63	; 0x3f
 8008b4e:	409a      	lsls	r2, r3
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	609a      	str	r2, [r3, #8]
 8008b54:	e0cd      	b.n	8008cf2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a3b      	ldr	r2, [pc, #236]	; (8008c48 <HAL_DMA_Init+0x42c>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d022      	beq.n	8008ba6 <HAL_DMA_Init+0x38a>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a39      	ldr	r2, [pc, #228]	; (8008c4c <HAL_DMA_Init+0x430>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d01d      	beq.n	8008ba6 <HAL_DMA_Init+0x38a>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a38      	ldr	r2, [pc, #224]	; (8008c50 <HAL_DMA_Init+0x434>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d018      	beq.n	8008ba6 <HAL_DMA_Init+0x38a>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a36      	ldr	r2, [pc, #216]	; (8008c54 <HAL_DMA_Init+0x438>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d013      	beq.n	8008ba6 <HAL_DMA_Init+0x38a>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a35      	ldr	r2, [pc, #212]	; (8008c58 <HAL_DMA_Init+0x43c>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d00e      	beq.n	8008ba6 <HAL_DMA_Init+0x38a>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a33      	ldr	r2, [pc, #204]	; (8008c5c <HAL_DMA_Init+0x440>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d009      	beq.n	8008ba6 <HAL_DMA_Init+0x38a>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	4a32      	ldr	r2, [pc, #200]	; (8008c60 <HAL_DMA_Init+0x444>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d004      	beq.n	8008ba6 <HAL_DMA_Init+0x38a>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4a30      	ldr	r2, [pc, #192]	; (8008c64 <HAL_DMA_Init+0x448>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d101      	bne.n	8008baa <HAL_DMA_Init+0x38e>
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	e000      	b.n	8008bac <HAL_DMA_Init+0x390>
 8008baa:	2300      	movs	r3, #0
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	f000 8097 	beq.w	8008ce0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a24      	ldr	r2, [pc, #144]	; (8008c48 <HAL_DMA_Init+0x42c>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d021      	beq.n	8008c00 <HAL_DMA_Init+0x3e4>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a22      	ldr	r2, [pc, #136]	; (8008c4c <HAL_DMA_Init+0x430>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d01c      	beq.n	8008c00 <HAL_DMA_Init+0x3e4>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a21      	ldr	r2, [pc, #132]	; (8008c50 <HAL_DMA_Init+0x434>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d017      	beq.n	8008c00 <HAL_DMA_Init+0x3e4>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a1f      	ldr	r2, [pc, #124]	; (8008c54 <HAL_DMA_Init+0x438>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d012      	beq.n	8008c00 <HAL_DMA_Init+0x3e4>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a1e      	ldr	r2, [pc, #120]	; (8008c58 <HAL_DMA_Init+0x43c>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d00d      	beq.n	8008c00 <HAL_DMA_Init+0x3e4>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a1c      	ldr	r2, [pc, #112]	; (8008c5c <HAL_DMA_Init+0x440>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d008      	beq.n	8008c00 <HAL_DMA_Init+0x3e4>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a1b      	ldr	r2, [pc, #108]	; (8008c60 <HAL_DMA_Init+0x444>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d003      	beq.n	8008c00 <HAL_DMA_Init+0x3e4>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	4a19      	ldr	r2, [pc, #100]	; (8008c64 <HAL_DMA_Init+0x448>)
 8008bfe:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2202      	movs	r2, #2
 8008c04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008c18:	697a      	ldr	r2, [r7, #20]
 8008c1a:	4b13      	ldr	r3, [pc, #76]	; (8008c68 <HAL_DMA_Init+0x44c>)
 8008c1c:	4013      	ands	r3, r2
 8008c1e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	2b40      	cmp	r3, #64	; 0x40
 8008c26:	d021      	beq.n	8008c6c <HAL_DMA_Init+0x450>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	2b80      	cmp	r3, #128	; 0x80
 8008c2e:	d102      	bne.n	8008c36 <HAL_DMA_Init+0x41a>
 8008c30:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008c34:	e01b      	b.n	8008c6e <HAL_DMA_Init+0x452>
 8008c36:	2300      	movs	r3, #0
 8008c38:	e019      	b.n	8008c6e <HAL_DMA_Init+0x452>
 8008c3a:	bf00      	nop
 8008c3c:	fe10803f 	.word	0xfe10803f
 8008c40:	5c001000 	.word	0x5c001000
 8008c44:	ffff0000 	.word	0xffff0000
 8008c48:	58025408 	.word	0x58025408
 8008c4c:	5802541c 	.word	0x5802541c
 8008c50:	58025430 	.word	0x58025430
 8008c54:	58025444 	.word	0x58025444
 8008c58:	58025458 	.word	0x58025458
 8008c5c:	5802546c 	.word	0x5802546c
 8008c60:	58025480 	.word	0x58025480
 8008c64:	58025494 	.word	0x58025494
 8008c68:	fffe000f 	.word	0xfffe000f
 8008c6c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	68d2      	ldr	r2, [r2, #12]
 8008c72:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008c74:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	691b      	ldr	r3, [r3, #16]
 8008c7a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008c7c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	695b      	ldr	r3, [r3, #20]
 8008c82:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008c84:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	699b      	ldr	r3, [r3, #24]
 8008c8a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008c8c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	69db      	ldr	r3, [r3, #28]
 8008c92:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8008c94:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6a1b      	ldr	r3, [r3, #32]
 8008c9a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8008c9c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	697a      	ldr	r2, [r7, #20]
 8008caa:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	4b6e      	ldr	r3, [pc, #440]	; (8008e6c <HAL_DMA_Init+0x650>)
 8008cb4:	4413      	add	r3, r2
 8008cb6:	4a6e      	ldr	r2, [pc, #440]	; (8008e70 <HAL_DMA_Init+0x654>)
 8008cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8008cbc:	091b      	lsrs	r3, r3, #4
 8008cbe:	009a      	lsls	r2, r3, #2
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f002 f9a9 	bl	800b01c <DMA_CalcBaseAndBitshift>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cd2:	f003 031f 	and.w	r3, r3, #31
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	409a      	lsls	r2, r3
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	605a      	str	r2, [r3, #4]
 8008cde:	e008      	b.n	8008cf2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2240      	movs	r2, #64	; 0x40
 8008ce4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2203      	movs	r2, #3
 8008cea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e0b7      	b.n	8008e62 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a5f      	ldr	r2, [pc, #380]	; (8008e74 <HAL_DMA_Init+0x658>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d072      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a5d      	ldr	r2, [pc, #372]	; (8008e78 <HAL_DMA_Init+0x65c>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d06d      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4a5c      	ldr	r2, [pc, #368]	; (8008e7c <HAL_DMA_Init+0x660>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d068      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4a5a      	ldr	r2, [pc, #360]	; (8008e80 <HAL_DMA_Init+0x664>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d063      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4a59      	ldr	r2, [pc, #356]	; (8008e84 <HAL_DMA_Init+0x668>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d05e      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	4a57      	ldr	r2, [pc, #348]	; (8008e88 <HAL_DMA_Init+0x66c>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d059      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	4a56      	ldr	r2, [pc, #344]	; (8008e8c <HAL_DMA_Init+0x670>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d054      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4a54      	ldr	r2, [pc, #336]	; (8008e90 <HAL_DMA_Init+0x674>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d04f      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a53      	ldr	r2, [pc, #332]	; (8008e94 <HAL_DMA_Init+0x678>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d04a      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4a51      	ldr	r2, [pc, #324]	; (8008e98 <HAL_DMA_Init+0x67c>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d045      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a50      	ldr	r2, [pc, #320]	; (8008e9c <HAL_DMA_Init+0x680>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d040      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a4e      	ldr	r2, [pc, #312]	; (8008ea0 <HAL_DMA_Init+0x684>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d03b      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	4a4d      	ldr	r2, [pc, #308]	; (8008ea4 <HAL_DMA_Init+0x688>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d036      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4a4b      	ldr	r2, [pc, #300]	; (8008ea8 <HAL_DMA_Init+0x68c>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d031      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4a4a      	ldr	r2, [pc, #296]	; (8008eac <HAL_DMA_Init+0x690>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d02c      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a48      	ldr	r2, [pc, #288]	; (8008eb0 <HAL_DMA_Init+0x694>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d027      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a47      	ldr	r2, [pc, #284]	; (8008eb4 <HAL_DMA_Init+0x698>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d022      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a45      	ldr	r2, [pc, #276]	; (8008eb8 <HAL_DMA_Init+0x69c>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d01d      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a44      	ldr	r2, [pc, #272]	; (8008ebc <HAL_DMA_Init+0x6a0>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d018      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a42      	ldr	r2, [pc, #264]	; (8008ec0 <HAL_DMA_Init+0x6a4>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d013      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a41      	ldr	r2, [pc, #260]	; (8008ec4 <HAL_DMA_Init+0x6a8>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d00e      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a3f      	ldr	r2, [pc, #252]	; (8008ec8 <HAL_DMA_Init+0x6ac>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d009      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a3e      	ldr	r2, [pc, #248]	; (8008ecc <HAL_DMA_Init+0x6b0>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d004      	beq.n	8008de2 <HAL_DMA_Init+0x5c6>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a3c      	ldr	r2, [pc, #240]	; (8008ed0 <HAL_DMA_Init+0x6b4>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d101      	bne.n	8008de6 <HAL_DMA_Init+0x5ca>
 8008de2:	2301      	movs	r3, #1
 8008de4:	e000      	b.n	8008de8 <HAL_DMA_Init+0x5cc>
 8008de6:	2300      	movs	r3, #0
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d032      	beq.n	8008e52 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f002 fa43 	bl	800b278 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	2b80      	cmp	r3, #128	; 0x80
 8008df8:	d102      	bne.n	8008e00 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	685a      	ldr	r2, [r3, #4]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e08:	b2d2      	uxtb	r2, r2
 8008e0a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008e14:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d010      	beq.n	8008e40 <HAL_DMA_Init+0x624>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	2b08      	cmp	r3, #8
 8008e24:	d80c      	bhi.n	8008e40 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f002 fac0 	bl	800b3ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e30:	2200      	movs	r2, #0
 8008e32:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008e3c:	605a      	str	r2, [r3, #4]
 8008e3e:	e008      	b.n	8008e52 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2200      	movs	r2, #0
 8008e56:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8008e60:	2300      	movs	r3, #0
}
 8008e62:	4618      	mov	r0, r3
 8008e64:	3718      	adds	r7, #24
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}
 8008e6a:	bf00      	nop
 8008e6c:	a7fdabf8 	.word	0xa7fdabf8
 8008e70:	cccccccd 	.word	0xcccccccd
 8008e74:	40020010 	.word	0x40020010
 8008e78:	40020028 	.word	0x40020028
 8008e7c:	40020040 	.word	0x40020040
 8008e80:	40020058 	.word	0x40020058
 8008e84:	40020070 	.word	0x40020070
 8008e88:	40020088 	.word	0x40020088
 8008e8c:	400200a0 	.word	0x400200a0
 8008e90:	400200b8 	.word	0x400200b8
 8008e94:	40020410 	.word	0x40020410
 8008e98:	40020428 	.word	0x40020428
 8008e9c:	40020440 	.word	0x40020440
 8008ea0:	40020458 	.word	0x40020458
 8008ea4:	40020470 	.word	0x40020470
 8008ea8:	40020488 	.word	0x40020488
 8008eac:	400204a0 	.word	0x400204a0
 8008eb0:	400204b8 	.word	0x400204b8
 8008eb4:	58025408 	.word	0x58025408
 8008eb8:	5802541c 	.word	0x5802541c
 8008ebc:	58025430 	.word	0x58025430
 8008ec0:	58025444 	.word	0x58025444
 8008ec4:	58025458 	.word	0x58025458
 8008ec8:	5802546c 	.word	0x5802546c
 8008ecc:	58025480 	.word	0x58025480
 8008ed0:	58025494 	.word	0x58025494

08008ed4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
 8008ee0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d101      	bne.n	8008ef0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8008eec:	2301      	movs	r3, #1
 8008eee:	e226      	b.n	800933e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d101      	bne.n	8008efe <HAL_DMA_Start_IT+0x2a>
 8008efa:	2302      	movs	r3, #2
 8008efc:	e21f      	b.n	800933e <HAL_DMA_Start_IT+0x46a>
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2201      	movs	r2, #1
 8008f02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	2b01      	cmp	r3, #1
 8008f10:	f040 820a 	bne.w	8009328 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2202      	movs	r2, #2
 8008f18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	4a68      	ldr	r2, [pc, #416]	; (80090c8 <HAL_DMA_Start_IT+0x1f4>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d04a      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	4a66      	ldr	r2, [pc, #408]	; (80090cc <HAL_DMA_Start_IT+0x1f8>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d045      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4a65      	ldr	r2, [pc, #404]	; (80090d0 <HAL_DMA_Start_IT+0x1fc>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d040      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	4a63      	ldr	r2, [pc, #396]	; (80090d4 <HAL_DMA_Start_IT+0x200>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d03b      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4a62      	ldr	r2, [pc, #392]	; (80090d8 <HAL_DMA_Start_IT+0x204>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d036      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a60      	ldr	r2, [pc, #384]	; (80090dc <HAL_DMA_Start_IT+0x208>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d031      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	4a5f      	ldr	r2, [pc, #380]	; (80090e0 <HAL_DMA_Start_IT+0x20c>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d02c      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a5d      	ldr	r2, [pc, #372]	; (80090e4 <HAL_DMA_Start_IT+0x210>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d027      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4a5c      	ldr	r2, [pc, #368]	; (80090e8 <HAL_DMA_Start_IT+0x214>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d022      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4a5a      	ldr	r2, [pc, #360]	; (80090ec <HAL_DMA_Start_IT+0x218>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d01d      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4a59      	ldr	r2, [pc, #356]	; (80090f0 <HAL_DMA_Start_IT+0x21c>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d018      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a57      	ldr	r2, [pc, #348]	; (80090f4 <HAL_DMA_Start_IT+0x220>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d013      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a56      	ldr	r2, [pc, #344]	; (80090f8 <HAL_DMA_Start_IT+0x224>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d00e      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a54      	ldr	r2, [pc, #336]	; (80090fc <HAL_DMA_Start_IT+0x228>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d009      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a53      	ldr	r2, [pc, #332]	; (8009100 <HAL_DMA_Start_IT+0x22c>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d004      	beq.n	8008fc2 <HAL_DMA_Start_IT+0xee>
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a51      	ldr	r2, [pc, #324]	; (8009104 <HAL_DMA_Start_IT+0x230>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d108      	bne.n	8008fd4 <HAL_DMA_Start_IT+0x100>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	681a      	ldr	r2, [r3, #0]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f022 0201 	bic.w	r2, r2, #1
 8008fd0:	601a      	str	r2, [r3, #0]
 8008fd2:	e007      	b.n	8008fe4 <HAL_DMA_Start_IT+0x110>
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f022 0201 	bic.w	r2, r2, #1
 8008fe2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	687a      	ldr	r2, [r7, #4]
 8008fe8:	68b9      	ldr	r1, [r7, #8]
 8008fea:	68f8      	ldr	r0, [r7, #12]
 8008fec:	f001 fe6a 	bl	800acc4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4a34      	ldr	r2, [pc, #208]	; (80090c8 <HAL_DMA_Start_IT+0x1f4>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d04a      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a33      	ldr	r2, [pc, #204]	; (80090cc <HAL_DMA_Start_IT+0x1f8>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d045      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a31      	ldr	r2, [pc, #196]	; (80090d0 <HAL_DMA_Start_IT+0x1fc>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d040      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a30      	ldr	r2, [pc, #192]	; (80090d4 <HAL_DMA_Start_IT+0x200>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d03b      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a2e      	ldr	r2, [pc, #184]	; (80090d8 <HAL_DMA_Start_IT+0x204>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d036      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a2d      	ldr	r2, [pc, #180]	; (80090dc <HAL_DMA_Start_IT+0x208>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d031      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a2b      	ldr	r2, [pc, #172]	; (80090e0 <HAL_DMA_Start_IT+0x20c>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d02c      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a2a      	ldr	r2, [pc, #168]	; (80090e4 <HAL_DMA_Start_IT+0x210>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d027      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4a28      	ldr	r2, [pc, #160]	; (80090e8 <HAL_DMA_Start_IT+0x214>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d022      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a27      	ldr	r2, [pc, #156]	; (80090ec <HAL_DMA_Start_IT+0x218>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d01d      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a25      	ldr	r2, [pc, #148]	; (80090f0 <HAL_DMA_Start_IT+0x21c>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d018      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a24      	ldr	r2, [pc, #144]	; (80090f4 <HAL_DMA_Start_IT+0x220>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d013      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a22      	ldr	r2, [pc, #136]	; (80090f8 <HAL_DMA_Start_IT+0x224>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d00e      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4a21      	ldr	r2, [pc, #132]	; (80090fc <HAL_DMA_Start_IT+0x228>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d009      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	4a1f      	ldr	r2, [pc, #124]	; (8009100 <HAL_DMA_Start_IT+0x22c>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d004      	beq.n	8009090 <HAL_DMA_Start_IT+0x1bc>
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4a1e      	ldr	r2, [pc, #120]	; (8009104 <HAL_DMA_Start_IT+0x230>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d101      	bne.n	8009094 <HAL_DMA_Start_IT+0x1c0>
 8009090:	2301      	movs	r3, #1
 8009092:	e000      	b.n	8009096 <HAL_DMA_Start_IT+0x1c2>
 8009094:	2300      	movs	r3, #0
 8009096:	2b00      	cmp	r3, #0
 8009098:	d036      	beq.n	8009108 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f023 021e 	bic.w	r2, r3, #30
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f042 0216 	orr.w	r2, r2, #22
 80090ac:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d03e      	beq.n	8009134 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f042 0208 	orr.w	r2, r2, #8
 80090c4:	601a      	str	r2, [r3, #0]
 80090c6:	e035      	b.n	8009134 <HAL_DMA_Start_IT+0x260>
 80090c8:	40020010 	.word	0x40020010
 80090cc:	40020028 	.word	0x40020028
 80090d0:	40020040 	.word	0x40020040
 80090d4:	40020058 	.word	0x40020058
 80090d8:	40020070 	.word	0x40020070
 80090dc:	40020088 	.word	0x40020088
 80090e0:	400200a0 	.word	0x400200a0
 80090e4:	400200b8 	.word	0x400200b8
 80090e8:	40020410 	.word	0x40020410
 80090ec:	40020428 	.word	0x40020428
 80090f0:	40020440 	.word	0x40020440
 80090f4:	40020458 	.word	0x40020458
 80090f8:	40020470 	.word	0x40020470
 80090fc:	40020488 	.word	0x40020488
 8009100:	400204a0 	.word	0x400204a0
 8009104:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f023 020e 	bic.w	r2, r3, #14
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f042 020a 	orr.w	r2, r2, #10
 800911a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009120:	2b00      	cmp	r3, #0
 8009122:	d007      	beq.n	8009134 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	681a      	ldr	r2, [r3, #0]
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f042 0204 	orr.w	r2, r2, #4
 8009132:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a83      	ldr	r2, [pc, #524]	; (8009348 <HAL_DMA_Start_IT+0x474>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d072      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a82      	ldr	r2, [pc, #520]	; (800934c <HAL_DMA_Start_IT+0x478>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d06d      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a80      	ldr	r2, [pc, #512]	; (8009350 <HAL_DMA_Start_IT+0x47c>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d068      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a7f      	ldr	r2, [pc, #508]	; (8009354 <HAL_DMA_Start_IT+0x480>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d063      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a7d      	ldr	r2, [pc, #500]	; (8009358 <HAL_DMA_Start_IT+0x484>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d05e      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a7c      	ldr	r2, [pc, #496]	; (800935c <HAL_DMA_Start_IT+0x488>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d059      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a7a      	ldr	r2, [pc, #488]	; (8009360 <HAL_DMA_Start_IT+0x48c>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d054      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4a79      	ldr	r2, [pc, #484]	; (8009364 <HAL_DMA_Start_IT+0x490>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d04f      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a77      	ldr	r2, [pc, #476]	; (8009368 <HAL_DMA_Start_IT+0x494>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d04a      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4a76      	ldr	r2, [pc, #472]	; (800936c <HAL_DMA_Start_IT+0x498>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d045      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a74      	ldr	r2, [pc, #464]	; (8009370 <HAL_DMA_Start_IT+0x49c>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d040      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a73      	ldr	r2, [pc, #460]	; (8009374 <HAL_DMA_Start_IT+0x4a0>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d03b      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a71      	ldr	r2, [pc, #452]	; (8009378 <HAL_DMA_Start_IT+0x4a4>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d036      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a70      	ldr	r2, [pc, #448]	; (800937c <HAL_DMA_Start_IT+0x4a8>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d031      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a6e      	ldr	r2, [pc, #440]	; (8009380 <HAL_DMA_Start_IT+0x4ac>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d02c      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a6d      	ldr	r2, [pc, #436]	; (8009384 <HAL_DMA_Start_IT+0x4b0>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d027      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4a6b      	ldr	r2, [pc, #428]	; (8009388 <HAL_DMA_Start_IT+0x4b4>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d022      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a6a      	ldr	r2, [pc, #424]	; (800938c <HAL_DMA_Start_IT+0x4b8>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d01d      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a68      	ldr	r2, [pc, #416]	; (8009390 <HAL_DMA_Start_IT+0x4bc>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d018      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4a67      	ldr	r2, [pc, #412]	; (8009394 <HAL_DMA_Start_IT+0x4c0>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d013      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a65      	ldr	r2, [pc, #404]	; (8009398 <HAL_DMA_Start_IT+0x4c4>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d00e      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4a64      	ldr	r2, [pc, #400]	; (800939c <HAL_DMA_Start_IT+0x4c8>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d009      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a62      	ldr	r2, [pc, #392]	; (80093a0 <HAL_DMA_Start_IT+0x4cc>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d004      	beq.n	8009224 <HAL_DMA_Start_IT+0x350>
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	4a61      	ldr	r2, [pc, #388]	; (80093a4 <HAL_DMA_Start_IT+0x4d0>)
 8009220:	4293      	cmp	r3, r2
 8009222:	d101      	bne.n	8009228 <HAL_DMA_Start_IT+0x354>
 8009224:	2301      	movs	r3, #1
 8009226:	e000      	b.n	800922a <HAL_DMA_Start_IT+0x356>
 8009228:	2300      	movs	r3, #0
 800922a:	2b00      	cmp	r3, #0
 800922c:	d01a      	beq.n	8009264 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009238:	2b00      	cmp	r3, #0
 800923a:	d007      	beq.n	800924c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009240:	681a      	ldr	r2, [r3, #0]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009246:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800924a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009250:	2b00      	cmp	r3, #0
 8009252:	d007      	beq.n	8009264 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800925e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009262:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4a37      	ldr	r2, [pc, #220]	; (8009348 <HAL_DMA_Start_IT+0x474>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d04a      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	4a36      	ldr	r2, [pc, #216]	; (800934c <HAL_DMA_Start_IT+0x478>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d045      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4a34      	ldr	r2, [pc, #208]	; (8009350 <HAL_DMA_Start_IT+0x47c>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d040      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4a33      	ldr	r2, [pc, #204]	; (8009354 <HAL_DMA_Start_IT+0x480>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d03b      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a31      	ldr	r2, [pc, #196]	; (8009358 <HAL_DMA_Start_IT+0x484>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d036      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4a30      	ldr	r2, [pc, #192]	; (800935c <HAL_DMA_Start_IT+0x488>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d031      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4a2e      	ldr	r2, [pc, #184]	; (8009360 <HAL_DMA_Start_IT+0x48c>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d02c      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a2d      	ldr	r2, [pc, #180]	; (8009364 <HAL_DMA_Start_IT+0x490>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d027      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4a2b      	ldr	r2, [pc, #172]	; (8009368 <HAL_DMA_Start_IT+0x494>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d022      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4a2a      	ldr	r2, [pc, #168]	; (800936c <HAL_DMA_Start_IT+0x498>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d01d      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a28      	ldr	r2, [pc, #160]	; (8009370 <HAL_DMA_Start_IT+0x49c>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d018      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a27      	ldr	r2, [pc, #156]	; (8009374 <HAL_DMA_Start_IT+0x4a0>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d013      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a25      	ldr	r2, [pc, #148]	; (8009378 <HAL_DMA_Start_IT+0x4a4>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d00e      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a24      	ldr	r2, [pc, #144]	; (800937c <HAL_DMA_Start_IT+0x4a8>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d009      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a22      	ldr	r2, [pc, #136]	; (8009380 <HAL_DMA_Start_IT+0x4ac>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d004      	beq.n	8009304 <HAL_DMA_Start_IT+0x430>
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a21      	ldr	r2, [pc, #132]	; (8009384 <HAL_DMA_Start_IT+0x4b0>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d108      	bne.n	8009316 <HAL_DMA_Start_IT+0x442>
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	681a      	ldr	r2, [r3, #0]
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f042 0201 	orr.w	r2, r2, #1
 8009312:	601a      	str	r2, [r3, #0]
 8009314:	e012      	b.n	800933c <HAL_DMA_Start_IT+0x468>
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f042 0201 	orr.w	r2, r2, #1
 8009324:	601a      	str	r2, [r3, #0]
 8009326:	e009      	b.n	800933c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800932e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2200      	movs	r2, #0
 8009334:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8009338:	2301      	movs	r3, #1
 800933a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800933c:	7dfb      	ldrb	r3, [r7, #23]
}
 800933e:	4618      	mov	r0, r3
 8009340:	3718      	adds	r7, #24
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
 8009346:	bf00      	nop
 8009348:	40020010 	.word	0x40020010
 800934c:	40020028 	.word	0x40020028
 8009350:	40020040 	.word	0x40020040
 8009354:	40020058 	.word	0x40020058
 8009358:	40020070 	.word	0x40020070
 800935c:	40020088 	.word	0x40020088
 8009360:	400200a0 	.word	0x400200a0
 8009364:	400200b8 	.word	0x400200b8
 8009368:	40020410 	.word	0x40020410
 800936c:	40020428 	.word	0x40020428
 8009370:	40020440 	.word	0x40020440
 8009374:	40020458 	.word	0x40020458
 8009378:	40020470 	.word	0x40020470
 800937c:	40020488 	.word	0x40020488
 8009380:	400204a0 	.word	0x400204a0
 8009384:	400204b8 	.word	0x400204b8
 8009388:	58025408 	.word	0x58025408
 800938c:	5802541c 	.word	0x5802541c
 8009390:	58025430 	.word	0x58025430
 8009394:	58025444 	.word	0x58025444
 8009398:	58025458 	.word	0x58025458
 800939c:	5802546c 	.word	0x5802546c
 80093a0:	58025480 	.word	0x58025480
 80093a4:	58025494 	.word	0x58025494

080093a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b086      	sub	sp, #24
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80093b0:	f7fd fd8e 	bl	8006ed0 <HAL_GetTick>
 80093b4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d101      	bne.n	80093c0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80093bc:	2301      	movs	r3, #1
 80093be:	e2dc      	b.n	800997a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80093c6:	b2db      	uxtb	r3, r3
 80093c8:	2b02      	cmp	r3, #2
 80093ca:	d008      	beq.n	80093de <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2280      	movs	r2, #128	; 0x80
 80093d0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2200      	movs	r2, #0
 80093d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80093da:	2301      	movs	r3, #1
 80093dc:	e2cd      	b.n	800997a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a76      	ldr	r2, [pc, #472]	; (80095bc <HAL_DMA_Abort+0x214>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d04a      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a74      	ldr	r2, [pc, #464]	; (80095c0 <HAL_DMA_Abort+0x218>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d045      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	4a73      	ldr	r2, [pc, #460]	; (80095c4 <HAL_DMA_Abort+0x21c>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d040      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4a71      	ldr	r2, [pc, #452]	; (80095c8 <HAL_DMA_Abort+0x220>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d03b      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a70      	ldr	r2, [pc, #448]	; (80095cc <HAL_DMA_Abort+0x224>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d036      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a6e      	ldr	r2, [pc, #440]	; (80095d0 <HAL_DMA_Abort+0x228>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d031      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	4a6d      	ldr	r2, [pc, #436]	; (80095d4 <HAL_DMA_Abort+0x22c>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d02c      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4a6b      	ldr	r2, [pc, #428]	; (80095d8 <HAL_DMA_Abort+0x230>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d027      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	4a6a      	ldr	r2, [pc, #424]	; (80095dc <HAL_DMA_Abort+0x234>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d022      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4a68      	ldr	r2, [pc, #416]	; (80095e0 <HAL_DMA_Abort+0x238>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d01d      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4a67      	ldr	r2, [pc, #412]	; (80095e4 <HAL_DMA_Abort+0x23c>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d018      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4a65      	ldr	r2, [pc, #404]	; (80095e8 <HAL_DMA_Abort+0x240>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d013      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a64      	ldr	r2, [pc, #400]	; (80095ec <HAL_DMA_Abort+0x244>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d00e      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	4a62      	ldr	r2, [pc, #392]	; (80095f0 <HAL_DMA_Abort+0x248>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d009      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4a61      	ldr	r2, [pc, #388]	; (80095f4 <HAL_DMA_Abort+0x24c>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d004      	beq.n	800947e <HAL_DMA_Abort+0xd6>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	4a5f      	ldr	r2, [pc, #380]	; (80095f8 <HAL_DMA_Abort+0x250>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d101      	bne.n	8009482 <HAL_DMA_Abort+0xda>
 800947e:	2301      	movs	r3, #1
 8009480:	e000      	b.n	8009484 <HAL_DMA_Abort+0xdc>
 8009482:	2300      	movs	r3, #0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d013      	beq.n	80094b0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	681a      	ldr	r2, [r3, #0]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f022 021e 	bic.w	r2, r2, #30
 8009496:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	695a      	ldr	r2, [r3, #20]
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80094a6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	617b      	str	r3, [r7, #20]
 80094ae:	e00a      	b.n	80094c6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	681a      	ldr	r2, [r3, #0]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f022 020e 	bic.w	r2, r2, #14
 80094be:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4a3c      	ldr	r2, [pc, #240]	; (80095bc <HAL_DMA_Abort+0x214>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d072      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a3a      	ldr	r2, [pc, #232]	; (80095c0 <HAL_DMA_Abort+0x218>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d06d      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a39      	ldr	r2, [pc, #228]	; (80095c4 <HAL_DMA_Abort+0x21c>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d068      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4a37      	ldr	r2, [pc, #220]	; (80095c8 <HAL_DMA_Abort+0x220>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d063      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a36      	ldr	r2, [pc, #216]	; (80095cc <HAL_DMA_Abort+0x224>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d05e      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	4a34      	ldr	r2, [pc, #208]	; (80095d0 <HAL_DMA_Abort+0x228>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d059      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4a33      	ldr	r2, [pc, #204]	; (80095d4 <HAL_DMA_Abort+0x22c>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d054      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a31      	ldr	r2, [pc, #196]	; (80095d8 <HAL_DMA_Abort+0x230>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d04f      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a30      	ldr	r2, [pc, #192]	; (80095dc <HAL_DMA_Abort+0x234>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d04a      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a2e      	ldr	r2, [pc, #184]	; (80095e0 <HAL_DMA_Abort+0x238>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d045      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4a2d      	ldr	r2, [pc, #180]	; (80095e4 <HAL_DMA_Abort+0x23c>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d040      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a2b      	ldr	r2, [pc, #172]	; (80095e8 <HAL_DMA_Abort+0x240>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d03b      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a2a      	ldr	r2, [pc, #168]	; (80095ec <HAL_DMA_Abort+0x244>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d036      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a28      	ldr	r2, [pc, #160]	; (80095f0 <HAL_DMA_Abort+0x248>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d031      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a27      	ldr	r2, [pc, #156]	; (80095f4 <HAL_DMA_Abort+0x24c>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d02c      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a25      	ldr	r2, [pc, #148]	; (80095f8 <HAL_DMA_Abort+0x250>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d027      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a24      	ldr	r2, [pc, #144]	; (80095fc <HAL_DMA_Abort+0x254>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d022      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a22      	ldr	r2, [pc, #136]	; (8009600 <HAL_DMA_Abort+0x258>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d01d      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a21      	ldr	r2, [pc, #132]	; (8009604 <HAL_DMA_Abort+0x25c>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d018      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a1f      	ldr	r2, [pc, #124]	; (8009608 <HAL_DMA_Abort+0x260>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d013      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	4a1e      	ldr	r2, [pc, #120]	; (800960c <HAL_DMA_Abort+0x264>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d00e      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4a1c      	ldr	r2, [pc, #112]	; (8009610 <HAL_DMA_Abort+0x268>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d009      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a1b      	ldr	r2, [pc, #108]	; (8009614 <HAL_DMA_Abort+0x26c>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d004      	beq.n	80095b6 <HAL_DMA_Abort+0x20e>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a19      	ldr	r2, [pc, #100]	; (8009618 <HAL_DMA_Abort+0x270>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d132      	bne.n	800961c <HAL_DMA_Abort+0x274>
 80095b6:	2301      	movs	r3, #1
 80095b8:	e031      	b.n	800961e <HAL_DMA_Abort+0x276>
 80095ba:	bf00      	nop
 80095bc:	40020010 	.word	0x40020010
 80095c0:	40020028 	.word	0x40020028
 80095c4:	40020040 	.word	0x40020040
 80095c8:	40020058 	.word	0x40020058
 80095cc:	40020070 	.word	0x40020070
 80095d0:	40020088 	.word	0x40020088
 80095d4:	400200a0 	.word	0x400200a0
 80095d8:	400200b8 	.word	0x400200b8
 80095dc:	40020410 	.word	0x40020410
 80095e0:	40020428 	.word	0x40020428
 80095e4:	40020440 	.word	0x40020440
 80095e8:	40020458 	.word	0x40020458
 80095ec:	40020470 	.word	0x40020470
 80095f0:	40020488 	.word	0x40020488
 80095f4:	400204a0 	.word	0x400204a0
 80095f8:	400204b8 	.word	0x400204b8
 80095fc:	58025408 	.word	0x58025408
 8009600:	5802541c 	.word	0x5802541c
 8009604:	58025430 	.word	0x58025430
 8009608:	58025444 	.word	0x58025444
 800960c:	58025458 	.word	0x58025458
 8009610:	5802546c 	.word	0x5802546c
 8009614:	58025480 	.word	0x58025480
 8009618:	58025494 	.word	0x58025494
 800961c:	2300      	movs	r3, #0
 800961e:	2b00      	cmp	r3, #0
 8009620:	d007      	beq.n	8009632 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009626:	681a      	ldr	r2, [r3, #0]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800962c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009630:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a6d      	ldr	r2, [pc, #436]	; (80097ec <HAL_DMA_Abort+0x444>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d04a      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4a6b      	ldr	r2, [pc, #428]	; (80097f0 <HAL_DMA_Abort+0x448>)
 8009642:	4293      	cmp	r3, r2
 8009644:	d045      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4a6a      	ldr	r2, [pc, #424]	; (80097f4 <HAL_DMA_Abort+0x44c>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d040      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4a68      	ldr	r2, [pc, #416]	; (80097f8 <HAL_DMA_Abort+0x450>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d03b      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	4a67      	ldr	r2, [pc, #412]	; (80097fc <HAL_DMA_Abort+0x454>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d036      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a65      	ldr	r2, [pc, #404]	; (8009800 <HAL_DMA_Abort+0x458>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d031      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a64      	ldr	r2, [pc, #400]	; (8009804 <HAL_DMA_Abort+0x45c>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d02c      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a62      	ldr	r2, [pc, #392]	; (8009808 <HAL_DMA_Abort+0x460>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d027      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a61      	ldr	r2, [pc, #388]	; (800980c <HAL_DMA_Abort+0x464>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d022      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a5f      	ldr	r2, [pc, #380]	; (8009810 <HAL_DMA_Abort+0x468>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d01d      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a5e      	ldr	r2, [pc, #376]	; (8009814 <HAL_DMA_Abort+0x46c>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d018      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a5c      	ldr	r2, [pc, #368]	; (8009818 <HAL_DMA_Abort+0x470>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d013      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a5b      	ldr	r2, [pc, #364]	; (800981c <HAL_DMA_Abort+0x474>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d00e      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a59      	ldr	r2, [pc, #356]	; (8009820 <HAL_DMA_Abort+0x478>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d009      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	4a58      	ldr	r2, [pc, #352]	; (8009824 <HAL_DMA_Abort+0x47c>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d004      	beq.n	80096d2 <HAL_DMA_Abort+0x32a>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a56      	ldr	r2, [pc, #344]	; (8009828 <HAL_DMA_Abort+0x480>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d108      	bne.n	80096e4 <HAL_DMA_Abort+0x33c>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	681a      	ldr	r2, [r3, #0]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f022 0201 	bic.w	r2, r2, #1
 80096e0:	601a      	str	r2, [r3, #0]
 80096e2:	e007      	b.n	80096f4 <HAL_DMA_Abort+0x34c>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f022 0201 	bic.w	r2, r2, #1
 80096f2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80096f4:	e013      	b.n	800971e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80096f6:	f7fd fbeb 	bl	8006ed0 <HAL_GetTick>
 80096fa:	4602      	mov	r2, r0
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	1ad3      	subs	r3, r2, r3
 8009700:	2b05      	cmp	r3, #5
 8009702:	d90c      	bls.n	800971e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2220      	movs	r2, #32
 8009708:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2203      	movs	r2, #3
 800970e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2200      	movs	r2, #0
 8009716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 800971a:	2301      	movs	r3, #1
 800971c:	e12d      	b.n	800997a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f003 0301 	and.w	r3, r3, #1
 8009726:	2b00      	cmp	r3, #0
 8009728:	d1e5      	bne.n	80096f6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4a2f      	ldr	r2, [pc, #188]	; (80097ec <HAL_DMA_Abort+0x444>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d04a      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4a2d      	ldr	r2, [pc, #180]	; (80097f0 <HAL_DMA_Abort+0x448>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d045      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4a2c      	ldr	r2, [pc, #176]	; (80097f4 <HAL_DMA_Abort+0x44c>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d040      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	4a2a      	ldr	r2, [pc, #168]	; (80097f8 <HAL_DMA_Abort+0x450>)
 800974e:	4293      	cmp	r3, r2
 8009750:	d03b      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	4a29      	ldr	r2, [pc, #164]	; (80097fc <HAL_DMA_Abort+0x454>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d036      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	4a27      	ldr	r2, [pc, #156]	; (8009800 <HAL_DMA_Abort+0x458>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d031      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a26      	ldr	r2, [pc, #152]	; (8009804 <HAL_DMA_Abort+0x45c>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d02c      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a24      	ldr	r2, [pc, #144]	; (8009808 <HAL_DMA_Abort+0x460>)
 8009776:	4293      	cmp	r3, r2
 8009778:	d027      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	4a23      	ldr	r2, [pc, #140]	; (800980c <HAL_DMA_Abort+0x464>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d022      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	4a21      	ldr	r2, [pc, #132]	; (8009810 <HAL_DMA_Abort+0x468>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d01d      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	4a20      	ldr	r2, [pc, #128]	; (8009814 <HAL_DMA_Abort+0x46c>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d018      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a1e      	ldr	r2, [pc, #120]	; (8009818 <HAL_DMA_Abort+0x470>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d013      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a1d      	ldr	r2, [pc, #116]	; (800981c <HAL_DMA_Abort+0x474>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d00e      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a1b      	ldr	r2, [pc, #108]	; (8009820 <HAL_DMA_Abort+0x478>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d009      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a1a      	ldr	r2, [pc, #104]	; (8009824 <HAL_DMA_Abort+0x47c>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d004      	beq.n	80097ca <HAL_DMA_Abort+0x422>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a18      	ldr	r2, [pc, #96]	; (8009828 <HAL_DMA_Abort+0x480>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d101      	bne.n	80097ce <HAL_DMA_Abort+0x426>
 80097ca:	2301      	movs	r3, #1
 80097cc:	e000      	b.n	80097d0 <HAL_DMA_Abort+0x428>
 80097ce:	2300      	movs	r3, #0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d02b      	beq.n	800982c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097d8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80097de:	f003 031f 	and.w	r3, r3, #31
 80097e2:	223f      	movs	r2, #63	; 0x3f
 80097e4:	409a      	lsls	r2, r3
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	609a      	str	r2, [r3, #8]
 80097ea:	e02a      	b.n	8009842 <HAL_DMA_Abort+0x49a>
 80097ec:	40020010 	.word	0x40020010
 80097f0:	40020028 	.word	0x40020028
 80097f4:	40020040 	.word	0x40020040
 80097f8:	40020058 	.word	0x40020058
 80097fc:	40020070 	.word	0x40020070
 8009800:	40020088 	.word	0x40020088
 8009804:	400200a0 	.word	0x400200a0
 8009808:	400200b8 	.word	0x400200b8
 800980c:	40020410 	.word	0x40020410
 8009810:	40020428 	.word	0x40020428
 8009814:	40020440 	.word	0x40020440
 8009818:	40020458 	.word	0x40020458
 800981c:	40020470 	.word	0x40020470
 8009820:	40020488 	.word	0x40020488
 8009824:	400204a0 	.word	0x400204a0
 8009828:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009830:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009836:	f003 031f 	and.w	r3, r3, #31
 800983a:	2201      	movs	r2, #1
 800983c:	409a      	lsls	r2, r3
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	4a4f      	ldr	r2, [pc, #316]	; (8009984 <HAL_DMA_Abort+0x5dc>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d072      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4a4d      	ldr	r2, [pc, #308]	; (8009988 <HAL_DMA_Abort+0x5e0>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d06d      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	4a4c      	ldr	r2, [pc, #304]	; (800998c <HAL_DMA_Abort+0x5e4>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d068      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4a4a      	ldr	r2, [pc, #296]	; (8009990 <HAL_DMA_Abort+0x5e8>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d063      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a49      	ldr	r2, [pc, #292]	; (8009994 <HAL_DMA_Abort+0x5ec>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d05e      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4a47      	ldr	r2, [pc, #284]	; (8009998 <HAL_DMA_Abort+0x5f0>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d059      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a46      	ldr	r2, [pc, #280]	; (800999c <HAL_DMA_Abort+0x5f4>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d054      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a44      	ldr	r2, [pc, #272]	; (80099a0 <HAL_DMA_Abort+0x5f8>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d04f      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	4a43      	ldr	r2, [pc, #268]	; (80099a4 <HAL_DMA_Abort+0x5fc>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d04a      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a41      	ldr	r2, [pc, #260]	; (80099a8 <HAL_DMA_Abort+0x600>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d045      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4a40      	ldr	r2, [pc, #256]	; (80099ac <HAL_DMA_Abort+0x604>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d040      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	4a3e      	ldr	r2, [pc, #248]	; (80099b0 <HAL_DMA_Abort+0x608>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d03b      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	4a3d      	ldr	r2, [pc, #244]	; (80099b4 <HAL_DMA_Abort+0x60c>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d036      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4a3b      	ldr	r2, [pc, #236]	; (80099b8 <HAL_DMA_Abort+0x610>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d031      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4a3a      	ldr	r2, [pc, #232]	; (80099bc <HAL_DMA_Abort+0x614>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d02c      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a38      	ldr	r2, [pc, #224]	; (80099c0 <HAL_DMA_Abort+0x618>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d027      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a37      	ldr	r2, [pc, #220]	; (80099c4 <HAL_DMA_Abort+0x61c>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d022      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a35      	ldr	r2, [pc, #212]	; (80099c8 <HAL_DMA_Abort+0x620>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d01d      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4a34      	ldr	r2, [pc, #208]	; (80099cc <HAL_DMA_Abort+0x624>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d018      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a32      	ldr	r2, [pc, #200]	; (80099d0 <HAL_DMA_Abort+0x628>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d013      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a31      	ldr	r2, [pc, #196]	; (80099d4 <HAL_DMA_Abort+0x62c>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d00e      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a2f      	ldr	r2, [pc, #188]	; (80099d8 <HAL_DMA_Abort+0x630>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d009      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a2e      	ldr	r2, [pc, #184]	; (80099dc <HAL_DMA_Abort+0x634>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d004      	beq.n	8009932 <HAL_DMA_Abort+0x58a>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a2c      	ldr	r2, [pc, #176]	; (80099e0 <HAL_DMA_Abort+0x638>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d101      	bne.n	8009936 <HAL_DMA_Abort+0x58e>
 8009932:	2301      	movs	r3, #1
 8009934:	e000      	b.n	8009938 <HAL_DMA_Abort+0x590>
 8009936:	2300      	movs	r3, #0
 8009938:	2b00      	cmp	r3, #0
 800993a:	d015      	beq.n	8009968 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009940:	687a      	ldr	r2, [r7, #4]
 8009942:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8009944:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800994a:	2b00      	cmp	r3, #0
 800994c:	d00c      	beq.n	8009968 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009952:	681a      	ldr	r2, [r3, #0]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009958:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800995c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009962:	687a      	ldr	r2, [r7, #4]
 8009964:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009966:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2200      	movs	r2, #0
 8009974:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8009978:	2300      	movs	r3, #0
}
 800997a:	4618      	mov	r0, r3
 800997c:	3718      	adds	r7, #24
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
 8009982:	bf00      	nop
 8009984:	40020010 	.word	0x40020010
 8009988:	40020028 	.word	0x40020028
 800998c:	40020040 	.word	0x40020040
 8009990:	40020058 	.word	0x40020058
 8009994:	40020070 	.word	0x40020070
 8009998:	40020088 	.word	0x40020088
 800999c:	400200a0 	.word	0x400200a0
 80099a0:	400200b8 	.word	0x400200b8
 80099a4:	40020410 	.word	0x40020410
 80099a8:	40020428 	.word	0x40020428
 80099ac:	40020440 	.word	0x40020440
 80099b0:	40020458 	.word	0x40020458
 80099b4:	40020470 	.word	0x40020470
 80099b8:	40020488 	.word	0x40020488
 80099bc:	400204a0 	.word	0x400204a0
 80099c0:	400204b8 	.word	0x400204b8
 80099c4:	58025408 	.word	0x58025408
 80099c8:	5802541c 	.word	0x5802541c
 80099cc:	58025430 	.word	0x58025430
 80099d0:	58025444 	.word	0x58025444
 80099d4:	58025458 	.word	0x58025458
 80099d8:	5802546c 	.word	0x5802546c
 80099dc:	58025480 	.word	0x58025480
 80099e0:	58025494 	.word	0x58025494

080099e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b084      	sub	sp, #16
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d101      	bne.n	80099f6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80099f2:	2301      	movs	r3, #1
 80099f4:	e237      	b.n	8009e66 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80099fc:	b2db      	uxtb	r3, r3
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	d004      	beq.n	8009a0c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2280      	movs	r2, #128	; 0x80
 8009a06:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	e22c      	b.n	8009e66 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a5c      	ldr	r2, [pc, #368]	; (8009b84 <HAL_DMA_Abort_IT+0x1a0>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d04a      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a5b      	ldr	r2, [pc, #364]	; (8009b88 <HAL_DMA_Abort_IT+0x1a4>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d045      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4a59      	ldr	r2, [pc, #356]	; (8009b8c <HAL_DMA_Abort_IT+0x1a8>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d040      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a58      	ldr	r2, [pc, #352]	; (8009b90 <HAL_DMA_Abort_IT+0x1ac>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d03b      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	4a56      	ldr	r2, [pc, #344]	; (8009b94 <HAL_DMA_Abort_IT+0x1b0>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	d036      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4a55      	ldr	r2, [pc, #340]	; (8009b98 <HAL_DMA_Abort_IT+0x1b4>)
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d031      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4a53      	ldr	r2, [pc, #332]	; (8009b9c <HAL_DMA_Abort_IT+0x1b8>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d02c      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	4a52      	ldr	r2, [pc, #328]	; (8009ba0 <HAL_DMA_Abort_IT+0x1bc>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d027      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	4a50      	ldr	r2, [pc, #320]	; (8009ba4 <HAL_DMA_Abort_IT+0x1c0>)
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d022      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4a4f      	ldr	r2, [pc, #316]	; (8009ba8 <HAL_DMA_Abort_IT+0x1c4>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d01d      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4a4d      	ldr	r2, [pc, #308]	; (8009bac <HAL_DMA_Abort_IT+0x1c8>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d018      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4a4c      	ldr	r2, [pc, #304]	; (8009bb0 <HAL_DMA_Abort_IT+0x1cc>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d013      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	4a4a      	ldr	r2, [pc, #296]	; (8009bb4 <HAL_DMA_Abort_IT+0x1d0>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d00e      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	4a49      	ldr	r2, [pc, #292]	; (8009bb8 <HAL_DMA_Abort_IT+0x1d4>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d009      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4a47      	ldr	r2, [pc, #284]	; (8009bbc <HAL_DMA_Abort_IT+0x1d8>)
 8009a9e:	4293      	cmp	r3, r2
 8009aa0:	d004      	beq.n	8009aac <HAL_DMA_Abort_IT+0xc8>
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	4a46      	ldr	r2, [pc, #280]	; (8009bc0 <HAL_DMA_Abort_IT+0x1dc>)
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	d101      	bne.n	8009ab0 <HAL_DMA_Abort_IT+0xcc>
 8009aac:	2301      	movs	r3, #1
 8009aae:	e000      	b.n	8009ab2 <HAL_DMA_Abort_IT+0xce>
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	f000 8086 	beq.w	8009bc4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2204      	movs	r2, #4
 8009abc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4a2f      	ldr	r2, [pc, #188]	; (8009b84 <HAL_DMA_Abort_IT+0x1a0>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d04a      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	4a2e      	ldr	r2, [pc, #184]	; (8009b88 <HAL_DMA_Abort_IT+0x1a4>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d045      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a2c      	ldr	r2, [pc, #176]	; (8009b8c <HAL_DMA_Abort_IT+0x1a8>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d040      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a2b      	ldr	r2, [pc, #172]	; (8009b90 <HAL_DMA_Abort_IT+0x1ac>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d03b      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a29      	ldr	r2, [pc, #164]	; (8009b94 <HAL_DMA_Abort_IT+0x1b0>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d036      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4a28      	ldr	r2, [pc, #160]	; (8009b98 <HAL_DMA_Abort_IT+0x1b4>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d031      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a26      	ldr	r2, [pc, #152]	; (8009b9c <HAL_DMA_Abort_IT+0x1b8>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d02c      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4a25      	ldr	r2, [pc, #148]	; (8009ba0 <HAL_DMA_Abort_IT+0x1bc>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d027      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a23      	ldr	r2, [pc, #140]	; (8009ba4 <HAL_DMA_Abort_IT+0x1c0>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d022      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	4a22      	ldr	r2, [pc, #136]	; (8009ba8 <HAL_DMA_Abort_IT+0x1c4>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d01d      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a20      	ldr	r2, [pc, #128]	; (8009bac <HAL_DMA_Abort_IT+0x1c8>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d018      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	4a1f      	ldr	r2, [pc, #124]	; (8009bb0 <HAL_DMA_Abort_IT+0x1cc>)
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d013      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a1d      	ldr	r2, [pc, #116]	; (8009bb4 <HAL_DMA_Abort_IT+0x1d0>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d00e      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	4a1c      	ldr	r2, [pc, #112]	; (8009bb8 <HAL_DMA_Abort_IT+0x1d4>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d009      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	4a1a      	ldr	r2, [pc, #104]	; (8009bbc <HAL_DMA_Abort_IT+0x1d8>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d004      	beq.n	8009b60 <HAL_DMA_Abort_IT+0x17c>
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4a19      	ldr	r2, [pc, #100]	; (8009bc0 <HAL_DMA_Abort_IT+0x1dc>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d108      	bne.n	8009b72 <HAL_DMA_Abort_IT+0x18e>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	681a      	ldr	r2, [r3, #0]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f022 0201 	bic.w	r2, r2, #1
 8009b6e:	601a      	str	r2, [r3, #0]
 8009b70:	e178      	b.n	8009e64 <HAL_DMA_Abort_IT+0x480>
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	681a      	ldr	r2, [r3, #0]
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f022 0201 	bic.w	r2, r2, #1
 8009b80:	601a      	str	r2, [r3, #0]
 8009b82:	e16f      	b.n	8009e64 <HAL_DMA_Abort_IT+0x480>
 8009b84:	40020010 	.word	0x40020010
 8009b88:	40020028 	.word	0x40020028
 8009b8c:	40020040 	.word	0x40020040
 8009b90:	40020058 	.word	0x40020058
 8009b94:	40020070 	.word	0x40020070
 8009b98:	40020088 	.word	0x40020088
 8009b9c:	400200a0 	.word	0x400200a0
 8009ba0:	400200b8 	.word	0x400200b8
 8009ba4:	40020410 	.word	0x40020410
 8009ba8:	40020428 	.word	0x40020428
 8009bac:	40020440 	.word	0x40020440
 8009bb0:	40020458 	.word	0x40020458
 8009bb4:	40020470 	.word	0x40020470
 8009bb8:	40020488 	.word	0x40020488
 8009bbc:	400204a0 	.word	0x400204a0
 8009bc0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	681a      	ldr	r2, [r3, #0]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f022 020e 	bic.w	r2, r2, #14
 8009bd2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a6c      	ldr	r2, [pc, #432]	; (8009d8c <HAL_DMA_Abort_IT+0x3a8>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d04a      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a6b      	ldr	r2, [pc, #428]	; (8009d90 <HAL_DMA_Abort_IT+0x3ac>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d045      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a69      	ldr	r2, [pc, #420]	; (8009d94 <HAL_DMA_Abort_IT+0x3b0>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d040      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a68      	ldr	r2, [pc, #416]	; (8009d98 <HAL_DMA_Abort_IT+0x3b4>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d03b      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a66      	ldr	r2, [pc, #408]	; (8009d9c <HAL_DMA_Abort_IT+0x3b8>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d036      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a65      	ldr	r2, [pc, #404]	; (8009da0 <HAL_DMA_Abort_IT+0x3bc>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d031      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	4a63      	ldr	r2, [pc, #396]	; (8009da4 <HAL_DMA_Abort_IT+0x3c0>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d02c      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4a62      	ldr	r2, [pc, #392]	; (8009da8 <HAL_DMA_Abort_IT+0x3c4>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d027      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a60      	ldr	r2, [pc, #384]	; (8009dac <HAL_DMA_Abort_IT+0x3c8>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d022      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4a5f      	ldr	r2, [pc, #380]	; (8009db0 <HAL_DMA_Abort_IT+0x3cc>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d01d      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	4a5d      	ldr	r2, [pc, #372]	; (8009db4 <HAL_DMA_Abort_IT+0x3d0>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d018      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	4a5c      	ldr	r2, [pc, #368]	; (8009db8 <HAL_DMA_Abort_IT+0x3d4>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d013      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a5a      	ldr	r2, [pc, #360]	; (8009dbc <HAL_DMA_Abort_IT+0x3d8>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d00e      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a59      	ldr	r2, [pc, #356]	; (8009dc0 <HAL_DMA_Abort_IT+0x3dc>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d009      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4a57      	ldr	r2, [pc, #348]	; (8009dc4 <HAL_DMA_Abort_IT+0x3e0>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d004      	beq.n	8009c74 <HAL_DMA_Abort_IT+0x290>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4a56      	ldr	r2, [pc, #344]	; (8009dc8 <HAL_DMA_Abort_IT+0x3e4>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d108      	bne.n	8009c86 <HAL_DMA_Abort_IT+0x2a2>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f022 0201 	bic.w	r2, r2, #1
 8009c82:	601a      	str	r2, [r3, #0]
 8009c84:	e007      	b.n	8009c96 <HAL_DMA_Abort_IT+0x2b2>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	681a      	ldr	r2, [r3, #0]
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f022 0201 	bic.w	r2, r2, #1
 8009c94:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4a3c      	ldr	r2, [pc, #240]	; (8009d8c <HAL_DMA_Abort_IT+0x3a8>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d072      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	4a3a      	ldr	r2, [pc, #232]	; (8009d90 <HAL_DMA_Abort_IT+0x3ac>)
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d06d      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	4a39      	ldr	r2, [pc, #228]	; (8009d94 <HAL_DMA_Abort_IT+0x3b0>)
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	d068      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a37      	ldr	r2, [pc, #220]	; (8009d98 <HAL_DMA_Abort_IT+0x3b4>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d063      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4a36      	ldr	r2, [pc, #216]	; (8009d9c <HAL_DMA_Abort_IT+0x3b8>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d05e      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4a34      	ldr	r2, [pc, #208]	; (8009da0 <HAL_DMA_Abort_IT+0x3bc>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d059      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a33      	ldr	r2, [pc, #204]	; (8009da4 <HAL_DMA_Abort_IT+0x3c0>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d054      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a31      	ldr	r2, [pc, #196]	; (8009da8 <HAL_DMA_Abort_IT+0x3c4>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d04f      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a30      	ldr	r2, [pc, #192]	; (8009dac <HAL_DMA_Abort_IT+0x3c8>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d04a      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4a2e      	ldr	r2, [pc, #184]	; (8009db0 <HAL_DMA_Abort_IT+0x3cc>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d045      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a2d      	ldr	r2, [pc, #180]	; (8009db4 <HAL_DMA_Abort_IT+0x3d0>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d040      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a2b      	ldr	r2, [pc, #172]	; (8009db8 <HAL_DMA_Abort_IT+0x3d4>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d03b      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a2a      	ldr	r2, [pc, #168]	; (8009dbc <HAL_DMA_Abort_IT+0x3d8>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d036      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a28      	ldr	r2, [pc, #160]	; (8009dc0 <HAL_DMA_Abort_IT+0x3dc>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d031      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a27      	ldr	r2, [pc, #156]	; (8009dc4 <HAL_DMA_Abort_IT+0x3e0>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d02c      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a25      	ldr	r2, [pc, #148]	; (8009dc8 <HAL_DMA_Abort_IT+0x3e4>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d027      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a24      	ldr	r2, [pc, #144]	; (8009dcc <HAL_DMA_Abort_IT+0x3e8>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d022      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a22      	ldr	r2, [pc, #136]	; (8009dd0 <HAL_DMA_Abort_IT+0x3ec>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d01d      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4a21      	ldr	r2, [pc, #132]	; (8009dd4 <HAL_DMA_Abort_IT+0x3f0>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d018      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4a1f      	ldr	r2, [pc, #124]	; (8009dd8 <HAL_DMA_Abort_IT+0x3f4>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d013      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	4a1e      	ldr	r2, [pc, #120]	; (8009ddc <HAL_DMA_Abort_IT+0x3f8>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d00e      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	4a1c      	ldr	r2, [pc, #112]	; (8009de0 <HAL_DMA_Abort_IT+0x3fc>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d009      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	4a1b      	ldr	r2, [pc, #108]	; (8009de4 <HAL_DMA_Abort_IT+0x400>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d004      	beq.n	8009d86 <HAL_DMA_Abort_IT+0x3a2>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a19      	ldr	r2, [pc, #100]	; (8009de8 <HAL_DMA_Abort_IT+0x404>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d132      	bne.n	8009dec <HAL_DMA_Abort_IT+0x408>
 8009d86:	2301      	movs	r3, #1
 8009d88:	e031      	b.n	8009dee <HAL_DMA_Abort_IT+0x40a>
 8009d8a:	bf00      	nop
 8009d8c:	40020010 	.word	0x40020010
 8009d90:	40020028 	.word	0x40020028
 8009d94:	40020040 	.word	0x40020040
 8009d98:	40020058 	.word	0x40020058
 8009d9c:	40020070 	.word	0x40020070
 8009da0:	40020088 	.word	0x40020088
 8009da4:	400200a0 	.word	0x400200a0
 8009da8:	400200b8 	.word	0x400200b8
 8009dac:	40020410 	.word	0x40020410
 8009db0:	40020428 	.word	0x40020428
 8009db4:	40020440 	.word	0x40020440
 8009db8:	40020458 	.word	0x40020458
 8009dbc:	40020470 	.word	0x40020470
 8009dc0:	40020488 	.word	0x40020488
 8009dc4:	400204a0 	.word	0x400204a0
 8009dc8:	400204b8 	.word	0x400204b8
 8009dcc:	58025408 	.word	0x58025408
 8009dd0:	5802541c 	.word	0x5802541c
 8009dd4:	58025430 	.word	0x58025430
 8009dd8:	58025444 	.word	0x58025444
 8009ddc:	58025458 	.word	0x58025458
 8009de0:	5802546c 	.word	0x5802546c
 8009de4:	58025480 	.word	0x58025480
 8009de8:	58025494 	.word	0x58025494
 8009dec:	2300      	movs	r3, #0
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d028      	beq.n	8009e44 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009df6:	681a      	ldr	r2, [r3, #0]
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009dfc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009e00:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e06:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e0c:	f003 031f 	and.w	r3, r3, #31
 8009e10:	2201      	movs	r2, #1
 8009e12:	409a      	lsls	r2, r3
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009e1c:	687a      	ldr	r2, [r7, #4]
 8009e1e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8009e20:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d00c      	beq.n	8009e44 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e2e:	681a      	ldr	r2, [r3, #0]
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e34:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009e38:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e3e:	687a      	ldr	r2, [r7, #4]
 8009e40:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009e42:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2201      	movs	r2, #1
 8009e48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d003      	beq.n	8009e64 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8009e64:	2300      	movs	r3, #0
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3710      	adds	r7, #16
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}
 8009e6e:	bf00      	nop

08009e70 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b08a      	sub	sp, #40	; 0x28
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009e7c:	4b67      	ldr	r3, [pc, #412]	; (800a01c <HAL_DMA_IRQHandler+0x1ac>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a67      	ldr	r2, [pc, #412]	; (800a020 <HAL_DMA_IRQHandler+0x1b0>)
 8009e82:	fba2 2303 	umull	r2, r3, r2, r3
 8009e86:	0a9b      	lsrs	r3, r3, #10
 8009e88:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e8e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e94:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8009e96:	6a3b      	ldr	r3, [r7, #32]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8009e9c:	69fb      	ldr	r3, [r7, #28]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	4a5f      	ldr	r2, [pc, #380]	; (800a024 <HAL_DMA_IRQHandler+0x1b4>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d04a      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4a5d      	ldr	r2, [pc, #372]	; (800a028 <HAL_DMA_IRQHandler+0x1b8>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d045      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	4a5c      	ldr	r2, [pc, #368]	; (800a02c <HAL_DMA_IRQHandler+0x1bc>)
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d040      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	4a5a      	ldr	r2, [pc, #360]	; (800a030 <HAL_DMA_IRQHandler+0x1c0>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d03b      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	4a59      	ldr	r2, [pc, #356]	; (800a034 <HAL_DMA_IRQHandler+0x1c4>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d036      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4a57      	ldr	r2, [pc, #348]	; (800a038 <HAL_DMA_IRQHandler+0x1c8>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d031      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4a56      	ldr	r2, [pc, #344]	; (800a03c <HAL_DMA_IRQHandler+0x1cc>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d02c      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a54      	ldr	r2, [pc, #336]	; (800a040 <HAL_DMA_IRQHandler+0x1d0>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d027      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	4a53      	ldr	r2, [pc, #332]	; (800a044 <HAL_DMA_IRQHandler+0x1d4>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d022      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a51      	ldr	r2, [pc, #324]	; (800a048 <HAL_DMA_IRQHandler+0x1d8>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d01d      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4a50      	ldr	r2, [pc, #320]	; (800a04c <HAL_DMA_IRQHandler+0x1dc>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d018      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	4a4e      	ldr	r2, [pc, #312]	; (800a050 <HAL_DMA_IRQHandler+0x1e0>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d013      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	4a4d      	ldr	r2, [pc, #308]	; (800a054 <HAL_DMA_IRQHandler+0x1e4>)
 8009f20:	4293      	cmp	r3, r2
 8009f22:	d00e      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a4b      	ldr	r2, [pc, #300]	; (800a058 <HAL_DMA_IRQHandler+0x1e8>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d009      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a4a      	ldr	r2, [pc, #296]	; (800a05c <HAL_DMA_IRQHandler+0x1ec>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d004      	beq.n	8009f42 <HAL_DMA_IRQHandler+0xd2>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4a48      	ldr	r2, [pc, #288]	; (800a060 <HAL_DMA_IRQHandler+0x1f0>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d101      	bne.n	8009f46 <HAL_DMA_IRQHandler+0xd6>
 8009f42:	2301      	movs	r3, #1
 8009f44:	e000      	b.n	8009f48 <HAL_DMA_IRQHandler+0xd8>
 8009f46:	2300      	movs	r3, #0
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	f000 842b 	beq.w	800a7a4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009f52:	f003 031f 	and.w	r3, r3, #31
 8009f56:	2208      	movs	r2, #8
 8009f58:	409a      	lsls	r2, r3
 8009f5a:	69bb      	ldr	r3, [r7, #24]
 8009f5c:	4013      	ands	r3, r2
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	f000 80a2 	beq.w	800a0a8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	4a2e      	ldr	r2, [pc, #184]	; (800a024 <HAL_DMA_IRQHandler+0x1b4>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d04a      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	4a2d      	ldr	r2, [pc, #180]	; (800a028 <HAL_DMA_IRQHandler+0x1b8>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d045      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	4a2b      	ldr	r2, [pc, #172]	; (800a02c <HAL_DMA_IRQHandler+0x1bc>)
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d040      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	4a2a      	ldr	r2, [pc, #168]	; (800a030 <HAL_DMA_IRQHandler+0x1c0>)
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d03b      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	4a28      	ldr	r2, [pc, #160]	; (800a034 <HAL_DMA_IRQHandler+0x1c4>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d036      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4a27      	ldr	r2, [pc, #156]	; (800a038 <HAL_DMA_IRQHandler+0x1c8>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d031      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	4a25      	ldr	r2, [pc, #148]	; (800a03c <HAL_DMA_IRQHandler+0x1cc>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d02c      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	4a24      	ldr	r2, [pc, #144]	; (800a040 <HAL_DMA_IRQHandler+0x1d0>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d027      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	4a22      	ldr	r2, [pc, #136]	; (800a044 <HAL_DMA_IRQHandler+0x1d4>)
 8009fba:	4293      	cmp	r3, r2
 8009fbc:	d022      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	4a21      	ldr	r2, [pc, #132]	; (800a048 <HAL_DMA_IRQHandler+0x1d8>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d01d      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4a1f      	ldr	r2, [pc, #124]	; (800a04c <HAL_DMA_IRQHandler+0x1dc>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d018      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4a1e      	ldr	r2, [pc, #120]	; (800a050 <HAL_DMA_IRQHandler+0x1e0>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d013      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4a1c      	ldr	r2, [pc, #112]	; (800a054 <HAL_DMA_IRQHandler+0x1e4>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d00e      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4a1b      	ldr	r2, [pc, #108]	; (800a058 <HAL_DMA_IRQHandler+0x1e8>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d009      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	4a19      	ldr	r2, [pc, #100]	; (800a05c <HAL_DMA_IRQHandler+0x1ec>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d004      	beq.n	800a004 <HAL_DMA_IRQHandler+0x194>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a18      	ldr	r2, [pc, #96]	; (800a060 <HAL_DMA_IRQHandler+0x1f0>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d12f      	bne.n	800a064 <HAL_DMA_IRQHandler+0x1f4>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f003 0304 	and.w	r3, r3, #4
 800a00e:	2b00      	cmp	r3, #0
 800a010:	bf14      	ite	ne
 800a012:	2301      	movne	r3, #1
 800a014:	2300      	moveq	r3, #0
 800a016:	b2db      	uxtb	r3, r3
 800a018:	e02e      	b.n	800a078 <HAL_DMA_IRQHandler+0x208>
 800a01a:	bf00      	nop
 800a01c:	24000040 	.word	0x24000040
 800a020:	1b4e81b5 	.word	0x1b4e81b5
 800a024:	40020010 	.word	0x40020010
 800a028:	40020028 	.word	0x40020028
 800a02c:	40020040 	.word	0x40020040
 800a030:	40020058 	.word	0x40020058
 800a034:	40020070 	.word	0x40020070
 800a038:	40020088 	.word	0x40020088
 800a03c:	400200a0 	.word	0x400200a0
 800a040:	400200b8 	.word	0x400200b8
 800a044:	40020410 	.word	0x40020410
 800a048:	40020428 	.word	0x40020428
 800a04c:	40020440 	.word	0x40020440
 800a050:	40020458 	.word	0x40020458
 800a054:	40020470 	.word	0x40020470
 800a058:	40020488 	.word	0x40020488
 800a05c:	400204a0 	.word	0x400204a0
 800a060:	400204b8 	.word	0x400204b8
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f003 0308 	and.w	r3, r3, #8
 800a06e:	2b00      	cmp	r3, #0
 800a070:	bf14      	ite	ne
 800a072:	2301      	movne	r3, #1
 800a074:	2300      	moveq	r3, #0
 800a076:	b2db      	uxtb	r3, r3
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d015      	beq.n	800a0a8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	681a      	ldr	r2, [r3, #0]
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f022 0204 	bic.w	r2, r2, #4
 800a08a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a090:	f003 031f 	and.w	r3, r3, #31
 800a094:	2208      	movs	r2, #8
 800a096:	409a      	lsls	r2, r3
 800a098:	6a3b      	ldr	r3, [r7, #32]
 800a09a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0a0:	f043 0201 	orr.w	r2, r3, #1
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0ac:	f003 031f 	and.w	r3, r3, #31
 800a0b0:	69ba      	ldr	r2, [r7, #24]
 800a0b2:	fa22 f303 	lsr.w	r3, r2, r3
 800a0b6:	f003 0301 	and.w	r3, r3, #1
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d06e      	beq.n	800a19c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	4a69      	ldr	r2, [pc, #420]	; (800a268 <HAL_DMA_IRQHandler+0x3f8>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d04a      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	4a67      	ldr	r2, [pc, #412]	; (800a26c <HAL_DMA_IRQHandler+0x3fc>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d045      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	4a66      	ldr	r2, [pc, #408]	; (800a270 <HAL_DMA_IRQHandler+0x400>)
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d040      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	4a64      	ldr	r2, [pc, #400]	; (800a274 <HAL_DMA_IRQHandler+0x404>)
 800a0e2:	4293      	cmp	r3, r2
 800a0e4:	d03b      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4a63      	ldr	r2, [pc, #396]	; (800a278 <HAL_DMA_IRQHandler+0x408>)
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d036      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a61      	ldr	r2, [pc, #388]	; (800a27c <HAL_DMA_IRQHandler+0x40c>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d031      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4a60      	ldr	r2, [pc, #384]	; (800a280 <HAL_DMA_IRQHandler+0x410>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d02c      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	4a5e      	ldr	r2, [pc, #376]	; (800a284 <HAL_DMA_IRQHandler+0x414>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d027      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a5d      	ldr	r2, [pc, #372]	; (800a288 <HAL_DMA_IRQHandler+0x418>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d022      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a5b      	ldr	r2, [pc, #364]	; (800a28c <HAL_DMA_IRQHandler+0x41c>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d01d      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	4a5a      	ldr	r2, [pc, #360]	; (800a290 <HAL_DMA_IRQHandler+0x420>)
 800a128:	4293      	cmp	r3, r2
 800a12a:	d018      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a58      	ldr	r2, [pc, #352]	; (800a294 <HAL_DMA_IRQHandler+0x424>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d013      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4a57      	ldr	r2, [pc, #348]	; (800a298 <HAL_DMA_IRQHandler+0x428>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d00e      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4a55      	ldr	r2, [pc, #340]	; (800a29c <HAL_DMA_IRQHandler+0x42c>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d009      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	4a54      	ldr	r2, [pc, #336]	; (800a2a0 <HAL_DMA_IRQHandler+0x430>)
 800a150:	4293      	cmp	r3, r2
 800a152:	d004      	beq.n	800a15e <HAL_DMA_IRQHandler+0x2ee>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	4a52      	ldr	r2, [pc, #328]	; (800a2a4 <HAL_DMA_IRQHandler+0x434>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d10a      	bne.n	800a174 <HAL_DMA_IRQHandler+0x304>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	695b      	ldr	r3, [r3, #20]
 800a164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a168:	2b00      	cmp	r3, #0
 800a16a:	bf14      	ite	ne
 800a16c:	2301      	movne	r3, #1
 800a16e:	2300      	moveq	r3, #0
 800a170:	b2db      	uxtb	r3, r3
 800a172:	e003      	b.n	800a17c <HAL_DMA_IRQHandler+0x30c>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2300      	movs	r3, #0
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d00d      	beq.n	800a19c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a184:	f003 031f 	and.w	r3, r3, #31
 800a188:	2201      	movs	r2, #1
 800a18a:	409a      	lsls	r2, r3
 800a18c:	6a3b      	ldr	r3, [r7, #32]
 800a18e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a194:	f043 0202 	orr.w	r2, r3, #2
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1a0:	f003 031f 	and.w	r3, r3, #31
 800a1a4:	2204      	movs	r2, #4
 800a1a6:	409a      	lsls	r2, r3
 800a1a8:	69bb      	ldr	r3, [r7, #24]
 800a1aa:	4013      	ands	r3, r2
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	f000 808f 	beq.w	800a2d0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	4a2c      	ldr	r2, [pc, #176]	; (800a268 <HAL_DMA_IRQHandler+0x3f8>)
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d04a      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4a2a      	ldr	r2, [pc, #168]	; (800a26c <HAL_DMA_IRQHandler+0x3fc>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d045      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	4a29      	ldr	r2, [pc, #164]	; (800a270 <HAL_DMA_IRQHandler+0x400>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d040      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	4a27      	ldr	r2, [pc, #156]	; (800a274 <HAL_DMA_IRQHandler+0x404>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d03b      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	4a26      	ldr	r2, [pc, #152]	; (800a278 <HAL_DMA_IRQHandler+0x408>)
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d036      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	4a24      	ldr	r2, [pc, #144]	; (800a27c <HAL_DMA_IRQHandler+0x40c>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d031      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4a23      	ldr	r2, [pc, #140]	; (800a280 <HAL_DMA_IRQHandler+0x410>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d02c      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4a21      	ldr	r2, [pc, #132]	; (800a284 <HAL_DMA_IRQHandler+0x414>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d027      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a20      	ldr	r2, [pc, #128]	; (800a288 <HAL_DMA_IRQHandler+0x418>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d022      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4a1e      	ldr	r2, [pc, #120]	; (800a28c <HAL_DMA_IRQHandler+0x41c>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d01d      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a1d      	ldr	r2, [pc, #116]	; (800a290 <HAL_DMA_IRQHandler+0x420>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d018      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4a1b      	ldr	r2, [pc, #108]	; (800a294 <HAL_DMA_IRQHandler+0x424>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d013      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4a1a      	ldr	r2, [pc, #104]	; (800a298 <HAL_DMA_IRQHandler+0x428>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d00e      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4a18      	ldr	r2, [pc, #96]	; (800a29c <HAL_DMA_IRQHandler+0x42c>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d009      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a17      	ldr	r2, [pc, #92]	; (800a2a0 <HAL_DMA_IRQHandler+0x430>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d004      	beq.n	800a252 <HAL_DMA_IRQHandler+0x3e2>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4a15      	ldr	r2, [pc, #84]	; (800a2a4 <HAL_DMA_IRQHandler+0x434>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d12a      	bne.n	800a2a8 <HAL_DMA_IRQHandler+0x438>
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f003 0302 	and.w	r3, r3, #2
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	bf14      	ite	ne
 800a260:	2301      	movne	r3, #1
 800a262:	2300      	moveq	r3, #0
 800a264:	b2db      	uxtb	r3, r3
 800a266:	e023      	b.n	800a2b0 <HAL_DMA_IRQHandler+0x440>
 800a268:	40020010 	.word	0x40020010
 800a26c:	40020028 	.word	0x40020028
 800a270:	40020040 	.word	0x40020040
 800a274:	40020058 	.word	0x40020058
 800a278:	40020070 	.word	0x40020070
 800a27c:	40020088 	.word	0x40020088
 800a280:	400200a0 	.word	0x400200a0
 800a284:	400200b8 	.word	0x400200b8
 800a288:	40020410 	.word	0x40020410
 800a28c:	40020428 	.word	0x40020428
 800a290:	40020440 	.word	0x40020440
 800a294:	40020458 	.word	0x40020458
 800a298:	40020470 	.word	0x40020470
 800a29c:	40020488 	.word	0x40020488
 800a2a0:	400204a0 	.word	0x400204a0
 800a2a4:	400204b8 	.word	0x400204b8
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d00d      	beq.n	800a2d0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a2b8:	f003 031f 	and.w	r3, r3, #31
 800a2bc:	2204      	movs	r2, #4
 800a2be:	409a      	lsls	r2, r3
 800a2c0:	6a3b      	ldr	r3, [r7, #32]
 800a2c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2c8:	f043 0204 	orr.w	r2, r3, #4
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a2d4:	f003 031f 	and.w	r3, r3, #31
 800a2d8:	2210      	movs	r2, #16
 800a2da:	409a      	lsls	r2, r3
 800a2dc:	69bb      	ldr	r3, [r7, #24]
 800a2de:	4013      	ands	r3, r2
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	f000 80a6 	beq.w	800a432 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	4a85      	ldr	r2, [pc, #532]	; (800a500 <HAL_DMA_IRQHandler+0x690>)
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d04a      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	4a83      	ldr	r2, [pc, #524]	; (800a504 <HAL_DMA_IRQHandler+0x694>)
 800a2f6:	4293      	cmp	r3, r2
 800a2f8:	d045      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	4a82      	ldr	r2, [pc, #520]	; (800a508 <HAL_DMA_IRQHandler+0x698>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d040      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a80      	ldr	r2, [pc, #512]	; (800a50c <HAL_DMA_IRQHandler+0x69c>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d03b      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a7f      	ldr	r2, [pc, #508]	; (800a510 <HAL_DMA_IRQHandler+0x6a0>)
 800a314:	4293      	cmp	r3, r2
 800a316:	d036      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a7d      	ldr	r2, [pc, #500]	; (800a514 <HAL_DMA_IRQHandler+0x6a4>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d031      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4a7c      	ldr	r2, [pc, #496]	; (800a518 <HAL_DMA_IRQHandler+0x6a8>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d02c      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a7a      	ldr	r2, [pc, #488]	; (800a51c <HAL_DMA_IRQHandler+0x6ac>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d027      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	4a79      	ldr	r2, [pc, #484]	; (800a520 <HAL_DMA_IRQHandler+0x6b0>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d022      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	4a77      	ldr	r2, [pc, #476]	; (800a524 <HAL_DMA_IRQHandler+0x6b4>)
 800a346:	4293      	cmp	r3, r2
 800a348:	d01d      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4a76      	ldr	r2, [pc, #472]	; (800a528 <HAL_DMA_IRQHandler+0x6b8>)
 800a350:	4293      	cmp	r3, r2
 800a352:	d018      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4a74      	ldr	r2, [pc, #464]	; (800a52c <HAL_DMA_IRQHandler+0x6bc>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d013      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a73      	ldr	r2, [pc, #460]	; (800a530 <HAL_DMA_IRQHandler+0x6c0>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d00e      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4a71      	ldr	r2, [pc, #452]	; (800a534 <HAL_DMA_IRQHandler+0x6c4>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d009      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4a70      	ldr	r2, [pc, #448]	; (800a538 <HAL_DMA_IRQHandler+0x6c8>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d004      	beq.n	800a386 <HAL_DMA_IRQHandler+0x516>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	4a6e      	ldr	r2, [pc, #440]	; (800a53c <HAL_DMA_IRQHandler+0x6cc>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d10a      	bne.n	800a39c <HAL_DMA_IRQHandler+0x52c>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	f003 0308 	and.w	r3, r3, #8
 800a390:	2b00      	cmp	r3, #0
 800a392:	bf14      	ite	ne
 800a394:	2301      	movne	r3, #1
 800a396:	2300      	moveq	r3, #0
 800a398:	b2db      	uxtb	r3, r3
 800a39a:	e009      	b.n	800a3b0 <HAL_DMA_IRQHandler+0x540>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f003 0304 	and.w	r3, r3, #4
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	bf14      	ite	ne
 800a3aa:	2301      	movne	r3, #1
 800a3ac:	2300      	moveq	r3, #0
 800a3ae:	b2db      	uxtb	r3, r3
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d03e      	beq.n	800a432 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3b8:	f003 031f 	and.w	r3, r3, #31
 800a3bc:	2210      	movs	r2, #16
 800a3be:	409a      	lsls	r2, r3
 800a3c0:	6a3b      	ldr	r3, [r7, #32]
 800a3c2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d018      	beq.n	800a404 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d108      	bne.n	800a3f2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d024      	beq.n	800a432 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	4798      	blx	r3
 800a3f0:	e01f      	b.n	800a432 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d01b      	beq.n	800a432 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	4798      	blx	r3
 800a402:	e016      	b.n	800a432 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d107      	bne.n	800a422 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	681a      	ldr	r2, [r3, #0]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f022 0208 	bic.w	r2, r2, #8
 800a420:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a426:	2b00      	cmp	r3, #0
 800a428:	d003      	beq.n	800a432 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a436:	f003 031f 	and.w	r3, r3, #31
 800a43a:	2220      	movs	r2, #32
 800a43c:	409a      	lsls	r2, r3
 800a43e:	69bb      	ldr	r3, [r7, #24]
 800a440:	4013      	ands	r3, r2
 800a442:	2b00      	cmp	r3, #0
 800a444:	f000 8110 	beq.w	800a668 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a2c      	ldr	r2, [pc, #176]	; (800a500 <HAL_DMA_IRQHandler+0x690>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d04a      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a2b      	ldr	r2, [pc, #172]	; (800a504 <HAL_DMA_IRQHandler+0x694>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d045      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a29      	ldr	r2, [pc, #164]	; (800a508 <HAL_DMA_IRQHandler+0x698>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d040      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	4a28      	ldr	r2, [pc, #160]	; (800a50c <HAL_DMA_IRQHandler+0x69c>)
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d03b      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a26      	ldr	r2, [pc, #152]	; (800a510 <HAL_DMA_IRQHandler+0x6a0>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d036      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a25      	ldr	r2, [pc, #148]	; (800a514 <HAL_DMA_IRQHandler+0x6a4>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d031      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a23      	ldr	r2, [pc, #140]	; (800a518 <HAL_DMA_IRQHandler+0x6a8>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d02c      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a22      	ldr	r2, [pc, #136]	; (800a51c <HAL_DMA_IRQHandler+0x6ac>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d027      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4a20      	ldr	r2, [pc, #128]	; (800a520 <HAL_DMA_IRQHandler+0x6b0>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d022      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4a1f      	ldr	r2, [pc, #124]	; (800a524 <HAL_DMA_IRQHandler+0x6b4>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d01d      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	4a1d      	ldr	r2, [pc, #116]	; (800a528 <HAL_DMA_IRQHandler+0x6b8>)
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d018      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	4a1c      	ldr	r2, [pc, #112]	; (800a52c <HAL_DMA_IRQHandler+0x6bc>)
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	d013      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	4a1a      	ldr	r2, [pc, #104]	; (800a530 <HAL_DMA_IRQHandler+0x6c0>)
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	d00e      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	4a19      	ldr	r2, [pc, #100]	; (800a534 <HAL_DMA_IRQHandler+0x6c4>)
 800a4d0:	4293      	cmp	r3, r2
 800a4d2:	d009      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	4a17      	ldr	r2, [pc, #92]	; (800a538 <HAL_DMA_IRQHandler+0x6c8>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d004      	beq.n	800a4e8 <HAL_DMA_IRQHandler+0x678>
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	4a16      	ldr	r2, [pc, #88]	; (800a53c <HAL_DMA_IRQHandler+0x6cc>)
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d12b      	bne.n	800a540 <HAL_DMA_IRQHandler+0x6d0>
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f003 0310 	and.w	r3, r3, #16
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	bf14      	ite	ne
 800a4f6:	2301      	movne	r3, #1
 800a4f8:	2300      	moveq	r3, #0
 800a4fa:	b2db      	uxtb	r3, r3
 800a4fc:	e02a      	b.n	800a554 <HAL_DMA_IRQHandler+0x6e4>
 800a4fe:	bf00      	nop
 800a500:	40020010 	.word	0x40020010
 800a504:	40020028 	.word	0x40020028
 800a508:	40020040 	.word	0x40020040
 800a50c:	40020058 	.word	0x40020058
 800a510:	40020070 	.word	0x40020070
 800a514:	40020088 	.word	0x40020088
 800a518:	400200a0 	.word	0x400200a0
 800a51c:	400200b8 	.word	0x400200b8
 800a520:	40020410 	.word	0x40020410
 800a524:	40020428 	.word	0x40020428
 800a528:	40020440 	.word	0x40020440
 800a52c:	40020458 	.word	0x40020458
 800a530:	40020470 	.word	0x40020470
 800a534:	40020488 	.word	0x40020488
 800a538:	400204a0 	.word	0x400204a0
 800a53c:	400204b8 	.word	0x400204b8
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f003 0302 	and.w	r3, r3, #2
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	bf14      	ite	ne
 800a54e:	2301      	movne	r3, #1
 800a550:	2300      	moveq	r3, #0
 800a552:	b2db      	uxtb	r3, r3
 800a554:	2b00      	cmp	r3, #0
 800a556:	f000 8087 	beq.w	800a668 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a55e:	f003 031f 	and.w	r3, r3, #31
 800a562:	2220      	movs	r2, #32
 800a564:	409a      	lsls	r2, r3
 800a566:	6a3b      	ldr	r3, [r7, #32]
 800a568:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a570:	b2db      	uxtb	r3, r3
 800a572:	2b04      	cmp	r3, #4
 800a574:	d139      	bne.n	800a5ea <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	f022 0216 	bic.w	r2, r2, #22
 800a584:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	695a      	ldr	r2, [r3, #20]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a594:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d103      	bne.n	800a5a6 <HAL_DMA_IRQHandler+0x736>
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d007      	beq.n	800a5b6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	681a      	ldr	r2, [r3, #0]
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f022 0208 	bic.w	r2, r2, #8
 800a5b4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5ba:	f003 031f 	and.w	r3, r3, #31
 800a5be:	223f      	movs	r2, #63	; 0x3f
 800a5c0:	409a      	lsls	r2, r3
 800a5c2:	6a3b      	ldr	r3, [r7, #32]
 800a5c4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	f000 834a 	beq.w	800ac74 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	4798      	blx	r3
          }
          return;
 800a5e8:	e344      	b.n	800ac74 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d018      	beq.n	800a62a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a602:	2b00      	cmp	r3, #0
 800a604:	d108      	bne.n	800a618 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d02c      	beq.n	800a668 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	4798      	blx	r3
 800a616:	e027      	b.n	800a668 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d023      	beq.n	800a668 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	4798      	blx	r3
 800a628:	e01e      	b.n	800a668 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a634:	2b00      	cmp	r3, #0
 800a636:	d10f      	bne.n	800a658 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	681a      	ldr	r2, [r3, #0]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f022 0210 	bic.w	r2, r2, #16
 800a646:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2201      	movs	r2, #1
 800a64c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2200      	movs	r2, #0
 800a654:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d003      	beq.n	800a668 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	f000 8306 	beq.w	800ac7e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a676:	f003 0301 	and.w	r3, r3, #1
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	f000 8088 	beq.w	800a790 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2204      	movs	r2, #4
 800a684:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4a7a      	ldr	r2, [pc, #488]	; (800a878 <HAL_DMA_IRQHandler+0xa08>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d04a      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	4a79      	ldr	r2, [pc, #484]	; (800a87c <HAL_DMA_IRQHandler+0xa0c>)
 800a698:	4293      	cmp	r3, r2
 800a69a:	d045      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4a77      	ldr	r2, [pc, #476]	; (800a880 <HAL_DMA_IRQHandler+0xa10>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	d040      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4a76      	ldr	r2, [pc, #472]	; (800a884 <HAL_DMA_IRQHandler+0xa14>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d03b      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4a74      	ldr	r2, [pc, #464]	; (800a888 <HAL_DMA_IRQHandler+0xa18>)
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	d036      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	4a73      	ldr	r2, [pc, #460]	; (800a88c <HAL_DMA_IRQHandler+0xa1c>)
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d031      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4a71      	ldr	r2, [pc, #452]	; (800a890 <HAL_DMA_IRQHandler+0xa20>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d02c      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	4a70      	ldr	r2, [pc, #448]	; (800a894 <HAL_DMA_IRQHandler+0xa24>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d027      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	4a6e      	ldr	r2, [pc, #440]	; (800a898 <HAL_DMA_IRQHandler+0xa28>)
 800a6de:	4293      	cmp	r3, r2
 800a6e0:	d022      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	4a6d      	ldr	r2, [pc, #436]	; (800a89c <HAL_DMA_IRQHandler+0xa2c>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d01d      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a6b      	ldr	r2, [pc, #428]	; (800a8a0 <HAL_DMA_IRQHandler+0xa30>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d018      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a6a      	ldr	r2, [pc, #424]	; (800a8a4 <HAL_DMA_IRQHandler+0xa34>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d013      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4a68      	ldr	r2, [pc, #416]	; (800a8a8 <HAL_DMA_IRQHandler+0xa38>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d00e      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a67      	ldr	r2, [pc, #412]	; (800a8ac <HAL_DMA_IRQHandler+0xa3c>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d009      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a65      	ldr	r2, [pc, #404]	; (800a8b0 <HAL_DMA_IRQHandler+0xa40>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d004      	beq.n	800a728 <HAL_DMA_IRQHandler+0x8b8>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4a64      	ldr	r2, [pc, #400]	; (800a8b4 <HAL_DMA_IRQHandler+0xa44>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d108      	bne.n	800a73a <HAL_DMA_IRQHandler+0x8ca>
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	681a      	ldr	r2, [r3, #0]
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	f022 0201 	bic.w	r2, r2, #1
 800a736:	601a      	str	r2, [r3, #0]
 800a738:	e007      	b.n	800a74a <HAL_DMA_IRQHandler+0x8da>
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	681a      	ldr	r2, [r3, #0]
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f022 0201 	bic.w	r2, r2, #1
 800a748:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	3301      	adds	r3, #1
 800a74e:	60fb      	str	r3, [r7, #12]
 800a750:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a752:	429a      	cmp	r2, r3
 800a754:	d307      	bcc.n	800a766 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f003 0301 	and.w	r3, r3, #1
 800a760:	2b00      	cmp	r3, #0
 800a762:	d1f2      	bne.n	800a74a <HAL_DMA_IRQHandler+0x8da>
 800a764:	e000      	b.n	800a768 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800a766:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	f003 0301 	and.w	r3, r3, #1
 800a772:	2b00      	cmp	r3, #0
 800a774:	d004      	beq.n	800a780 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2203      	movs	r2, #3
 800a77a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800a77e:	e003      	b.n	800a788 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2201      	movs	r2, #1
 800a784:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2200      	movs	r2, #0
 800a78c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a794:	2b00      	cmp	r3, #0
 800a796:	f000 8272 	beq.w	800ac7e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	4798      	blx	r3
 800a7a2:	e26c      	b.n	800ac7e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4a43      	ldr	r2, [pc, #268]	; (800a8b8 <HAL_DMA_IRQHandler+0xa48>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d022      	beq.n	800a7f4 <HAL_DMA_IRQHandler+0x984>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	4a42      	ldr	r2, [pc, #264]	; (800a8bc <HAL_DMA_IRQHandler+0xa4c>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d01d      	beq.n	800a7f4 <HAL_DMA_IRQHandler+0x984>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	4a40      	ldr	r2, [pc, #256]	; (800a8c0 <HAL_DMA_IRQHandler+0xa50>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d018      	beq.n	800a7f4 <HAL_DMA_IRQHandler+0x984>
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	4a3f      	ldr	r2, [pc, #252]	; (800a8c4 <HAL_DMA_IRQHandler+0xa54>)
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d013      	beq.n	800a7f4 <HAL_DMA_IRQHandler+0x984>
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	4a3d      	ldr	r2, [pc, #244]	; (800a8c8 <HAL_DMA_IRQHandler+0xa58>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d00e      	beq.n	800a7f4 <HAL_DMA_IRQHandler+0x984>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	4a3c      	ldr	r2, [pc, #240]	; (800a8cc <HAL_DMA_IRQHandler+0xa5c>)
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d009      	beq.n	800a7f4 <HAL_DMA_IRQHandler+0x984>
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	4a3a      	ldr	r2, [pc, #232]	; (800a8d0 <HAL_DMA_IRQHandler+0xa60>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d004      	beq.n	800a7f4 <HAL_DMA_IRQHandler+0x984>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4a39      	ldr	r2, [pc, #228]	; (800a8d4 <HAL_DMA_IRQHandler+0xa64>)
 800a7f0:	4293      	cmp	r3, r2
 800a7f2:	d101      	bne.n	800a7f8 <HAL_DMA_IRQHandler+0x988>
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	e000      	b.n	800a7fa <HAL_DMA_IRQHandler+0x98a>
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	f000 823f 	beq.w	800ac7e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a80c:	f003 031f 	and.w	r3, r3, #31
 800a810:	2204      	movs	r2, #4
 800a812:	409a      	lsls	r2, r3
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	4013      	ands	r3, r2
 800a818:	2b00      	cmp	r3, #0
 800a81a:	f000 80cd 	beq.w	800a9b8 <HAL_DMA_IRQHandler+0xb48>
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	f003 0304 	and.w	r3, r3, #4
 800a824:	2b00      	cmp	r3, #0
 800a826:	f000 80c7 	beq.w	800a9b8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a82e:	f003 031f 	and.w	r3, r3, #31
 800a832:	2204      	movs	r2, #4
 800a834:	409a      	lsls	r2, r3
 800a836:	69fb      	ldr	r3, [r7, #28]
 800a838:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a840:	2b00      	cmp	r3, #0
 800a842:	d049      	beq.n	800a8d8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d109      	bne.n	800a862 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a852:	2b00      	cmp	r3, #0
 800a854:	f000 8210 	beq.w	800ac78 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a860:	e20a      	b.n	800ac78 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a866:	2b00      	cmp	r3, #0
 800a868:	f000 8206 	beq.w	800ac78 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a874:	e200      	b.n	800ac78 <HAL_DMA_IRQHandler+0xe08>
 800a876:	bf00      	nop
 800a878:	40020010 	.word	0x40020010
 800a87c:	40020028 	.word	0x40020028
 800a880:	40020040 	.word	0x40020040
 800a884:	40020058 	.word	0x40020058
 800a888:	40020070 	.word	0x40020070
 800a88c:	40020088 	.word	0x40020088
 800a890:	400200a0 	.word	0x400200a0
 800a894:	400200b8 	.word	0x400200b8
 800a898:	40020410 	.word	0x40020410
 800a89c:	40020428 	.word	0x40020428
 800a8a0:	40020440 	.word	0x40020440
 800a8a4:	40020458 	.word	0x40020458
 800a8a8:	40020470 	.word	0x40020470
 800a8ac:	40020488 	.word	0x40020488
 800a8b0:	400204a0 	.word	0x400204a0
 800a8b4:	400204b8 	.word	0x400204b8
 800a8b8:	58025408 	.word	0x58025408
 800a8bc:	5802541c 	.word	0x5802541c
 800a8c0:	58025430 	.word	0x58025430
 800a8c4:	58025444 	.word	0x58025444
 800a8c8:	58025458 	.word	0x58025458
 800a8cc:	5802546c 	.word	0x5802546c
 800a8d0:	58025480 	.word	0x58025480
 800a8d4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	f003 0320 	and.w	r3, r3, #32
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d160      	bne.n	800a9a4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	4a7f      	ldr	r2, [pc, #508]	; (800aae4 <HAL_DMA_IRQHandler+0xc74>)
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d04a      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4a7d      	ldr	r2, [pc, #500]	; (800aae8 <HAL_DMA_IRQHandler+0xc78>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d045      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4a7c      	ldr	r2, [pc, #496]	; (800aaec <HAL_DMA_IRQHandler+0xc7c>)
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d040      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	4a7a      	ldr	r2, [pc, #488]	; (800aaf0 <HAL_DMA_IRQHandler+0xc80>)
 800a906:	4293      	cmp	r3, r2
 800a908:	d03b      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	4a79      	ldr	r2, [pc, #484]	; (800aaf4 <HAL_DMA_IRQHandler+0xc84>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d036      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	4a77      	ldr	r2, [pc, #476]	; (800aaf8 <HAL_DMA_IRQHandler+0xc88>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d031      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	4a76      	ldr	r2, [pc, #472]	; (800aafc <HAL_DMA_IRQHandler+0xc8c>)
 800a924:	4293      	cmp	r3, r2
 800a926:	d02c      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	4a74      	ldr	r2, [pc, #464]	; (800ab00 <HAL_DMA_IRQHandler+0xc90>)
 800a92e:	4293      	cmp	r3, r2
 800a930:	d027      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	4a73      	ldr	r2, [pc, #460]	; (800ab04 <HAL_DMA_IRQHandler+0xc94>)
 800a938:	4293      	cmp	r3, r2
 800a93a:	d022      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4a71      	ldr	r2, [pc, #452]	; (800ab08 <HAL_DMA_IRQHandler+0xc98>)
 800a942:	4293      	cmp	r3, r2
 800a944:	d01d      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	4a70      	ldr	r2, [pc, #448]	; (800ab0c <HAL_DMA_IRQHandler+0xc9c>)
 800a94c:	4293      	cmp	r3, r2
 800a94e:	d018      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4a6e      	ldr	r2, [pc, #440]	; (800ab10 <HAL_DMA_IRQHandler+0xca0>)
 800a956:	4293      	cmp	r3, r2
 800a958:	d013      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	4a6d      	ldr	r2, [pc, #436]	; (800ab14 <HAL_DMA_IRQHandler+0xca4>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d00e      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	4a6b      	ldr	r2, [pc, #428]	; (800ab18 <HAL_DMA_IRQHandler+0xca8>)
 800a96a:	4293      	cmp	r3, r2
 800a96c:	d009      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	4a6a      	ldr	r2, [pc, #424]	; (800ab1c <HAL_DMA_IRQHandler+0xcac>)
 800a974:	4293      	cmp	r3, r2
 800a976:	d004      	beq.n	800a982 <HAL_DMA_IRQHandler+0xb12>
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	4a68      	ldr	r2, [pc, #416]	; (800ab20 <HAL_DMA_IRQHandler+0xcb0>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	d108      	bne.n	800a994 <HAL_DMA_IRQHandler+0xb24>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	681a      	ldr	r2, [r3, #0]
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f022 0208 	bic.w	r2, r2, #8
 800a990:	601a      	str	r2, [r3, #0]
 800a992:	e007      	b.n	800a9a4 <HAL_DMA_IRQHandler+0xb34>
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	681a      	ldr	r2, [r3, #0]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f022 0204 	bic.w	r2, r2, #4
 800a9a2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	f000 8165 	beq.w	800ac78 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a9b6:	e15f      	b.n	800ac78 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9bc:	f003 031f 	and.w	r3, r3, #31
 800a9c0:	2202      	movs	r2, #2
 800a9c2:	409a      	lsls	r2, r3
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	4013      	ands	r3, r2
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	f000 80c5 	beq.w	800ab58 <HAL_DMA_IRQHandler+0xce8>
 800a9ce:	693b      	ldr	r3, [r7, #16]
 800a9d0:	f003 0302 	and.w	r3, r3, #2
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	f000 80bf 	beq.w	800ab58 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9de:	f003 031f 	and.w	r3, r3, #31
 800a9e2:	2202      	movs	r2, #2
 800a9e4:	409a      	lsls	r2, r3
 800a9e6:	69fb      	ldr	r3, [r7, #28]
 800a9e8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a9ea:	693b      	ldr	r3, [r7, #16]
 800a9ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d018      	beq.n	800aa26 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d109      	bne.n	800aa12 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	f000 813a 	beq.w	800ac7c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aa10:	e134      	b.n	800ac7c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	f000 8130 	beq.w	800ac7c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa20:	6878      	ldr	r0, [r7, #4]
 800aa22:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aa24:	e12a      	b.n	800ac7c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	f003 0320 	and.w	r3, r3, #32
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	f040 8089 	bne.w	800ab44 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	4a2b      	ldr	r2, [pc, #172]	; (800aae4 <HAL_DMA_IRQHandler+0xc74>)
 800aa38:	4293      	cmp	r3, r2
 800aa3a:	d04a      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	4a29      	ldr	r2, [pc, #164]	; (800aae8 <HAL_DMA_IRQHandler+0xc78>)
 800aa42:	4293      	cmp	r3, r2
 800aa44:	d045      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	4a28      	ldr	r2, [pc, #160]	; (800aaec <HAL_DMA_IRQHandler+0xc7c>)
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d040      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4a26      	ldr	r2, [pc, #152]	; (800aaf0 <HAL_DMA_IRQHandler+0xc80>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d03b      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	4a25      	ldr	r2, [pc, #148]	; (800aaf4 <HAL_DMA_IRQHandler+0xc84>)
 800aa60:	4293      	cmp	r3, r2
 800aa62:	d036      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4a23      	ldr	r2, [pc, #140]	; (800aaf8 <HAL_DMA_IRQHandler+0xc88>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d031      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4a22      	ldr	r2, [pc, #136]	; (800aafc <HAL_DMA_IRQHandler+0xc8c>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d02c      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	4a20      	ldr	r2, [pc, #128]	; (800ab00 <HAL_DMA_IRQHandler+0xc90>)
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d027      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	4a1f      	ldr	r2, [pc, #124]	; (800ab04 <HAL_DMA_IRQHandler+0xc94>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d022      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a1d      	ldr	r2, [pc, #116]	; (800ab08 <HAL_DMA_IRQHandler+0xc98>)
 800aa92:	4293      	cmp	r3, r2
 800aa94:	d01d      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	4a1c      	ldr	r2, [pc, #112]	; (800ab0c <HAL_DMA_IRQHandler+0xc9c>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d018      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4a1a      	ldr	r2, [pc, #104]	; (800ab10 <HAL_DMA_IRQHandler+0xca0>)
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d013      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	4a19      	ldr	r2, [pc, #100]	; (800ab14 <HAL_DMA_IRQHandler+0xca4>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d00e      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	4a17      	ldr	r2, [pc, #92]	; (800ab18 <HAL_DMA_IRQHandler+0xca8>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	d009      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4a16      	ldr	r2, [pc, #88]	; (800ab1c <HAL_DMA_IRQHandler+0xcac>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d004      	beq.n	800aad2 <HAL_DMA_IRQHandler+0xc62>
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	4a14      	ldr	r2, [pc, #80]	; (800ab20 <HAL_DMA_IRQHandler+0xcb0>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d128      	bne.n	800ab24 <HAL_DMA_IRQHandler+0xcb4>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	681a      	ldr	r2, [r3, #0]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	f022 0214 	bic.w	r2, r2, #20
 800aae0:	601a      	str	r2, [r3, #0]
 800aae2:	e027      	b.n	800ab34 <HAL_DMA_IRQHandler+0xcc4>
 800aae4:	40020010 	.word	0x40020010
 800aae8:	40020028 	.word	0x40020028
 800aaec:	40020040 	.word	0x40020040
 800aaf0:	40020058 	.word	0x40020058
 800aaf4:	40020070 	.word	0x40020070
 800aaf8:	40020088 	.word	0x40020088
 800aafc:	400200a0 	.word	0x400200a0
 800ab00:	400200b8 	.word	0x400200b8
 800ab04:	40020410 	.word	0x40020410
 800ab08:	40020428 	.word	0x40020428
 800ab0c:	40020440 	.word	0x40020440
 800ab10:	40020458 	.word	0x40020458
 800ab14:	40020470 	.word	0x40020470
 800ab18:	40020488 	.word	0x40020488
 800ab1c:	400204a0 	.word	0x400204a0
 800ab20:	400204b8 	.word	0x400204b8
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f022 020a 	bic.w	r2, r2, #10
 800ab32:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2201      	movs	r2, #1
 800ab38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	f000 8097 	beq.w	800ac7c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ab56:	e091      	b.n	800ac7c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab5c:	f003 031f 	and.w	r3, r3, #31
 800ab60:	2208      	movs	r2, #8
 800ab62:	409a      	lsls	r2, r3
 800ab64:	697b      	ldr	r3, [r7, #20]
 800ab66:	4013      	ands	r3, r2
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f000 8088 	beq.w	800ac7e <HAL_DMA_IRQHandler+0xe0e>
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	f003 0308 	and.w	r3, r3, #8
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	f000 8082 	beq.w	800ac7e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	4a41      	ldr	r2, [pc, #260]	; (800ac84 <HAL_DMA_IRQHandler+0xe14>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d04a      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	4a3f      	ldr	r2, [pc, #252]	; (800ac88 <HAL_DMA_IRQHandler+0xe18>)
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	d045      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	4a3e      	ldr	r2, [pc, #248]	; (800ac8c <HAL_DMA_IRQHandler+0xe1c>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d040      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	4a3c      	ldr	r2, [pc, #240]	; (800ac90 <HAL_DMA_IRQHandler+0xe20>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d03b      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	4a3b      	ldr	r2, [pc, #236]	; (800ac94 <HAL_DMA_IRQHandler+0xe24>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d036      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	4a39      	ldr	r2, [pc, #228]	; (800ac98 <HAL_DMA_IRQHandler+0xe28>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d031      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	4a38      	ldr	r2, [pc, #224]	; (800ac9c <HAL_DMA_IRQHandler+0xe2c>)
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d02c      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	4a36      	ldr	r2, [pc, #216]	; (800aca0 <HAL_DMA_IRQHandler+0xe30>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d027      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	4a35      	ldr	r2, [pc, #212]	; (800aca4 <HAL_DMA_IRQHandler+0xe34>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d022      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4a33      	ldr	r2, [pc, #204]	; (800aca8 <HAL_DMA_IRQHandler+0xe38>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d01d      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	4a32      	ldr	r2, [pc, #200]	; (800acac <HAL_DMA_IRQHandler+0xe3c>)
 800abe4:	4293      	cmp	r3, r2
 800abe6:	d018      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4a30      	ldr	r2, [pc, #192]	; (800acb0 <HAL_DMA_IRQHandler+0xe40>)
 800abee:	4293      	cmp	r3, r2
 800abf0:	d013      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	4a2f      	ldr	r2, [pc, #188]	; (800acb4 <HAL_DMA_IRQHandler+0xe44>)
 800abf8:	4293      	cmp	r3, r2
 800abfa:	d00e      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	4a2d      	ldr	r2, [pc, #180]	; (800acb8 <HAL_DMA_IRQHandler+0xe48>)
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d009      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	4a2c      	ldr	r2, [pc, #176]	; (800acbc <HAL_DMA_IRQHandler+0xe4c>)
 800ac0c:	4293      	cmp	r3, r2
 800ac0e:	d004      	beq.n	800ac1a <HAL_DMA_IRQHandler+0xdaa>
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	4a2a      	ldr	r2, [pc, #168]	; (800acc0 <HAL_DMA_IRQHandler+0xe50>)
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d108      	bne.n	800ac2c <HAL_DMA_IRQHandler+0xdbc>
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	681a      	ldr	r2, [r3, #0]
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f022 021c 	bic.w	r2, r2, #28
 800ac28:	601a      	str	r2, [r3, #0]
 800ac2a:	e007      	b.n	800ac3c <HAL_DMA_IRQHandler+0xdcc>
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	681a      	ldr	r2, [r3, #0]
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f022 020e 	bic.w	r2, r2, #14
 800ac3a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac40:	f003 031f 	and.w	r3, r3, #31
 800ac44:	2201      	movs	r2, #1
 800ac46:	409a      	lsls	r2, r3
 800ac48:	69fb      	ldr	r3, [r7, #28]
 800ac4a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2201      	movs	r2, #1
 800ac50:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2201      	movs	r2, #1
 800ac56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d009      	beq.n	800ac7e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	4798      	blx	r3
 800ac72:	e004      	b.n	800ac7e <HAL_DMA_IRQHandler+0xe0e>
          return;
 800ac74:	bf00      	nop
 800ac76:	e002      	b.n	800ac7e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ac78:	bf00      	nop
 800ac7a:	e000      	b.n	800ac7e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ac7c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800ac7e:	3728      	adds	r7, #40	; 0x28
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}
 800ac84:	40020010 	.word	0x40020010
 800ac88:	40020028 	.word	0x40020028
 800ac8c:	40020040 	.word	0x40020040
 800ac90:	40020058 	.word	0x40020058
 800ac94:	40020070 	.word	0x40020070
 800ac98:	40020088 	.word	0x40020088
 800ac9c:	400200a0 	.word	0x400200a0
 800aca0:	400200b8 	.word	0x400200b8
 800aca4:	40020410 	.word	0x40020410
 800aca8:	40020428 	.word	0x40020428
 800acac:	40020440 	.word	0x40020440
 800acb0:	40020458 	.word	0x40020458
 800acb4:	40020470 	.word	0x40020470
 800acb8:	40020488 	.word	0x40020488
 800acbc:	400204a0 	.word	0x400204a0
 800acc0:	400204b8 	.word	0x400204b8

0800acc4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b087      	sub	sp, #28
 800acc8:	af00      	add	r7, sp, #0
 800acca:	60f8      	str	r0, [r7, #12]
 800accc:	60b9      	str	r1, [r7, #8]
 800acce:	607a      	str	r2, [r7, #4]
 800acd0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acd6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acdc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	4a7f      	ldr	r2, [pc, #508]	; (800aee0 <DMA_SetConfig+0x21c>)
 800ace4:	4293      	cmp	r3, r2
 800ace6:	d072      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	4a7d      	ldr	r2, [pc, #500]	; (800aee4 <DMA_SetConfig+0x220>)
 800acee:	4293      	cmp	r3, r2
 800acf0:	d06d      	beq.n	800adce <DMA_SetConfig+0x10a>
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4a7c      	ldr	r2, [pc, #496]	; (800aee8 <DMA_SetConfig+0x224>)
 800acf8:	4293      	cmp	r3, r2
 800acfa:	d068      	beq.n	800adce <DMA_SetConfig+0x10a>
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4a7a      	ldr	r2, [pc, #488]	; (800aeec <DMA_SetConfig+0x228>)
 800ad02:	4293      	cmp	r3, r2
 800ad04:	d063      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	4a79      	ldr	r2, [pc, #484]	; (800aef0 <DMA_SetConfig+0x22c>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d05e      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	4a77      	ldr	r2, [pc, #476]	; (800aef4 <DMA_SetConfig+0x230>)
 800ad16:	4293      	cmp	r3, r2
 800ad18:	d059      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	4a76      	ldr	r2, [pc, #472]	; (800aef8 <DMA_SetConfig+0x234>)
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d054      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	4a74      	ldr	r2, [pc, #464]	; (800aefc <DMA_SetConfig+0x238>)
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	d04f      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	4a73      	ldr	r2, [pc, #460]	; (800af00 <DMA_SetConfig+0x23c>)
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d04a      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	4a71      	ldr	r2, [pc, #452]	; (800af04 <DMA_SetConfig+0x240>)
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	d045      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	4a70      	ldr	r2, [pc, #448]	; (800af08 <DMA_SetConfig+0x244>)
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d040      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	4a6e      	ldr	r2, [pc, #440]	; (800af0c <DMA_SetConfig+0x248>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d03b      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4a6d      	ldr	r2, [pc, #436]	; (800af10 <DMA_SetConfig+0x24c>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d036      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a6b      	ldr	r2, [pc, #428]	; (800af14 <DMA_SetConfig+0x250>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d031      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	4a6a      	ldr	r2, [pc, #424]	; (800af18 <DMA_SetConfig+0x254>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d02c      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	4a68      	ldr	r2, [pc, #416]	; (800af1c <DMA_SetConfig+0x258>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d027      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	4a67      	ldr	r2, [pc, #412]	; (800af20 <DMA_SetConfig+0x25c>)
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d022      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	4a65      	ldr	r2, [pc, #404]	; (800af24 <DMA_SetConfig+0x260>)
 800ad8e:	4293      	cmp	r3, r2
 800ad90:	d01d      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	4a64      	ldr	r2, [pc, #400]	; (800af28 <DMA_SetConfig+0x264>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d018      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	4a62      	ldr	r2, [pc, #392]	; (800af2c <DMA_SetConfig+0x268>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d013      	beq.n	800adce <DMA_SetConfig+0x10a>
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	4a61      	ldr	r2, [pc, #388]	; (800af30 <DMA_SetConfig+0x26c>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d00e      	beq.n	800adce <DMA_SetConfig+0x10a>
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	4a5f      	ldr	r2, [pc, #380]	; (800af34 <DMA_SetConfig+0x270>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d009      	beq.n	800adce <DMA_SetConfig+0x10a>
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	4a5e      	ldr	r2, [pc, #376]	; (800af38 <DMA_SetConfig+0x274>)
 800adc0:	4293      	cmp	r3, r2
 800adc2:	d004      	beq.n	800adce <DMA_SetConfig+0x10a>
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	4a5c      	ldr	r2, [pc, #368]	; (800af3c <DMA_SetConfig+0x278>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d101      	bne.n	800add2 <DMA_SetConfig+0x10e>
 800adce:	2301      	movs	r3, #1
 800add0:	e000      	b.n	800add4 <DMA_SetConfig+0x110>
 800add2:	2300      	movs	r3, #0
 800add4:	2b00      	cmp	r3, #0
 800add6:	d00d      	beq.n	800adf4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800addc:	68fa      	ldr	r2, [r7, #12]
 800adde:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800ade0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d004      	beq.n	800adf4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800adee:	68fa      	ldr	r2, [r7, #12]
 800adf0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800adf2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a39      	ldr	r2, [pc, #228]	; (800aee0 <DMA_SetConfig+0x21c>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d04a      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4a38      	ldr	r2, [pc, #224]	; (800aee4 <DMA_SetConfig+0x220>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d045      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	4a36      	ldr	r2, [pc, #216]	; (800aee8 <DMA_SetConfig+0x224>)
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	d040      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	4a35      	ldr	r2, [pc, #212]	; (800aeec <DMA_SetConfig+0x228>)
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d03b      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a33      	ldr	r2, [pc, #204]	; (800aef0 <DMA_SetConfig+0x22c>)
 800ae22:	4293      	cmp	r3, r2
 800ae24:	d036      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	4a32      	ldr	r2, [pc, #200]	; (800aef4 <DMA_SetConfig+0x230>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d031      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	4a30      	ldr	r2, [pc, #192]	; (800aef8 <DMA_SetConfig+0x234>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d02c      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	4a2f      	ldr	r2, [pc, #188]	; (800aefc <DMA_SetConfig+0x238>)
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d027      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	4a2d      	ldr	r2, [pc, #180]	; (800af00 <DMA_SetConfig+0x23c>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d022      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	4a2c      	ldr	r2, [pc, #176]	; (800af04 <DMA_SetConfig+0x240>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d01d      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	4a2a      	ldr	r2, [pc, #168]	; (800af08 <DMA_SetConfig+0x244>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d018      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	4a29      	ldr	r2, [pc, #164]	; (800af0c <DMA_SetConfig+0x248>)
 800ae68:	4293      	cmp	r3, r2
 800ae6a:	d013      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4a27      	ldr	r2, [pc, #156]	; (800af10 <DMA_SetConfig+0x24c>)
 800ae72:	4293      	cmp	r3, r2
 800ae74:	d00e      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	4a26      	ldr	r2, [pc, #152]	; (800af14 <DMA_SetConfig+0x250>)
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d009      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4a24      	ldr	r2, [pc, #144]	; (800af18 <DMA_SetConfig+0x254>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d004      	beq.n	800ae94 <DMA_SetConfig+0x1d0>
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	4a23      	ldr	r2, [pc, #140]	; (800af1c <DMA_SetConfig+0x258>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	d101      	bne.n	800ae98 <DMA_SetConfig+0x1d4>
 800ae94:	2301      	movs	r3, #1
 800ae96:	e000      	b.n	800ae9a <DMA_SetConfig+0x1d6>
 800ae98:	2300      	movs	r3, #0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d059      	beq.n	800af52 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aea2:	f003 031f 	and.w	r3, r3, #31
 800aea6:	223f      	movs	r2, #63	; 0x3f
 800aea8:	409a      	lsls	r2, r3
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	681a      	ldr	r2, [r3, #0]
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800aebc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	683a      	ldr	r2, [r7, #0]
 800aec4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	689b      	ldr	r3, [r3, #8]
 800aeca:	2b40      	cmp	r3, #64	; 0x40
 800aecc:	d138      	bne.n	800af40 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	68ba      	ldr	r2, [r7, #8]
 800aedc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800aede:	e086      	b.n	800afee <DMA_SetConfig+0x32a>
 800aee0:	40020010 	.word	0x40020010
 800aee4:	40020028 	.word	0x40020028
 800aee8:	40020040 	.word	0x40020040
 800aeec:	40020058 	.word	0x40020058
 800aef0:	40020070 	.word	0x40020070
 800aef4:	40020088 	.word	0x40020088
 800aef8:	400200a0 	.word	0x400200a0
 800aefc:	400200b8 	.word	0x400200b8
 800af00:	40020410 	.word	0x40020410
 800af04:	40020428 	.word	0x40020428
 800af08:	40020440 	.word	0x40020440
 800af0c:	40020458 	.word	0x40020458
 800af10:	40020470 	.word	0x40020470
 800af14:	40020488 	.word	0x40020488
 800af18:	400204a0 	.word	0x400204a0
 800af1c:	400204b8 	.word	0x400204b8
 800af20:	58025408 	.word	0x58025408
 800af24:	5802541c 	.word	0x5802541c
 800af28:	58025430 	.word	0x58025430
 800af2c:	58025444 	.word	0x58025444
 800af30:	58025458 	.word	0x58025458
 800af34:	5802546c 	.word	0x5802546c
 800af38:	58025480 	.word	0x58025480
 800af3c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	68ba      	ldr	r2, [r7, #8]
 800af46:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	687a      	ldr	r2, [r7, #4]
 800af4e:	60da      	str	r2, [r3, #12]
}
 800af50:	e04d      	b.n	800afee <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4a29      	ldr	r2, [pc, #164]	; (800affc <DMA_SetConfig+0x338>)
 800af58:	4293      	cmp	r3, r2
 800af5a:	d022      	beq.n	800afa2 <DMA_SetConfig+0x2de>
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	4a27      	ldr	r2, [pc, #156]	; (800b000 <DMA_SetConfig+0x33c>)
 800af62:	4293      	cmp	r3, r2
 800af64:	d01d      	beq.n	800afa2 <DMA_SetConfig+0x2de>
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	4a26      	ldr	r2, [pc, #152]	; (800b004 <DMA_SetConfig+0x340>)
 800af6c:	4293      	cmp	r3, r2
 800af6e:	d018      	beq.n	800afa2 <DMA_SetConfig+0x2de>
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	4a24      	ldr	r2, [pc, #144]	; (800b008 <DMA_SetConfig+0x344>)
 800af76:	4293      	cmp	r3, r2
 800af78:	d013      	beq.n	800afa2 <DMA_SetConfig+0x2de>
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	4a23      	ldr	r2, [pc, #140]	; (800b00c <DMA_SetConfig+0x348>)
 800af80:	4293      	cmp	r3, r2
 800af82:	d00e      	beq.n	800afa2 <DMA_SetConfig+0x2de>
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	4a21      	ldr	r2, [pc, #132]	; (800b010 <DMA_SetConfig+0x34c>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d009      	beq.n	800afa2 <DMA_SetConfig+0x2de>
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	4a20      	ldr	r2, [pc, #128]	; (800b014 <DMA_SetConfig+0x350>)
 800af94:	4293      	cmp	r3, r2
 800af96:	d004      	beq.n	800afa2 <DMA_SetConfig+0x2de>
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	4a1e      	ldr	r2, [pc, #120]	; (800b018 <DMA_SetConfig+0x354>)
 800af9e:	4293      	cmp	r3, r2
 800afa0:	d101      	bne.n	800afa6 <DMA_SetConfig+0x2e2>
 800afa2:	2301      	movs	r3, #1
 800afa4:	e000      	b.n	800afa8 <DMA_SetConfig+0x2e4>
 800afa6:	2300      	movs	r3, #0
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d020      	beq.n	800afee <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800afb0:	f003 031f 	and.w	r3, r3, #31
 800afb4:	2201      	movs	r2, #1
 800afb6:	409a      	lsls	r2, r3
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	683a      	ldr	r2, [r7, #0]
 800afc2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	689b      	ldr	r3, [r3, #8]
 800afc8:	2b40      	cmp	r3, #64	; 0x40
 800afca:	d108      	bne.n	800afde <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	687a      	ldr	r2, [r7, #4]
 800afd2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	68ba      	ldr	r2, [r7, #8]
 800afda:	60da      	str	r2, [r3, #12]
}
 800afdc:	e007      	b.n	800afee <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	68ba      	ldr	r2, [r7, #8]
 800afe4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	687a      	ldr	r2, [r7, #4]
 800afec:	60da      	str	r2, [r3, #12]
}
 800afee:	bf00      	nop
 800aff0:	371c      	adds	r7, #28
 800aff2:	46bd      	mov	sp, r7
 800aff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff8:	4770      	bx	lr
 800affa:	bf00      	nop
 800affc:	58025408 	.word	0x58025408
 800b000:	5802541c 	.word	0x5802541c
 800b004:	58025430 	.word	0x58025430
 800b008:	58025444 	.word	0x58025444
 800b00c:	58025458 	.word	0x58025458
 800b010:	5802546c 	.word	0x5802546c
 800b014:	58025480 	.word	0x58025480
 800b018:	58025494 	.word	0x58025494

0800b01c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b085      	sub	sp, #20
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	4a42      	ldr	r2, [pc, #264]	; (800b134 <DMA_CalcBaseAndBitshift+0x118>)
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d04a      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	4a41      	ldr	r2, [pc, #260]	; (800b138 <DMA_CalcBaseAndBitshift+0x11c>)
 800b034:	4293      	cmp	r3, r2
 800b036:	d045      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4a3f      	ldr	r2, [pc, #252]	; (800b13c <DMA_CalcBaseAndBitshift+0x120>)
 800b03e:	4293      	cmp	r3, r2
 800b040:	d040      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4a3e      	ldr	r2, [pc, #248]	; (800b140 <DMA_CalcBaseAndBitshift+0x124>)
 800b048:	4293      	cmp	r3, r2
 800b04a:	d03b      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	4a3c      	ldr	r2, [pc, #240]	; (800b144 <DMA_CalcBaseAndBitshift+0x128>)
 800b052:	4293      	cmp	r3, r2
 800b054:	d036      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	4a3b      	ldr	r2, [pc, #236]	; (800b148 <DMA_CalcBaseAndBitshift+0x12c>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d031      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	4a39      	ldr	r2, [pc, #228]	; (800b14c <DMA_CalcBaseAndBitshift+0x130>)
 800b066:	4293      	cmp	r3, r2
 800b068:	d02c      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	4a38      	ldr	r2, [pc, #224]	; (800b150 <DMA_CalcBaseAndBitshift+0x134>)
 800b070:	4293      	cmp	r3, r2
 800b072:	d027      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	4a36      	ldr	r2, [pc, #216]	; (800b154 <DMA_CalcBaseAndBitshift+0x138>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d022      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	4a35      	ldr	r2, [pc, #212]	; (800b158 <DMA_CalcBaseAndBitshift+0x13c>)
 800b084:	4293      	cmp	r3, r2
 800b086:	d01d      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	4a33      	ldr	r2, [pc, #204]	; (800b15c <DMA_CalcBaseAndBitshift+0x140>)
 800b08e:	4293      	cmp	r3, r2
 800b090:	d018      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	4a32      	ldr	r2, [pc, #200]	; (800b160 <DMA_CalcBaseAndBitshift+0x144>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d013      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	4a30      	ldr	r2, [pc, #192]	; (800b164 <DMA_CalcBaseAndBitshift+0x148>)
 800b0a2:	4293      	cmp	r3, r2
 800b0a4:	d00e      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4a2f      	ldr	r2, [pc, #188]	; (800b168 <DMA_CalcBaseAndBitshift+0x14c>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d009      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	4a2d      	ldr	r2, [pc, #180]	; (800b16c <DMA_CalcBaseAndBitshift+0x150>)
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d004      	beq.n	800b0c4 <DMA_CalcBaseAndBitshift+0xa8>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	4a2c      	ldr	r2, [pc, #176]	; (800b170 <DMA_CalcBaseAndBitshift+0x154>)
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	d101      	bne.n	800b0c8 <DMA_CalcBaseAndBitshift+0xac>
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	e000      	b.n	800b0ca <DMA_CalcBaseAndBitshift+0xae>
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d024      	beq.n	800b118 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	b2db      	uxtb	r3, r3
 800b0d4:	3b10      	subs	r3, #16
 800b0d6:	4a27      	ldr	r2, [pc, #156]	; (800b174 <DMA_CalcBaseAndBitshift+0x158>)
 800b0d8:	fba2 2303 	umull	r2, r3, r2, r3
 800b0dc:	091b      	lsrs	r3, r3, #4
 800b0de:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	f003 0307 	and.w	r3, r3, #7
 800b0e6:	4a24      	ldr	r2, [pc, #144]	; (800b178 <DMA_CalcBaseAndBitshift+0x15c>)
 800b0e8:	5cd3      	ldrb	r3, [r2, r3]
 800b0ea:	461a      	mov	r2, r3
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	2b03      	cmp	r3, #3
 800b0f4:	d908      	bls.n	800b108 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	4b1f      	ldr	r3, [pc, #124]	; (800b17c <DMA_CalcBaseAndBitshift+0x160>)
 800b0fe:	4013      	ands	r3, r2
 800b100:	1d1a      	adds	r2, r3, #4
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	659a      	str	r2, [r3, #88]	; 0x58
 800b106:	e00d      	b.n	800b124 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	461a      	mov	r2, r3
 800b10e:	4b1b      	ldr	r3, [pc, #108]	; (800b17c <DMA_CalcBaseAndBitshift+0x160>)
 800b110:	4013      	ands	r3, r2
 800b112:	687a      	ldr	r2, [r7, #4]
 800b114:	6593      	str	r3, [r2, #88]	; 0x58
 800b116:	e005      	b.n	800b124 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800b128:	4618      	mov	r0, r3
 800b12a:	3714      	adds	r7, #20
 800b12c:	46bd      	mov	sp, r7
 800b12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b132:	4770      	bx	lr
 800b134:	40020010 	.word	0x40020010
 800b138:	40020028 	.word	0x40020028
 800b13c:	40020040 	.word	0x40020040
 800b140:	40020058 	.word	0x40020058
 800b144:	40020070 	.word	0x40020070
 800b148:	40020088 	.word	0x40020088
 800b14c:	400200a0 	.word	0x400200a0
 800b150:	400200b8 	.word	0x400200b8
 800b154:	40020410 	.word	0x40020410
 800b158:	40020428 	.word	0x40020428
 800b15c:	40020440 	.word	0x40020440
 800b160:	40020458 	.word	0x40020458
 800b164:	40020470 	.word	0x40020470
 800b168:	40020488 	.word	0x40020488
 800b16c:	400204a0 	.word	0x400204a0
 800b170:	400204b8 	.word	0x400204b8
 800b174:	aaaaaaab 	.word	0xaaaaaaab
 800b178:	0801584c 	.word	0x0801584c
 800b17c:	fffffc00 	.word	0xfffffc00

0800b180 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800b180:	b480      	push	{r7}
 800b182:	b085      	sub	sp, #20
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b188:	2300      	movs	r3, #0
 800b18a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	699b      	ldr	r3, [r3, #24]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d120      	bne.n	800b1d6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b198:	2b03      	cmp	r3, #3
 800b19a:	d858      	bhi.n	800b24e <DMA_CheckFifoParam+0xce>
 800b19c:	a201      	add	r2, pc, #4	; (adr r2, 800b1a4 <DMA_CheckFifoParam+0x24>)
 800b19e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1a2:	bf00      	nop
 800b1a4:	0800b1b5 	.word	0x0800b1b5
 800b1a8:	0800b1c7 	.word	0x0800b1c7
 800b1ac:	0800b1b5 	.word	0x0800b1b5
 800b1b0:	0800b24f 	.word	0x0800b24f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d048      	beq.n	800b252 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b1c4:	e045      	b.n	800b252 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800b1ce:	d142      	bne.n	800b256 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b1d4:	e03f      	b.n	800b256 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	699b      	ldr	r3, [r3, #24]
 800b1da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b1de:	d123      	bne.n	800b228 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1e4:	2b03      	cmp	r3, #3
 800b1e6:	d838      	bhi.n	800b25a <DMA_CheckFifoParam+0xda>
 800b1e8:	a201      	add	r2, pc, #4	; (adr r2, 800b1f0 <DMA_CheckFifoParam+0x70>)
 800b1ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1ee:	bf00      	nop
 800b1f0:	0800b201 	.word	0x0800b201
 800b1f4:	0800b207 	.word	0x0800b207
 800b1f8:	0800b201 	.word	0x0800b201
 800b1fc:	0800b219 	.word	0x0800b219
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800b200:	2301      	movs	r3, #1
 800b202:	73fb      	strb	r3, [r7, #15]
        break;
 800b204:	e030      	b.n	800b268 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b20a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d025      	beq.n	800b25e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800b212:	2301      	movs	r3, #1
 800b214:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b216:	e022      	b.n	800b25e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b21c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800b220:	d11f      	bne.n	800b262 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800b222:	2301      	movs	r3, #1
 800b224:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b226:	e01c      	b.n	800b262 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b22c:	2b02      	cmp	r3, #2
 800b22e:	d902      	bls.n	800b236 <DMA_CheckFifoParam+0xb6>
 800b230:	2b03      	cmp	r3, #3
 800b232:	d003      	beq.n	800b23c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800b234:	e018      	b.n	800b268 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800b236:	2301      	movs	r3, #1
 800b238:	73fb      	strb	r3, [r7, #15]
        break;
 800b23a:	e015      	b.n	800b268 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b240:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b244:	2b00      	cmp	r3, #0
 800b246:	d00e      	beq.n	800b266 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800b248:	2301      	movs	r3, #1
 800b24a:	73fb      	strb	r3, [r7, #15]
    break;
 800b24c:	e00b      	b.n	800b266 <DMA_CheckFifoParam+0xe6>
        break;
 800b24e:	bf00      	nop
 800b250:	e00a      	b.n	800b268 <DMA_CheckFifoParam+0xe8>
        break;
 800b252:	bf00      	nop
 800b254:	e008      	b.n	800b268 <DMA_CheckFifoParam+0xe8>
        break;
 800b256:	bf00      	nop
 800b258:	e006      	b.n	800b268 <DMA_CheckFifoParam+0xe8>
        break;
 800b25a:	bf00      	nop
 800b25c:	e004      	b.n	800b268 <DMA_CheckFifoParam+0xe8>
        break;
 800b25e:	bf00      	nop
 800b260:	e002      	b.n	800b268 <DMA_CheckFifoParam+0xe8>
        break;
 800b262:	bf00      	nop
 800b264:	e000      	b.n	800b268 <DMA_CheckFifoParam+0xe8>
    break;
 800b266:	bf00      	nop
    }
  }

  return status;
 800b268:	7bfb      	ldrb	r3, [r7, #15]
}
 800b26a:	4618      	mov	r0, r3
 800b26c:	3714      	adds	r7, #20
 800b26e:	46bd      	mov	sp, r7
 800b270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b274:	4770      	bx	lr
 800b276:	bf00      	nop

0800b278 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b278:	b480      	push	{r7}
 800b27a:	b085      	sub	sp, #20
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	4a38      	ldr	r2, [pc, #224]	; (800b36c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d022      	beq.n	800b2d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	4a36      	ldr	r2, [pc, #216]	; (800b370 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800b296:	4293      	cmp	r3, r2
 800b298:	d01d      	beq.n	800b2d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	4a35      	ldr	r2, [pc, #212]	; (800b374 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800b2a0:	4293      	cmp	r3, r2
 800b2a2:	d018      	beq.n	800b2d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	4a33      	ldr	r2, [pc, #204]	; (800b378 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800b2aa:	4293      	cmp	r3, r2
 800b2ac:	d013      	beq.n	800b2d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	4a32      	ldr	r2, [pc, #200]	; (800b37c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	d00e      	beq.n	800b2d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	4a30      	ldr	r2, [pc, #192]	; (800b380 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	d009      	beq.n	800b2d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	4a2f      	ldr	r2, [pc, #188]	; (800b384 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800b2c8:	4293      	cmp	r3, r2
 800b2ca:	d004      	beq.n	800b2d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	4a2d      	ldr	r2, [pc, #180]	; (800b388 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	d101      	bne.n	800b2da <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	e000      	b.n	800b2dc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800b2da:	2300      	movs	r3, #0
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d01a      	beq.n	800b316 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	b2db      	uxtb	r3, r3
 800b2e6:	3b08      	subs	r3, #8
 800b2e8:	4a28      	ldr	r2, [pc, #160]	; (800b38c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800b2ea:	fba2 2303 	umull	r2, r3, r2, r3
 800b2ee:	091b      	lsrs	r3, r3, #4
 800b2f0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800b2f2:	68fa      	ldr	r2, [r7, #12]
 800b2f4:	4b26      	ldr	r3, [pc, #152]	; (800b390 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800b2f6:	4413      	add	r3, r2
 800b2f8:	009b      	lsls	r3, r3, #2
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	4a24      	ldr	r2, [pc, #144]	; (800b394 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800b304:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	f003 031f 	and.w	r3, r3, #31
 800b30c:	2201      	movs	r2, #1
 800b30e:	409a      	lsls	r2, r3
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800b314:	e024      	b.n	800b360 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	b2db      	uxtb	r3, r3
 800b31c:	3b10      	subs	r3, #16
 800b31e:	4a1e      	ldr	r2, [pc, #120]	; (800b398 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800b320:	fba2 2303 	umull	r2, r3, r2, r3
 800b324:	091b      	lsrs	r3, r3, #4
 800b326:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	4a1c      	ldr	r2, [pc, #112]	; (800b39c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	d806      	bhi.n	800b33e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	4a1b      	ldr	r2, [pc, #108]	; (800b3a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800b334:	4293      	cmp	r3, r2
 800b336:	d902      	bls.n	800b33e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	3308      	adds	r3, #8
 800b33c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800b33e:	68fa      	ldr	r2, [r7, #12]
 800b340:	4b18      	ldr	r3, [pc, #96]	; (800b3a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800b342:	4413      	add	r3, r2
 800b344:	009b      	lsls	r3, r3, #2
 800b346:	461a      	mov	r2, r3
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	4a16      	ldr	r2, [pc, #88]	; (800b3a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800b350:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f003 031f 	and.w	r3, r3, #31
 800b358:	2201      	movs	r2, #1
 800b35a:	409a      	lsls	r2, r3
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	669a      	str	r2, [r3, #104]	; 0x68
}
 800b360:	bf00      	nop
 800b362:	3714      	adds	r7, #20
 800b364:	46bd      	mov	sp, r7
 800b366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36a:	4770      	bx	lr
 800b36c:	58025408 	.word	0x58025408
 800b370:	5802541c 	.word	0x5802541c
 800b374:	58025430 	.word	0x58025430
 800b378:	58025444 	.word	0x58025444
 800b37c:	58025458 	.word	0x58025458
 800b380:	5802546c 	.word	0x5802546c
 800b384:	58025480 	.word	0x58025480
 800b388:	58025494 	.word	0x58025494
 800b38c:	cccccccd 	.word	0xcccccccd
 800b390:	16009600 	.word	0x16009600
 800b394:	58025880 	.word	0x58025880
 800b398:	aaaaaaab 	.word	0xaaaaaaab
 800b39c:	400204b8 	.word	0x400204b8
 800b3a0:	4002040f 	.word	0x4002040f
 800b3a4:	10008200 	.word	0x10008200
 800b3a8:	40020880 	.word	0x40020880

0800b3ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b085      	sub	sp, #20
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	685b      	ldr	r3, [r3, #4]
 800b3b8:	b2db      	uxtb	r3, r3
 800b3ba:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d04a      	beq.n	800b458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	2b08      	cmp	r3, #8
 800b3c6:	d847      	bhi.n	800b458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	4a25      	ldr	r2, [pc, #148]	; (800b464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	d022      	beq.n	800b418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	4a24      	ldr	r2, [pc, #144]	; (800b468 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800b3d8:	4293      	cmp	r3, r2
 800b3da:	d01d      	beq.n	800b418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	4a22      	ldr	r2, [pc, #136]	; (800b46c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800b3e2:	4293      	cmp	r3, r2
 800b3e4:	d018      	beq.n	800b418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	4a21      	ldr	r2, [pc, #132]	; (800b470 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d013      	beq.n	800b418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	4a1f      	ldr	r2, [pc, #124]	; (800b474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	d00e      	beq.n	800b418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	4a1e      	ldr	r2, [pc, #120]	; (800b478 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800b400:	4293      	cmp	r3, r2
 800b402:	d009      	beq.n	800b418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	4a1c      	ldr	r2, [pc, #112]	; (800b47c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800b40a:	4293      	cmp	r3, r2
 800b40c:	d004      	beq.n	800b418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	4a1b      	ldr	r2, [pc, #108]	; (800b480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800b414:	4293      	cmp	r3, r2
 800b416:	d101      	bne.n	800b41c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800b418:	2301      	movs	r3, #1
 800b41a:	e000      	b.n	800b41e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800b41c:	2300      	movs	r3, #0
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d00a      	beq.n	800b438 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800b422:	68fa      	ldr	r2, [r7, #12]
 800b424:	4b17      	ldr	r3, [pc, #92]	; (800b484 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800b426:	4413      	add	r3, r2
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	461a      	mov	r2, r3
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	4a15      	ldr	r2, [pc, #84]	; (800b488 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800b434:	671a      	str	r2, [r3, #112]	; 0x70
 800b436:	e009      	b.n	800b44c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b438:	68fa      	ldr	r2, [r7, #12]
 800b43a:	4b14      	ldr	r3, [pc, #80]	; (800b48c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800b43c:	4413      	add	r3, r2
 800b43e:	009b      	lsls	r3, r3, #2
 800b440:	461a      	mov	r2, r3
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	4a11      	ldr	r2, [pc, #68]	; (800b490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800b44a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	3b01      	subs	r3, #1
 800b450:	2201      	movs	r2, #1
 800b452:	409a      	lsls	r2, r3
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800b458:	bf00      	nop
 800b45a:	3714      	adds	r7, #20
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr
 800b464:	58025408 	.word	0x58025408
 800b468:	5802541c 	.word	0x5802541c
 800b46c:	58025430 	.word	0x58025430
 800b470:	58025444 	.word	0x58025444
 800b474:	58025458 	.word	0x58025458
 800b478:	5802546c 	.word	0x5802546c
 800b47c:	58025480 	.word	0x58025480
 800b480:	58025494 	.word	0x58025494
 800b484:	1600963f 	.word	0x1600963f
 800b488:	58025940 	.word	0x58025940
 800b48c:	1000823f 	.word	0x1000823f
 800b490:	40020940 	.word	0x40020940

0800b494 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b494:	b480      	push	{r7}
 800b496:	b089      	sub	sp, #36	; 0x24
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
 800b49c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b4a2:	4b89      	ldr	r3, [pc, #548]	; (800b6c8 <HAL_GPIO_Init+0x234>)
 800b4a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b4a6:	e194      	b.n	800b7d2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	681a      	ldr	r2, [r3, #0]
 800b4ac:	2101      	movs	r1, #1
 800b4ae:	69fb      	ldr	r3, [r7, #28]
 800b4b0:	fa01 f303 	lsl.w	r3, r1, r3
 800b4b4:	4013      	ands	r3, r2
 800b4b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	f000 8186 	beq.w	800b7cc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	685b      	ldr	r3, [r3, #4]
 800b4c4:	f003 0303 	and.w	r3, r3, #3
 800b4c8:	2b01      	cmp	r3, #1
 800b4ca:	d005      	beq.n	800b4d8 <HAL_GPIO_Init+0x44>
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	685b      	ldr	r3, [r3, #4]
 800b4d0:	f003 0303 	and.w	r3, r3, #3
 800b4d4:	2b02      	cmp	r3, #2
 800b4d6:	d130      	bne.n	800b53a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	689b      	ldr	r3, [r3, #8]
 800b4dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b4de:	69fb      	ldr	r3, [r7, #28]
 800b4e0:	005b      	lsls	r3, r3, #1
 800b4e2:	2203      	movs	r2, #3
 800b4e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b4e8:	43db      	mvns	r3, r3
 800b4ea:	69ba      	ldr	r2, [r7, #24]
 800b4ec:	4013      	ands	r3, r2
 800b4ee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	68da      	ldr	r2, [r3, #12]
 800b4f4:	69fb      	ldr	r3, [r7, #28]
 800b4f6:	005b      	lsls	r3, r3, #1
 800b4f8:	fa02 f303 	lsl.w	r3, r2, r3
 800b4fc:	69ba      	ldr	r2, [r7, #24]
 800b4fe:	4313      	orrs	r3, r2
 800b500:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	69ba      	ldr	r2, [r7, #24]
 800b506:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	685b      	ldr	r3, [r3, #4]
 800b50c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b50e:	2201      	movs	r2, #1
 800b510:	69fb      	ldr	r3, [r7, #28]
 800b512:	fa02 f303 	lsl.w	r3, r2, r3
 800b516:	43db      	mvns	r3, r3
 800b518:	69ba      	ldr	r2, [r7, #24]
 800b51a:	4013      	ands	r3, r2
 800b51c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	685b      	ldr	r3, [r3, #4]
 800b522:	091b      	lsrs	r3, r3, #4
 800b524:	f003 0201 	and.w	r2, r3, #1
 800b528:	69fb      	ldr	r3, [r7, #28]
 800b52a:	fa02 f303 	lsl.w	r3, r2, r3
 800b52e:	69ba      	ldr	r2, [r7, #24]
 800b530:	4313      	orrs	r3, r2
 800b532:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	69ba      	ldr	r2, [r7, #24]
 800b538:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	685b      	ldr	r3, [r3, #4]
 800b53e:	f003 0303 	and.w	r3, r3, #3
 800b542:	2b03      	cmp	r3, #3
 800b544:	d017      	beq.n	800b576 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	68db      	ldr	r3, [r3, #12]
 800b54a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b54c:	69fb      	ldr	r3, [r7, #28]
 800b54e:	005b      	lsls	r3, r3, #1
 800b550:	2203      	movs	r2, #3
 800b552:	fa02 f303 	lsl.w	r3, r2, r3
 800b556:	43db      	mvns	r3, r3
 800b558:	69ba      	ldr	r2, [r7, #24]
 800b55a:	4013      	ands	r3, r2
 800b55c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b55e:	683b      	ldr	r3, [r7, #0]
 800b560:	689a      	ldr	r2, [r3, #8]
 800b562:	69fb      	ldr	r3, [r7, #28]
 800b564:	005b      	lsls	r3, r3, #1
 800b566:	fa02 f303 	lsl.w	r3, r2, r3
 800b56a:	69ba      	ldr	r2, [r7, #24]
 800b56c:	4313      	orrs	r3, r2
 800b56e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	69ba      	ldr	r2, [r7, #24]
 800b574:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	685b      	ldr	r3, [r3, #4]
 800b57a:	f003 0303 	and.w	r3, r3, #3
 800b57e:	2b02      	cmp	r3, #2
 800b580:	d123      	bne.n	800b5ca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b582:	69fb      	ldr	r3, [r7, #28]
 800b584:	08da      	lsrs	r2, r3, #3
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	3208      	adds	r2, #8
 800b58a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b58e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b590:	69fb      	ldr	r3, [r7, #28]
 800b592:	f003 0307 	and.w	r3, r3, #7
 800b596:	009b      	lsls	r3, r3, #2
 800b598:	220f      	movs	r2, #15
 800b59a:	fa02 f303 	lsl.w	r3, r2, r3
 800b59e:	43db      	mvns	r3, r3
 800b5a0:	69ba      	ldr	r2, [r7, #24]
 800b5a2:	4013      	ands	r3, r2
 800b5a4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	691a      	ldr	r2, [r3, #16]
 800b5aa:	69fb      	ldr	r3, [r7, #28]
 800b5ac:	f003 0307 	and.w	r3, r3, #7
 800b5b0:	009b      	lsls	r3, r3, #2
 800b5b2:	fa02 f303 	lsl.w	r3, r2, r3
 800b5b6:	69ba      	ldr	r2, [r7, #24]
 800b5b8:	4313      	orrs	r3, r2
 800b5ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b5bc:	69fb      	ldr	r3, [r7, #28]
 800b5be:	08da      	lsrs	r2, r3, #3
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	3208      	adds	r2, #8
 800b5c4:	69b9      	ldr	r1, [r7, #24]
 800b5c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b5d0:	69fb      	ldr	r3, [r7, #28]
 800b5d2:	005b      	lsls	r3, r3, #1
 800b5d4:	2203      	movs	r2, #3
 800b5d6:	fa02 f303 	lsl.w	r3, r2, r3
 800b5da:	43db      	mvns	r3, r3
 800b5dc:	69ba      	ldr	r2, [r7, #24]
 800b5de:	4013      	ands	r3, r2
 800b5e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	f003 0203 	and.w	r2, r3, #3
 800b5ea:	69fb      	ldr	r3, [r7, #28]
 800b5ec:	005b      	lsls	r3, r3, #1
 800b5ee:	fa02 f303 	lsl.w	r3, r2, r3
 800b5f2:	69ba      	ldr	r2, [r7, #24]
 800b5f4:	4313      	orrs	r3, r2
 800b5f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	69ba      	ldr	r2, [r7, #24]
 800b5fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	685b      	ldr	r3, [r3, #4]
 800b602:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b606:	2b00      	cmp	r3, #0
 800b608:	f000 80e0 	beq.w	800b7cc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b60c:	4b2f      	ldr	r3, [pc, #188]	; (800b6cc <HAL_GPIO_Init+0x238>)
 800b60e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b612:	4a2e      	ldr	r2, [pc, #184]	; (800b6cc <HAL_GPIO_Init+0x238>)
 800b614:	f043 0302 	orr.w	r3, r3, #2
 800b618:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800b61c:	4b2b      	ldr	r3, [pc, #172]	; (800b6cc <HAL_GPIO_Init+0x238>)
 800b61e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b622:	f003 0302 	and.w	r3, r3, #2
 800b626:	60fb      	str	r3, [r7, #12]
 800b628:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b62a:	4a29      	ldr	r2, [pc, #164]	; (800b6d0 <HAL_GPIO_Init+0x23c>)
 800b62c:	69fb      	ldr	r3, [r7, #28]
 800b62e:	089b      	lsrs	r3, r3, #2
 800b630:	3302      	adds	r3, #2
 800b632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b636:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b638:	69fb      	ldr	r3, [r7, #28]
 800b63a:	f003 0303 	and.w	r3, r3, #3
 800b63e:	009b      	lsls	r3, r3, #2
 800b640:	220f      	movs	r2, #15
 800b642:	fa02 f303 	lsl.w	r3, r2, r3
 800b646:	43db      	mvns	r3, r3
 800b648:	69ba      	ldr	r2, [r7, #24]
 800b64a:	4013      	ands	r3, r2
 800b64c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	4a20      	ldr	r2, [pc, #128]	; (800b6d4 <HAL_GPIO_Init+0x240>)
 800b652:	4293      	cmp	r3, r2
 800b654:	d052      	beq.n	800b6fc <HAL_GPIO_Init+0x268>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	4a1f      	ldr	r2, [pc, #124]	; (800b6d8 <HAL_GPIO_Init+0x244>)
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d031      	beq.n	800b6c2 <HAL_GPIO_Init+0x22e>
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	4a1e      	ldr	r2, [pc, #120]	; (800b6dc <HAL_GPIO_Init+0x248>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d02b      	beq.n	800b6be <HAL_GPIO_Init+0x22a>
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	4a1d      	ldr	r2, [pc, #116]	; (800b6e0 <HAL_GPIO_Init+0x24c>)
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d025      	beq.n	800b6ba <HAL_GPIO_Init+0x226>
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	4a1c      	ldr	r2, [pc, #112]	; (800b6e4 <HAL_GPIO_Init+0x250>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d01f      	beq.n	800b6b6 <HAL_GPIO_Init+0x222>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	4a1b      	ldr	r2, [pc, #108]	; (800b6e8 <HAL_GPIO_Init+0x254>)
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d019      	beq.n	800b6b2 <HAL_GPIO_Init+0x21e>
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	4a1a      	ldr	r2, [pc, #104]	; (800b6ec <HAL_GPIO_Init+0x258>)
 800b682:	4293      	cmp	r3, r2
 800b684:	d013      	beq.n	800b6ae <HAL_GPIO_Init+0x21a>
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	4a19      	ldr	r2, [pc, #100]	; (800b6f0 <HAL_GPIO_Init+0x25c>)
 800b68a:	4293      	cmp	r3, r2
 800b68c:	d00d      	beq.n	800b6aa <HAL_GPIO_Init+0x216>
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	4a18      	ldr	r2, [pc, #96]	; (800b6f4 <HAL_GPIO_Init+0x260>)
 800b692:	4293      	cmp	r3, r2
 800b694:	d007      	beq.n	800b6a6 <HAL_GPIO_Init+0x212>
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	4a17      	ldr	r2, [pc, #92]	; (800b6f8 <HAL_GPIO_Init+0x264>)
 800b69a:	4293      	cmp	r3, r2
 800b69c:	d101      	bne.n	800b6a2 <HAL_GPIO_Init+0x20e>
 800b69e:	2309      	movs	r3, #9
 800b6a0:	e02d      	b.n	800b6fe <HAL_GPIO_Init+0x26a>
 800b6a2:	230a      	movs	r3, #10
 800b6a4:	e02b      	b.n	800b6fe <HAL_GPIO_Init+0x26a>
 800b6a6:	2308      	movs	r3, #8
 800b6a8:	e029      	b.n	800b6fe <HAL_GPIO_Init+0x26a>
 800b6aa:	2307      	movs	r3, #7
 800b6ac:	e027      	b.n	800b6fe <HAL_GPIO_Init+0x26a>
 800b6ae:	2306      	movs	r3, #6
 800b6b0:	e025      	b.n	800b6fe <HAL_GPIO_Init+0x26a>
 800b6b2:	2305      	movs	r3, #5
 800b6b4:	e023      	b.n	800b6fe <HAL_GPIO_Init+0x26a>
 800b6b6:	2304      	movs	r3, #4
 800b6b8:	e021      	b.n	800b6fe <HAL_GPIO_Init+0x26a>
 800b6ba:	2303      	movs	r3, #3
 800b6bc:	e01f      	b.n	800b6fe <HAL_GPIO_Init+0x26a>
 800b6be:	2302      	movs	r3, #2
 800b6c0:	e01d      	b.n	800b6fe <HAL_GPIO_Init+0x26a>
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	e01b      	b.n	800b6fe <HAL_GPIO_Init+0x26a>
 800b6c6:	bf00      	nop
 800b6c8:	58000080 	.word	0x58000080
 800b6cc:	58024400 	.word	0x58024400
 800b6d0:	58000400 	.word	0x58000400
 800b6d4:	58020000 	.word	0x58020000
 800b6d8:	58020400 	.word	0x58020400
 800b6dc:	58020800 	.word	0x58020800
 800b6e0:	58020c00 	.word	0x58020c00
 800b6e4:	58021000 	.word	0x58021000
 800b6e8:	58021400 	.word	0x58021400
 800b6ec:	58021800 	.word	0x58021800
 800b6f0:	58021c00 	.word	0x58021c00
 800b6f4:	58022000 	.word	0x58022000
 800b6f8:	58022400 	.word	0x58022400
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	69fa      	ldr	r2, [r7, #28]
 800b700:	f002 0203 	and.w	r2, r2, #3
 800b704:	0092      	lsls	r2, r2, #2
 800b706:	4093      	lsls	r3, r2
 800b708:	69ba      	ldr	r2, [r7, #24]
 800b70a:	4313      	orrs	r3, r2
 800b70c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b70e:	4938      	ldr	r1, [pc, #224]	; (800b7f0 <HAL_GPIO_Init+0x35c>)
 800b710:	69fb      	ldr	r3, [r7, #28]
 800b712:	089b      	lsrs	r3, r3, #2
 800b714:	3302      	adds	r3, #2
 800b716:	69ba      	ldr	r2, [r7, #24]
 800b718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b71c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	43db      	mvns	r3, r3
 800b728:	69ba      	ldr	r2, [r7, #24]
 800b72a:	4013      	ands	r3, r2
 800b72c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b72e:	683b      	ldr	r3, [r7, #0]
 800b730:	685b      	ldr	r3, [r3, #4]
 800b732:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b736:	2b00      	cmp	r3, #0
 800b738:	d003      	beq.n	800b742 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800b73a:	69ba      	ldr	r2, [r7, #24]
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	4313      	orrs	r3, r2
 800b740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b742:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b746:	69bb      	ldr	r3, [r7, #24]
 800b748:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b74a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b74e:	685b      	ldr	r3, [r3, #4]
 800b750:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b752:	693b      	ldr	r3, [r7, #16]
 800b754:	43db      	mvns	r3, r3
 800b756:	69ba      	ldr	r2, [r7, #24]
 800b758:	4013      	ands	r3, r2
 800b75a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	685b      	ldr	r3, [r3, #4]
 800b760:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b764:	2b00      	cmp	r3, #0
 800b766:	d003      	beq.n	800b770 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800b768:	69ba      	ldr	r2, [r7, #24]
 800b76a:	693b      	ldr	r3, [r7, #16]
 800b76c:	4313      	orrs	r3, r2
 800b76e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b770:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b774:	69bb      	ldr	r3, [r7, #24]
 800b776:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b778:	697b      	ldr	r3, [r7, #20]
 800b77a:	685b      	ldr	r3, [r3, #4]
 800b77c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b77e:	693b      	ldr	r3, [r7, #16]
 800b780:	43db      	mvns	r3, r3
 800b782:	69ba      	ldr	r2, [r7, #24]
 800b784:	4013      	ands	r3, r2
 800b786:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	685b      	ldr	r3, [r3, #4]
 800b78c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b790:	2b00      	cmp	r3, #0
 800b792:	d003      	beq.n	800b79c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800b794:	69ba      	ldr	r2, [r7, #24]
 800b796:	693b      	ldr	r3, [r7, #16]
 800b798:	4313      	orrs	r3, r2
 800b79a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	69ba      	ldr	r2, [r7, #24]
 800b7a0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b7a2:	697b      	ldr	r3, [r7, #20]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	43db      	mvns	r3, r3
 800b7ac:	69ba      	ldr	r2, [r7, #24]
 800b7ae:	4013      	ands	r3, r2
 800b7b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d003      	beq.n	800b7c6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800b7be:	69ba      	ldr	r2, [r7, #24]
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	69ba      	ldr	r2, [r7, #24]
 800b7ca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b7cc:	69fb      	ldr	r3, [r7, #28]
 800b7ce:	3301      	adds	r3, #1
 800b7d0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	681a      	ldr	r2, [r3, #0]
 800b7d6:	69fb      	ldr	r3, [r7, #28]
 800b7d8:	fa22 f303 	lsr.w	r3, r2, r3
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	f47f ae63 	bne.w	800b4a8 <HAL_GPIO_Init+0x14>
  }
}
 800b7e2:	bf00      	nop
 800b7e4:	bf00      	nop
 800b7e6:	3724      	adds	r7, #36	; 0x24
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ee:	4770      	bx	lr
 800b7f0:	58000400 	.word	0x58000400

0800b7f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b085      	sub	sp, #20
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	460b      	mov	r3, r1
 800b7fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	691a      	ldr	r2, [r3, #16]
 800b804:	887b      	ldrh	r3, [r7, #2]
 800b806:	4013      	ands	r3, r2
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d002      	beq.n	800b812 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b80c:	2301      	movs	r3, #1
 800b80e:	73fb      	strb	r3, [r7, #15]
 800b810:	e001      	b.n	800b816 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b812:	2300      	movs	r3, #0
 800b814:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b816:	7bfb      	ldrb	r3, [r7, #15]
}
 800b818:	4618      	mov	r0, r3
 800b81a:	3714      	adds	r7, #20
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr

0800b824 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b824:	b480      	push	{r7}
 800b826:	b083      	sub	sp, #12
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
 800b82c:	460b      	mov	r3, r1
 800b82e:	807b      	strh	r3, [r7, #2]
 800b830:	4613      	mov	r3, r2
 800b832:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b834:	787b      	ldrb	r3, [r7, #1]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d003      	beq.n	800b842 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b83a:	887a      	ldrh	r2, [r7, #2]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800b840:	e003      	b.n	800b84a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b842:	887b      	ldrh	r3, [r7, #2]
 800b844:	041a      	lsls	r2, r3, #16
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	619a      	str	r2, [r3, #24]
}
 800b84a:	bf00      	nop
 800b84c:	370c      	adds	r7, #12
 800b84e:	46bd      	mov	sp, r7
 800b850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b854:	4770      	bx	lr

0800b856 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b856:	b480      	push	{r7}
 800b858:	b085      	sub	sp, #20
 800b85a:	af00      	add	r7, sp, #0
 800b85c:	6078      	str	r0, [r7, #4]
 800b85e:	460b      	mov	r3, r1
 800b860:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	695b      	ldr	r3, [r3, #20]
 800b866:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b868:	887a      	ldrh	r2, [r7, #2]
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	4013      	ands	r3, r2
 800b86e:	041a      	lsls	r2, r3, #16
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	43d9      	mvns	r1, r3
 800b874:	887b      	ldrh	r3, [r7, #2]
 800b876:	400b      	ands	r3, r1
 800b878:	431a      	orrs	r2, r3
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	619a      	str	r2, [r3, #24]
}
 800b87e:	bf00      	nop
 800b880:	3714      	adds	r7, #20
 800b882:	46bd      	mov	sp, r7
 800b884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b888:	4770      	bx	lr
	...

0800b88c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d101      	bne.n	800b89e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b89a:	2301      	movs	r3, #1
 800b89c:	e07f      	b.n	800b99e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b8a4:	b2db      	uxtb	r3, r3
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d106      	bne.n	800b8b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f7f9 ff0e 	bl	80056d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2224      	movs	r2, #36	; 0x24
 800b8bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	681a      	ldr	r2, [r3, #0]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f022 0201 	bic.w	r2, r2, #1
 800b8ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	685a      	ldr	r2, [r3, #4]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b8dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	689a      	ldr	r2, [r3, #8]
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b8ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	68db      	ldr	r3, [r3, #12]
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	d107      	bne.n	800b906 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	689a      	ldr	r2, [r3, #8]
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b902:	609a      	str	r2, [r3, #8]
 800b904:	e006      	b.n	800b914 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	689a      	ldr	r2, [r3, #8]
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b912:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	68db      	ldr	r3, [r3, #12]
 800b918:	2b02      	cmp	r3, #2
 800b91a:	d104      	bne.n	800b926 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b924:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	6859      	ldr	r1, [r3, #4]
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681a      	ldr	r2, [r3, #0]
 800b930:	4b1d      	ldr	r3, [pc, #116]	; (800b9a8 <HAL_I2C_Init+0x11c>)
 800b932:	430b      	orrs	r3, r1
 800b934:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	68da      	ldr	r2, [r3, #12]
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b944:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	691a      	ldr	r2, [r3, #16]
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	695b      	ldr	r3, [r3, #20]
 800b94e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	699b      	ldr	r3, [r3, #24]
 800b956:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	430a      	orrs	r2, r1
 800b95e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	69d9      	ldr	r1, [r3, #28]
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	6a1a      	ldr	r2, [r3, #32]
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	430a      	orrs	r2, r1
 800b96e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	681a      	ldr	r2, [r3, #0]
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f042 0201 	orr.w	r2, r2, #1
 800b97e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2200      	movs	r2, #0
 800b984:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	2220      	movs	r2, #32
 800b98a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2200      	movs	r2, #0
 800b992:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2200      	movs	r2, #0
 800b998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b99c:	2300      	movs	r3, #0
}
 800b99e:	4618      	mov	r0, r3
 800b9a0:	3708      	adds	r7, #8
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}
 800b9a6:	bf00      	nop
 800b9a8:	02008000 	.word	0x02008000

0800b9ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b9ac:	b480      	push	{r7}
 800b9ae:	b083      	sub	sp, #12
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
 800b9b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b9bc:	b2db      	uxtb	r3, r3
 800b9be:	2b20      	cmp	r3, #32
 800b9c0:	d138      	bne.n	800ba34 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b9c8:	2b01      	cmp	r3, #1
 800b9ca:	d101      	bne.n	800b9d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b9cc:	2302      	movs	r3, #2
 800b9ce:	e032      	b.n	800ba36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2224      	movs	r2, #36	; 0x24
 800b9dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	681a      	ldr	r2, [r3, #0]
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	f022 0201 	bic.w	r2, r2, #1
 800b9ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	681a      	ldr	r2, [r3, #0]
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b9fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	6819      	ldr	r1, [r3, #0]
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	683a      	ldr	r2, [r7, #0]
 800ba0c:	430a      	orrs	r2, r1
 800ba0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	681a      	ldr	r2, [r3, #0]
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f042 0201 	orr.w	r2, r2, #1
 800ba1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2220      	movs	r2, #32
 800ba24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ba30:	2300      	movs	r3, #0
 800ba32:	e000      	b.n	800ba36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ba34:	2302      	movs	r3, #2
  }
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	370c      	adds	r7, #12
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba40:	4770      	bx	lr

0800ba42 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ba42:	b480      	push	{r7}
 800ba44:	b085      	sub	sp, #20
 800ba46:	af00      	add	r7, sp, #0
 800ba48:	6078      	str	r0, [r7, #4]
 800ba4a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ba52:	b2db      	uxtb	r3, r3
 800ba54:	2b20      	cmp	r3, #32
 800ba56:	d139      	bne.n	800bacc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ba5e:	2b01      	cmp	r3, #1
 800ba60:	d101      	bne.n	800ba66 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800ba62:	2302      	movs	r3, #2
 800ba64:	e033      	b.n	800bace <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	2201      	movs	r2, #1
 800ba6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	2224      	movs	r2, #36	; 0x24
 800ba72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	681a      	ldr	r2, [r3, #0]
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f022 0201 	bic.w	r2, r2, #1
 800ba84:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800ba94:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	021b      	lsls	r3, r3, #8
 800ba9a:	68fa      	ldr	r2, [r7, #12]
 800ba9c:	4313      	orrs	r3, r2
 800ba9e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	68fa      	ldr	r2, [r7, #12]
 800baa6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	681a      	ldr	r2, [r3, #0]
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	f042 0201 	orr.w	r2, r2, #1
 800bab6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	2220      	movs	r2, #32
 800babc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2200      	movs	r2, #0
 800bac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800bac8:	2300      	movs	r3, #0
 800baca:	e000      	b.n	800bace <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800bacc:	2302      	movs	r3, #2
  }
}
 800bace:	4618      	mov	r0, r3
 800bad0:	3714      	adds	r7, #20
 800bad2:	46bd      	mov	sp, r7
 800bad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad8:	4770      	bx	lr

0800bada <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800bada:	b5f0      	push	{r4, r5, r6, r7, lr}
 800badc:	b08f      	sub	sp, #60	; 0x3c
 800bade:	af0a      	add	r7, sp, #40	; 0x28
 800bae0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d101      	bne.n	800baec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800bae8:	2301      	movs	r3, #1
 800baea:	e116      	b.n	800bd1a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800baf8:	b2db      	uxtb	r3, r3
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d106      	bne.n	800bb0c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2200      	movs	r2, #0
 800bb02:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800bb06:	6878      	ldr	r0, [r7, #4]
 800bb08:	f7fa fc50 	bl	80063ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2203      	movs	r2, #3
 800bb10:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800bb14:	68bb      	ldr	r3, [r7, #8]
 800bb16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d102      	bne.n	800bb26 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2200      	movs	r2, #0
 800bb24:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f008 fbfc 	bl	8014328 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	603b      	str	r3, [r7, #0]
 800bb36:	687e      	ldr	r6, [r7, #4]
 800bb38:	466d      	mov	r5, sp
 800bb3a:	f106 0410 	add.w	r4, r6, #16
 800bb3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bb40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bb42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bb44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bb46:	e894 0003 	ldmia.w	r4, {r0, r1}
 800bb4a:	e885 0003 	stmia.w	r5, {r0, r1}
 800bb4e:	1d33      	adds	r3, r6, #4
 800bb50:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb52:	6838      	ldr	r0, [r7, #0]
 800bb54:	f008 fb7a 	bl	801424c <USB_CoreInit>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d005      	beq.n	800bb6a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2202      	movs	r2, #2
 800bb62:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800bb66:	2301      	movs	r3, #1
 800bb68:	e0d7      	b.n	800bd1a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	2100      	movs	r1, #0
 800bb70:	4618      	mov	r0, r3
 800bb72:	f008 fbea 	bl	801434a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bb76:	2300      	movs	r3, #0
 800bb78:	73fb      	strb	r3, [r7, #15]
 800bb7a:	e04a      	b.n	800bc12 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800bb7c:	7bfa      	ldrb	r2, [r7, #15]
 800bb7e:	6879      	ldr	r1, [r7, #4]
 800bb80:	4613      	mov	r3, r2
 800bb82:	00db      	lsls	r3, r3, #3
 800bb84:	4413      	add	r3, r2
 800bb86:	009b      	lsls	r3, r3, #2
 800bb88:	440b      	add	r3, r1
 800bb8a:	333d      	adds	r3, #61	; 0x3d
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800bb90:	7bfa      	ldrb	r2, [r7, #15]
 800bb92:	6879      	ldr	r1, [r7, #4]
 800bb94:	4613      	mov	r3, r2
 800bb96:	00db      	lsls	r3, r3, #3
 800bb98:	4413      	add	r3, r2
 800bb9a:	009b      	lsls	r3, r3, #2
 800bb9c:	440b      	add	r3, r1
 800bb9e:	333c      	adds	r3, #60	; 0x3c
 800bba0:	7bfa      	ldrb	r2, [r7, #15]
 800bba2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800bba4:	7bfa      	ldrb	r2, [r7, #15]
 800bba6:	7bfb      	ldrb	r3, [r7, #15]
 800bba8:	b298      	uxth	r0, r3
 800bbaa:	6879      	ldr	r1, [r7, #4]
 800bbac:	4613      	mov	r3, r2
 800bbae:	00db      	lsls	r3, r3, #3
 800bbb0:	4413      	add	r3, r2
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	440b      	add	r3, r1
 800bbb6:	3356      	adds	r3, #86	; 0x56
 800bbb8:	4602      	mov	r2, r0
 800bbba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800bbbc:	7bfa      	ldrb	r2, [r7, #15]
 800bbbe:	6879      	ldr	r1, [r7, #4]
 800bbc0:	4613      	mov	r3, r2
 800bbc2:	00db      	lsls	r3, r3, #3
 800bbc4:	4413      	add	r3, r2
 800bbc6:	009b      	lsls	r3, r3, #2
 800bbc8:	440b      	add	r3, r1
 800bbca:	3340      	adds	r3, #64	; 0x40
 800bbcc:	2200      	movs	r2, #0
 800bbce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800bbd0:	7bfa      	ldrb	r2, [r7, #15]
 800bbd2:	6879      	ldr	r1, [r7, #4]
 800bbd4:	4613      	mov	r3, r2
 800bbd6:	00db      	lsls	r3, r3, #3
 800bbd8:	4413      	add	r3, r2
 800bbda:	009b      	lsls	r3, r3, #2
 800bbdc:	440b      	add	r3, r1
 800bbde:	3344      	adds	r3, #68	; 0x44
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800bbe4:	7bfa      	ldrb	r2, [r7, #15]
 800bbe6:	6879      	ldr	r1, [r7, #4]
 800bbe8:	4613      	mov	r3, r2
 800bbea:	00db      	lsls	r3, r3, #3
 800bbec:	4413      	add	r3, r2
 800bbee:	009b      	lsls	r3, r3, #2
 800bbf0:	440b      	add	r3, r1
 800bbf2:	3348      	adds	r3, #72	; 0x48
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800bbf8:	7bfa      	ldrb	r2, [r7, #15]
 800bbfa:	6879      	ldr	r1, [r7, #4]
 800bbfc:	4613      	mov	r3, r2
 800bbfe:	00db      	lsls	r3, r3, #3
 800bc00:	4413      	add	r3, r2
 800bc02:	009b      	lsls	r3, r3, #2
 800bc04:	440b      	add	r3, r1
 800bc06:	334c      	adds	r3, #76	; 0x4c
 800bc08:	2200      	movs	r2, #0
 800bc0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc0c:	7bfb      	ldrb	r3, [r7, #15]
 800bc0e:	3301      	adds	r3, #1
 800bc10:	73fb      	strb	r3, [r7, #15]
 800bc12:	7bfa      	ldrb	r2, [r7, #15]
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	685b      	ldr	r3, [r3, #4]
 800bc18:	429a      	cmp	r2, r3
 800bc1a:	d3af      	bcc.n	800bb7c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	73fb      	strb	r3, [r7, #15]
 800bc20:	e044      	b.n	800bcac <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bc22:	7bfa      	ldrb	r2, [r7, #15]
 800bc24:	6879      	ldr	r1, [r7, #4]
 800bc26:	4613      	mov	r3, r2
 800bc28:	00db      	lsls	r3, r3, #3
 800bc2a:	4413      	add	r3, r2
 800bc2c:	009b      	lsls	r3, r3, #2
 800bc2e:	440b      	add	r3, r1
 800bc30:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800bc34:	2200      	movs	r2, #0
 800bc36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bc38:	7bfa      	ldrb	r2, [r7, #15]
 800bc3a:	6879      	ldr	r1, [r7, #4]
 800bc3c:	4613      	mov	r3, r2
 800bc3e:	00db      	lsls	r3, r3, #3
 800bc40:	4413      	add	r3, r2
 800bc42:	009b      	lsls	r3, r3, #2
 800bc44:	440b      	add	r3, r1
 800bc46:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800bc4a:	7bfa      	ldrb	r2, [r7, #15]
 800bc4c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bc4e:	7bfa      	ldrb	r2, [r7, #15]
 800bc50:	6879      	ldr	r1, [r7, #4]
 800bc52:	4613      	mov	r3, r2
 800bc54:	00db      	lsls	r3, r3, #3
 800bc56:	4413      	add	r3, r2
 800bc58:	009b      	lsls	r3, r3, #2
 800bc5a:	440b      	add	r3, r1
 800bc5c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800bc60:	2200      	movs	r2, #0
 800bc62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bc64:	7bfa      	ldrb	r2, [r7, #15]
 800bc66:	6879      	ldr	r1, [r7, #4]
 800bc68:	4613      	mov	r3, r2
 800bc6a:	00db      	lsls	r3, r3, #3
 800bc6c:	4413      	add	r3, r2
 800bc6e:	009b      	lsls	r3, r3, #2
 800bc70:	440b      	add	r3, r1
 800bc72:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800bc76:	2200      	movs	r2, #0
 800bc78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bc7a:	7bfa      	ldrb	r2, [r7, #15]
 800bc7c:	6879      	ldr	r1, [r7, #4]
 800bc7e:	4613      	mov	r3, r2
 800bc80:	00db      	lsls	r3, r3, #3
 800bc82:	4413      	add	r3, r2
 800bc84:	009b      	lsls	r3, r3, #2
 800bc86:	440b      	add	r3, r1
 800bc88:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bc90:	7bfa      	ldrb	r2, [r7, #15]
 800bc92:	6879      	ldr	r1, [r7, #4]
 800bc94:	4613      	mov	r3, r2
 800bc96:	00db      	lsls	r3, r3, #3
 800bc98:	4413      	add	r3, r2
 800bc9a:	009b      	lsls	r3, r3, #2
 800bc9c:	440b      	add	r3, r1
 800bc9e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800bca2:	2200      	movs	r2, #0
 800bca4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bca6:	7bfb      	ldrb	r3, [r7, #15]
 800bca8:	3301      	adds	r3, #1
 800bcaa:	73fb      	strb	r3, [r7, #15]
 800bcac:	7bfa      	ldrb	r2, [r7, #15]
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	685b      	ldr	r3, [r3, #4]
 800bcb2:	429a      	cmp	r2, r3
 800bcb4:	d3b5      	bcc.n	800bc22 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	603b      	str	r3, [r7, #0]
 800bcbc:	687e      	ldr	r6, [r7, #4]
 800bcbe:	466d      	mov	r5, sp
 800bcc0:	f106 0410 	add.w	r4, r6, #16
 800bcc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bcc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bcc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bcca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bccc:	e894 0003 	ldmia.w	r4, {r0, r1}
 800bcd0:	e885 0003 	stmia.w	r5, {r0, r1}
 800bcd4:	1d33      	adds	r3, r6, #4
 800bcd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bcd8:	6838      	ldr	r0, [r7, #0]
 800bcda:	f008 fb83 	bl	80143e4 <USB_DevInit>
 800bcde:	4603      	mov	r3, r0
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d005      	beq.n	800bcf0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2202      	movs	r2, #2
 800bce8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800bcec:	2301      	movs	r3, #1
 800bcee:	e014      	b.n	800bd1a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2201      	movs	r2, #1
 800bcfc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd04:	2b01      	cmp	r3, #1
 800bd06:	d102      	bne.n	800bd0e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800bd08:	6878      	ldr	r0, [r7, #4]
 800bd0a:	f000 f80b 	bl	800bd24 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4618      	mov	r0, r3
 800bd14:	f008 fd41 	bl	801479a <USB_DevDisconnect>

  return HAL_OK;
 800bd18:	2300      	movs	r3, #0
}
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	3714      	adds	r7, #20
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800bd24 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800bd24:	b480      	push	{r7}
 800bd26:	b085      	sub	sp, #20
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	2201      	movs	r2, #1
 800bd36:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	699b      	ldr	r3, [r3, #24]
 800bd46:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bd52:	4b05      	ldr	r3, [pc, #20]	; (800bd68 <HAL_PCDEx_ActivateLPM+0x44>)
 800bd54:	4313      	orrs	r3, r2
 800bd56:	68fa      	ldr	r2, [r7, #12]
 800bd58:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800bd5a:	2300      	movs	r3, #0
}
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	3714      	adds	r7, #20
 800bd60:	46bd      	mov	sp, r7
 800bd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd66:	4770      	bx	lr
 800bd68:	10000003 	.word	0x10000003

0800bd6c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b084      	sub	sp, #16
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800bd74:	4b19      	ldr	r3, [pc, #100]	; (800bddc <HAL_PWREx_ConfigSupply+0x70>)
 800bd76:	68db      	ldr	r3, [r3, #12]
 800bd78:	f003 0304 	and.w	r3, r3, #4
 800bd7c:	2b04      	cmp	r3, #4
 800bd7e:	d00a      	beq.n	800bd96 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800bd80:	4b16      	ldr	r3, [pc, #88]	; (800bddc <HAL_PWREx_ConfigSupply+0x70>)
 800bd82:	68db      	ldr	r3, [r3, #12]
 800bd84:	f003 0307 	and.w	r3, r3, #7
 800bd88:	687a      	ldr	r2, [r7, #4]
 800bd8a:	429a      	cmp	r2, r3
 800bd8c:	d001      	beq.n	800bd92 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800bd8e:	2301      	movs	r3, #1
 800bd90:	e01f      	b.n	800bdd2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800bd92:	2300      	movs	r3, #0
 800bd94:	e01d      	b.n	800bdd2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800bd96:	4b11      	ldr	r3, [pc, #68]	; (800bddc <HAL_PWREx_ConfigSupply+0x70>)
 800bd98:	68db      	ldr	r3, [r3, #12]
 800bd9a:	f023 0207 	bic.w	r2, r3, #7
 800bd9e:	490f      	ldr	r1, [pc, #60]	; (800bddc <HAL_PWREx_ConfigSupply+0x70>)
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	4313      	orrs	r3, r2
 800bda4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800bda6:	f7fb f893 	bl	8006ed0 <HAL_GetTick>
 800bdaa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800bdac:	e009      	b.n	800bdc2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800bdae:	f7fb f88f 	bl	8006ed0 <HAL_GetTick>
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	1ad3      	subs	r3, r2, r3
 800bdb8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bdbc:	d901      	bls.n	800bdc2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	e007      	b.n	800bdd2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800bdc2:	4b06      	ldr	r3, [pc, #24]	; (800bddc <HAL_PWREx_ConfigSupply+0x70>)
 800bdc4:	685b      	ldr	r3, [r3, #4]
 800bdc6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bdca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bdce:	d1ee      	bne.n	800bdae <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800bdd0:	2300      	movs	r3, #0
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}
 800bdda:	bf00      	nop
 800bddc:	58024800 	.word	0x58024800

0800bde0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800bde0:	b480      	push	{r7}
 800bde2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800bde4:	4b05      	ldr	r3, [pc, #20]	; (800bdfc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800bde6:	68db      	ldr	r3, [r3, #12]
 800bde8:	4a04      	ldr	r2, [pc, #16]	; (800bdfc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800bdea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bdee:	60d3      	str	r3, [r2, #12]
}
 800bdf0:	bf00      	nop
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf8:	4770      	bx	lr
 800bdfa:	bf00      	nop
 800bdfc:	58024800 	.word	0x58024800

0800be00 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b086      	sub	sp, #24
 800be04:	af02      	add	r7, sp, #8
 800be06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800be08:	f7fb f862 	bl	8006ed0 <HAL_GetTick>
 800be0c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d101      	bne.n	800be18 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800be14:	2301      	movs	r3, #1
 800be16:	e05f      	b.n	800bed8 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800be1e:	b2db      	uxtb	r3, r3
 800be20:	2b00      	cmp	r3, #0
 800be22:	d107      	bne.n	800be34 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f7fa f805 	bl	8005e34 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800be2a:	f241 3188 	movw	r1, #5000	; 0x1388
 800be2e:	6878      	ldr	r0, [r7, #4]
 800be30:	f000 fa5e 	bl	800c2f0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	689b      	ldr	r3, [r3, #8]
 800be42:	3b01      	subs	r3, #1
 800be44:	021a      	lsls	r2, r3, #8
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	430a      	orrs	r2, r1
 800be4c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be52:	9300      	str	r3, [sp, #0]
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	2200      	movs	r2, #0
 800be58:	2120      	movs	r1, #32
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	f000 fa56 	bl	800c30c <QSPI_WaitFlagStateUntilTimeout>
 800be60:	4603      	mov	r3, r0
 800be62:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800be64:	7afb      	ldrb	r3, [r7, #11]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d135      	bne.n	800bed6 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	681a      	ldr	r2, [r3, #0]
 800be70:	4b1b      	ldr	r3, [pc, #108]	; (800bee0 <HAL_QSPI_Init+0xe0>)
 800be72:	4013      	ands	r3, r2
 800be74:	687a      	ldr	r2, [r7, #4]
 800be76:	6852      	ldr	r2, [r2, #4]
 800be78:	0611      	lsls	r1, r2, #24
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	68d2      	ldr	r2, [r2, #12]
 800be7e:	4311      	orrs	r1, r2
 800be80:	687a      	ldr	r2, [r7, #4]
 800be82:	69d2      	ldr	r2, [r2, #28]
 800be84:	4311      	orrs	r1, r2
 800be86:	687a      	ldr	r2, [r7, #4]
 800be88:	6a12      	ldr	r2, [r2, #32]
 800be8a:	4311      	orrs	r1, r2
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	6812      	ldr	r2, [r2, #0]
 800be90:	430b      	orrs	r3, r1
 800be92:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	685a      	ldr	r2, [r3, #4]
 800be9a:	4b12      	ldr	r3, [pc, #72]	; (800bee4 <HAL_QSPI_Init+0xe4>)
 800be9c:	4013      	ands	r3, r2
 800be9e:	687a      	ldr	r2, [r7, #4]
 800bea0:	6912      	ldr	r2, [r2, #16]
 800bea2:	0411      	lsls	r1, r2, #16
 800bea4:	687a      	ldr	r2, [r7, #4]
 800bea6:	6952      	ldr	r2, [r2, #20]
 800bea8:	4311      	orrs	r1, r2
 800beaa:	687a      	ldr	r2, [r7, #4]
 800beac:	6992      	ldr	r2, [r2, #24]
 800beae:	4311      	orrs	r1, r2
 800beb0:	687a      	ldr	r2, [r7, #4]
 800beb2:	6812      	ldr	r2, [r2, #0]
 800beb4:	430b      	orrs	r3, r1
 800beb6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	681a      	ldr	r2, [r3, #0]
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	f042 0201 	orr.w	r2, r2, #1
 800bec6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2200      	movs	r2, #0
 800becc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2201      	movs	r2, #1
 800bed2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 800bed6:	7afb      	ldrb	r3, [r7, #11]
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3710      	adds	r7, #16
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}
 800bee0:	00ffff2f 	.word	0x00ffff2f
 800bee4:	ffe0f8fe 	.word	0xffe0f8fe

0800bee8 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b088      	sub	sp, #32
 800beec:	af02      	add	r7, sp, #8
 800beee:	60f8      	str	r0, [r7, #12]
 800bef0:	60b9      	str	r1, [r7, #8]
 800bef2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800bef4:	f7fa ffec 	bl	8006ed0 <HAL_GetTick>
 800bef8:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bf00:	b2db      	uxtb	r3, r3
 800bf02:	2b01      	cmp	r3, #1
 800bf04:	d101      	bne.n	800bf0a <HAL_QSPI_Command+0x22>
 800bf06:	2302      	movs	r3, #2
 800bf08:	e048      	b.n	800bf9c <HAL_QSPI_Command+0xb4>
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	2201      	movs	r2, #1
 800bf0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf18:	b2db      	uxtb	r3, r3
 800bf1a:	2b01      	cmp	r3, #1
 800bf1c:	d137      	bne.n	800bf8e <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	2200      	movs	r2, #0
 800bf22:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	2202      	movs	r2, #2
 800bf28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	9300      	str	r3, [sp, #0]
 800bf30:	693b      	ldr	r3, [r7, #16]
 800bf32:	2200      	movs	r2, #0
 800bf34:	2120      	movs	r1, #32
 800bf36:	68f8      	ldr	r0, [r7, #12]
 800bf38:	f000 f9e8 	bl	800c30c <QSPI_WaitFlagStateUntilTimeout>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800bf40:	7dfb      	ldrb	r3, [r7, #23]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d125      	bne.n	800bf92 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800bf46:	2200      	movs	r2, #0
 800bf48:	68b9      	ldr	r1, [r7, #8]
 800bf4a:	68f8      	ldr	r0, [r7, #12]
 800bf4c:	f000 fa15 	bl	800c37a <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 800bf50:	68bb      	ldr	r3, [r7, #8]
 800bf52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d115      	bne.n	800bf84 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	9300      	str	r3, [sp, #0]
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	2201      	movs	r2, #1
 800bf60:	2102      	movs	r1, #2
 800bf62:	68f8      	ldr	r0, [r7, #12]
 800bf64:	f000 f9d2 	bl	800c30c <QSPI_WaitFlagStateUntilTimeout>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 800bf6c:	7dfb      	ldrb	r3, [r7, #23]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d10f      	bne.n	800bf92 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	2202      	movs	r2, #2
 800bf78:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	2201      	movs	r2, #1
 800bf7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bf82:	e006      	b.n	800bf92 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	2201      	movs	r2, #1
 800bf88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bf8c:	e001      	b.n	800bf92 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800bf8e:	2302      	movs	r3, #2
 800bf90:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	2200      	movs	r2, #0
 800bf96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800bf9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3718      	adds	r7, #24
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}

0800bfa4 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b08a      	sub	sp, #40	; 0x28
 800bfa8:	af02      	add	r7, sp, #8
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	60b9      	str	r1, [r7, #8]
 800bfae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800bfb4:	f7fa ff8c 	bl	8006ed0 <HAL_GetTick>
 800bfb8:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	3320      	adds	r3, #32
 800bfc0:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bfc8:	b2db      	uxtb	r3, r3
 800bfca:	2b01      	cmp	r3, #1
 800bfcc:	d101      	bne.n	800bfd2 <HAL_QSPI_Transmit+0x2e>
 800bfce:	2302      	movs	r3, #2
 800bfd0:	e076      	b.n	800c0c0 <HAL_QSPI_Transmit+0x11c>
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	2201      	movs	r2, #1
 800bfd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bfe0:	b2db      	uxtb	r3, r3
 800bfe2:	2b01      	cmp	r3, #1
 800bfe4:	d165      	bne.n	800c0b2 <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	2200      	movs	r2, #0
 800bfea:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d056      	beq.n	800c0a0 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	2212      	movs	r2, #18
 800bff6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	691b      	ldr	r3, [r3, #16]
 800c000:	1c5a      	adds	r2, r3, #1
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	691b      	ldr	r3, [r3, #16]
 800c00c:	1c5a      	adds	r2, r3, #1
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	68ba      	ldr	r2, [r7, #8]
 800c016:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	695a      	ldr	r2, [r3, #20]
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800c026:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 800c028:	e01b      	b.n	800c062 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	9300      	str	r3, [sp, #0]
 800c02e:	69bb      	ldr	r3, [r7, #24]
 800c030:	2201      	movs	r2, #1
 800c032:	2104      	movs	r1, #4
 800c034:	68f8      	ldr	r0, [r7, #12]
 800c036:	f000 f969 	bl	800c30c <QSPI_WaitFlagStateUntilTimeout>
 800c03a:	4603      	mov	r3, r0
 800c03c:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800c03e:	7ffb      	ldrb	r3, [r7, #31]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d113      	bne.n	800c06c <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c048:	781a      	ldrb	r2, [r3, #0]
 800c04a:	697b      	ldr	r3, [r7, #20]
 800c04c:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c052:	1c5a      	adds	r2, r3, #1
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c05c:	1e5a      	subs	r2, r3, #1
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c066:	2b00      	cmp	r3, #0
 800c068:	d1df      	bne.n	800c02a <HAL_QSPI_Transmit+0x86>
 800c06a:	e000      	b.n	800c06e <HAL_QSPI_Transmit+0xca>
          break;
 800c06c:	bf00      	nop
      }

      if (status == HAL_OK)
 800c06e:	7ffb      	ldrb	r3, [r7, #31]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d110      	bne.n	800c096 <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	9300      	str	r3, [sp, #0]
 800c078:	69bb      	ldr	r3, [r7, #24]
 800c07a:	2201      	movs	r2, #1
 800c07c:	2102      	movs	r1, #2
 800c07e:	68f8      	ldr	r0, [r7, #12]
 800c080:	f000 f944 	bl	800c30c <QSPI_WaitFlagStateUntilTimeout>
 800c084:	4603      	mov	r3, r0
 800c086:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800c088:	7ffb      	ldrb	r3, [r7, #31]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d103      	bne.n	800c096 <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	2202      	movs	r2, #2
 800c094:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	2201      	movs	r2, #1
 800c09a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c09e:	e00a      	b.n	800c0b6 <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0a4:	f043 0208 	orr.w	r2, r3, #8
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	77fb      	strb	r3, [r7, #31]
 800c0b0:	e001      	b.n	800c0b6 <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 800c0b2:	2302      	movs	r3, #2
 800c0b4:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 800c0be:	7ffb      	ldrb	r3, [r7, #31]
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3720      	adds	r7, #32
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}

0800c0c8 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b08a      	sub	sp, #40	; 0x28
 800c0cc:	af02      	add	r7, sp, #8
 800c0ce:	60f8      	str	r0, [r7, #12]
 800c0d0:	60b9      	str	r1, [r7, #8]
 800c0d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800c0d8:	f7fa fefa 	bl	8006ed0 <HAL_GetTick>
 800c0dc:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	699b      	ldr	r3, [r3, #24]
 800c0e4:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	3320      	adds	r3, #32
 800c0ec:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c0f4:	b2db      	uxtb	r3, r3
 800c0f6:	2b01      	cmp	r3, #1
 800c0f8:	d101      	bne.n	800c0fe <HAL_QSPI_Receive+0x36>
 800c0fa:	2302      	movs	r3, #2
 800c0fc:	e07d      	b.n	800c1fa <HAL_QSPI_Receive+0x132>
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	2201      	movs	r2, #1
 800c102:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c10c:	b2db      	uxtb	r3, r3
 800c10e:	2b01      	cmp	r3, #1
 800c110:	d16c      	bne.n	800c1ec <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	2200      	movs	r2, #0
 800c116:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 800c118:	68bb      	ldr	r3, [r7, #8]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d05d      	beq.n	800c1da <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	2222      	movs	r2, #34	; 0x22
 800c122:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	691b      	ldr	r3, [r3, #16]
 800c12c:	1c5a      	adds	r2, r3, #1
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	691b      	ldr	r3, [r3, #16]
 800c138:	1c5a      	adds	r2, r3, #1
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	68ba      	ldr	r2, [r7, #8]
 800c142:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	695b      	ldr	r3, [r3, #20]
 800c14a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800c156:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	697a      	ldr	r2, [r7, #20]
 800c15e:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 800c160:	e01c      	b.n	800c19c <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	9300      	str	r3, [sp, #0]
 800c166:	69bb      	ldr	r3, [r7, #24]
 800c168:	2201      	movs	r2, #1
 800c16a:	2106      	movs	r1, #6
 800c16c:	68f8      	ldr	r0, [r7, #12]
 800c16e:	f000 f8cd 	bl	800c30c <QSPI_WaitFlagStateUntilTimeout>
 800c172:	4603      	mov	r3, r0
 800c174:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800c176:	7ffb      	ldrb	r3, [r7, #31]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d114      	bne.n	800c1a6 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c180:	693a      	ldr	r2, [r7, #16]
 800c182:	7812      	ldrb	r2, [r2, #0]
 800c184:	b2d2      	uxtb	r2, r2
 800c186:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c18c:	1c5a      	adds	r2, r3, #1
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c196:	1e5a      	subs	r2, r3, #1
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d1de      	bne.n	800c162 <HAL_QSPI_Receive+0x9a>
 800c1a4:	e000      	b.n	800c1a8 <HAL_QSPI_Receive+0xe0>
          break;
 800c1a6:	bf00      	nop
      }

      if (status == HAL_OK)
 800c1a8:	7ffb      	ldrb	r3, [r7, #31]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d110      	bne.n	800c1d0 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	9300      	str	r3, [sp, #0]
 800c1b2:	69bb      	ldr	r3, [r7, #24]
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	2102      	movs	r1, #2
 800c1b8:	68f8      	ldr	r0, [r7, #12]
 800c1ba:	f000 f8a7 	bl	800c30c <QSPI_WaitFlagStateUntilTimeout>
 800c1be:	4603      	mov	r3, r0
 800c1c0:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800c1c2:	7ffb      	ldrb	r3, [r7, #31]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d103      	bne.n	800c1d0 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	2202      	movs	r2, #2
 800c1ce:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2201      	movs	r2, #1
 800c1d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c1d8:	e00a      	b.n	800c1f0 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1de:	f043 0208 	orr.w	r2, r3, #8
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	77fb      	strb	r3, [r7, #31]
 800c1ea:	e001      	b.n	800c1f0 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 800c1ec:	2302      	movs	r3, #2
 800c1ee:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 800c1f8:	7ffb      	ldrb	r3, [r7, #31]
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	3720      	adds	r7, #32
 800c1fe:	46bd      	mov	sp, r7
 800c200:	bd80      	pop	{r7, pc}

0800c202 <HAL_QSPI_AutoPolling>:
  * @param  Timeout Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 800c202:	b580      	push	{r7, lr}
 800c204:	b088      	sub	sp, #32
 800c206:	af02      	add	r7, sp, #8
 800c208:	60f8      	str	r0, [r7, #12]
 800c20a:	60b9      	str	r1, [r7, #8]
 800c20c:	607a      	str	r2, [r7, #4]
 800c20e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800c210:	f7fa fe5e 	bl	8006ed0 <HAL_GetTick>
 800c214:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	2b01      	cmp	r3, #1
 800c220:	d101      	bne.n	800c226 <HAL_QSPI_AutoPolling+0x24>
 800c222:	2302      	movs	r3, #2
 800c224:	e060      	b.n	800c2e8 <HAL_QSPI_AutoPolling+0xe6>
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	2201      	movs	r2, #1
 800c22a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c234:	b2db      	uxtb	r3, r3
 800c236:	2b01      	cmp	r3, #1
 800c238:	d14f      	bne.n	800c2da <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	2200      	movs	r2, #0
 800c23e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	2242      	movs	r2, #66	; 0x42
 800c244:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	9300      	str	r3, [sp, #0]
 800c24c:	693b      	ldr	r3, [r7, #16]
 800c24e:	2200      	movs	r2, #0
 800c250:	2120      	movs	r1, #32
 800c252:	68f8      	ldr	r0, [r7, #12]
 800c254:	f000 f85a 	bl	800c30c <QSPI_WaitFlagStateUntilTimeout>
 800c258:	4603      	mov	r3, r0
 800c25a:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800c25c:	7dfb      	ldrb	r3, [r7, #23]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d13d      	bne.n	800c2de <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	687a      	ldr	r2, [r7, #4]
 800c268:	6812      	ldr	r2, [r2, #0]
 800c26a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	687a      	ldr	r2, [r7, #4]
 800c272:	6852      	ldr	r2, [r2, #4]
 800c274:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	687a      	ldr	r2, [r7, #4]
 800c27c:	6892      	ldr	r2, [r2, #8]
 800c27e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	691b      	ldr	r3, [r3, #16]
 800c28e:	431a      	orrs	r2, r3
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800c298:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	68da      	ldr	r2, [r3, #12]
 800c29e:	68bb      	ldr	r3, [r7, #8]
 800c2a0:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 800c2a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c2a6:	68b9      	ldr	r1, [r7, #8]
 800c2a8:	68f8      	ldr	r0, [r7, #12]
 800c2aa:	f000 f866 	bl	800c37a <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800c2ae:	683b      	ldr	r3, [r7, #0]
 800c2b0:	9300      	str	r3, [sp, #0]
 800c2b2:	693b      	ldr	r3, [r7, #16]
 800c2b4:	2201      	movs	r2, #1
 800c2b6:	2108      	movs	r1, #8
 800c2b8:	68f8      	ldr	r0, [r7, #12]
 800c2ba:	f000 f827 	bl	800c30c <QSPI_WaitFlagStateUntilTimeout>
 800c2be:	4603      	mov	r3, r0
 800c2c0:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800c2c2:	7dfb      	ldrb	r3, [r7, #23]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d10a      	bne.n	800c2de <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	2208      	movs	r2, #8
 800c2ce:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	2201      	movs	r2, #1
 800c2d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c2d8:	e001      	b.n	800c2de <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800c2da:	2302      	movs	r3, #2
 800c2dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800c2e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	3718      	adds	r7, #24
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	bd80      	pop	{r7, pc}

0800c2f0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800c2f0:	b480      	push	{r7}
 800c2f2:	b083      	sub	sp, #12
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
 800c2f8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	683a      	ldr	r2, [r7, #0]
 800c2fe:	649a      	str	r2, [r3, #72]	; 0x48
}
 800c300:	bf00      	nop
 800c302:	370c      	adds	r7, #12
 800c304:	46bd      	mov	sp, r7
 800c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30a:	4770      	bx	lr

0800c30c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b084      	sub	sp, #16
 800c310:	af00      	add	r7, sp, #0
 800c312:	60f8      	str	r0, [r7, #12]
 800c314:	60b9      	str	r1, [r7, #8]
 800c316:	603b      	str	r3, [r7, #0]
 800c318:	4613      	mov	r3, r2
 800c31a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800c31c:	e01a      	b.n	800c354 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c31e:	69bb      	ldr	r3, [r7, #24]
 800c320:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c324:	d016      	beq.n	800c354 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c326:	f7fa fdd3 	bl	8006ed0 <HAL_GetTick>
 800c32a:	4602      	mov	r2, r0
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	1ad3      	subs	r3, r2, r3
 800c330:	69ba      	ldr	r2, [r7, #24]
 800c332:	429a      	cmp	r2, r3
 800c334:	d302      	bcc.n	800c33c <QSPI_WaitFlagStateUntilTimeout+0x30>
 800c336:	69bb      	ldr	r3, [r7, #24]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d10b      	bne.n	800c354 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	2204      	movs	r2, #4
 800c340:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c348:	f043 0201 	orr.w	r2, r3, #1
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 800c350:	2301      	movs	r3, #1
 800c352:	e00e      	b.n	800c372 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	689a      	ldr	r2, [r3, #8]
 800c35a:	68bb      	ldr	r3, [r7, #8]
 800c35c:	4013      	ands	r3, r2
 800c35e:	2b00      	cmp	r3, #0
 800c360:	bf14      	ite	ne
 800c362:	2301      	movne	r3, #1
 800c364:	2300      	moveq	r3, #0
 800c366:	b2db      	uxtb	r3, r3
 800c368:	461a      	mov	r2, r3
 800c36a:	79fb      	ldrb	r3, [r7, #7]
 800c36c:	429a      	cmp	r2, r3
 800c36e:	d1d6      	bne.n	800c31e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c370:	2300      	movs	r3, #0
}
 800c372:	4618      	mov	r0, r3
 800c374:	3710      	adds	r7, #16
 800c376:	46bd      	mov	sp, r7
 800c378:	bd80      	pop	{r7, pc}

0800c37a <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800c37a:	b480      	push	{r7}
 800c37c:	b085      	sub	sp, #20
 800c37e:	af00      	add	r7, sp, #0
 800c380:	60f8      	str	r0, [r7, #12]
 800c382:	60b9      	str	r1, [r7, #8]
 800c384:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d009      	beq.n	800c3a2 <QSPI_Config+0x28>
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c394:	d005      	beq.n	800c3a2 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800c396:	68bb      	ldr	r3, [r7, #8]
 800c398:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	3a01      	subs	r2, #1
 800c3a0:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800c3a2:	68bb      	ldr	r3, [r7, #8]
 800c3a4:	699b      	ldr	r3, [r3, #24]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	f000 80b9 	beq.w	800c51e <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	6a1b      	ldr	r3, [r3, #32]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d05f      	beq.n	800c474 <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	68ba      	ldr	r2, [r7, #8]
 800c3ba:	6892      	ldr	r2, [r2, #8]
 800c3bc:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	69db      	ldr	r3, [r3, #28]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d031      	beq.n	800c42a <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c3c6:	68bb      	ldr	r3, [r7, #8]
 800c3c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3ce:	431a      	orrs	r2, r3
 800c3d0:	68bb      	ldr	r3, [r7, #8]
 800c3d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c3d4:	431a      	orrs	r2, r3
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3da:	431a      	orrs	r2, r3
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	695b      	ldr	r3, [r3, #20]
 800c3e0:	049b      	lsls	r3, r3, #18
 800c3e2:	431a      	orrs	r2, r3
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	691b      	ldr	r3, [r3, #16]
 800c3e8:	431a      	orrs	r2, r3
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	6a1b      	ldr	r3, [r3, #32]
 800c3ee:	431a      	orrs	r2, r3
 800c3f0:	68bb      	ldr	r3, [r7, #8]
 800c3f2:	68db      	ldr	r3, [r3, #12]
 800c3f4:	431a      	orrs	r2, r3
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	69db      	ldr	r3, [r3, #28]
 800c3fa:	431a      	orrs	r2, r3
 800c3fc:	68bb      	ldr	r3, [r7, #8]
 800c3fe:	699b      	ldr	r3, [r3, #24]
 800c400:	431a      	orrs	r2, r3
 800c402:	68bb      	ldr	r3, [r7, #8]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	ea42 0103 	orr.w	r1, r2, r3
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	687a      	ldr	r2, [r7, #4]
 800c410:	430a      	orrs	r2, r1
 800c412:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c41a:	f000 812e 	beq.w	800c67a <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	68ba      	ldr	r2, [r7, #8]
 800c424:	6852      	ldr	r2, [r2, #4]
 800c426:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 800c428:	e127      	b.n	800c67a <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c432:	431a      	orrs	r2, r3
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c438:	431a      	orrs	r2, r3
 800c43a:	68bb      	ldr	r3, [r7, #8]
 800c43c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c43e:	431a      	orrs	r2, r3
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	695b      	ldr	r3, [r3, #20]
 800c444:	049b      	lsls	r3, r3, #18
 800c446:	431a      	orrs	r2, r3
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	691b      	ldr	r3, [r3, #16]
 800c44c:	431a      	orrs	r2, r3
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	6a1b      	ldr	r3, [r3, #32]
 800c452:	431a      	orrs	r2, r3
 800c454:	68bb      	ldr	r3, [r7, #8]
 800c456:	69db      	ldr	r3, [r3, #28]
 800c458:	431a      	orrs	r2, r3
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	699b      	ldr	r3, [r3, #24]
 800c45e:	431a      	orrs	r2, r3
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	ea42 0103 	orr.w	r1, r2, r3
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	687a      	ldr	r2, [r7, #4]
 800c46e:	430a      	orrs	r2, r1
 800c470:	615a      	str	r2, [r3, #20]
}
 800c472:	e102      	b.n	800c67a <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	69db      	ldr	r3, [r3, #28]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d02e      	beq.n	800c4da <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c484:	431a      	orrs	r2, r3
 800c486:	68bb      	ldr	r3, [r7, #8]
 800c488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c48a:	431a      	orrs	r2, r3
 800c48c:	68bb      	ldr	r3, [r7, #8]
 800c48e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c490:	431a      	orrs	r2, r3
 800c492:	68bb      	ldr	r3, [r7, #8]
 800c494:	695b      	ldr	r3, [r3, #20]
 800c496:	049b      	lsls	r3, r3, #18
 800c498:	431a      	orrs	r2, r3
 800c49a:	68bb      	ldr	r3, [r7, #8]
 800c49c:	6a1b      	ldr	r3, [r3, #32]
 800c49e:	431a      	orrs	r2, r3
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	68db      	ldr	r3, [r3, #12]
 800c4a4:	431a      	orrs	r2, r3
 800c4a6:	68bb      	ldr	r3, [r7, #8]
 800c4a8:	69db      	ldr	r3, [r3, #28]
 800c4aa:	431a      	orrs	r2, r3
 800c4ac:	68bb      	ldr	r3, [r7, #8]
 800c4ae:	699b      	ldr	r3, [r3, #24]
 800c4b0:	431a      	orrs	r2, r3
 800c4b2:	68bb      	ldr	r3, [r7, #8]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	ea42 0103 	orr.w	r1, r2, r3
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	687a      	ldr	r2, [r7, #4]
 800c4c0:	430a      	orrs	r2, r1
 800c4c2:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c4ca:	f000 80d6 	beq.w	800c67a <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	68ba      	ldr	r2, [r7, #8]
 800c4d4:	6852      	ldr	r2, [r2, #4]
 800c4d6:	619a      	str	r2, [r3, #24]
}
 800c4d8:	e0cf      	b.n	800c67a <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c4da:	68bb      	ldr	r3, [r7, #8]
 800c4dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4de:	68bb      	ldr	r3, [r7, #8]
 800c4e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4e2:	431a      	orrs	r2, r3
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4e8:	431a      	orrs	r2, r3
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4ee:	431a      	orrs	r2, r3
 800c4f0:	68bb      	ldr	r3, [r7, #8]
 800c4f2:	695b      	ldr	r3, [r3, #20]
 800c4f4:	049b      	lsls	r3, r3, #18
 800c4f6:	431a      	orrs	r2, r3
 800c4f8:	68bb      	ldr	r3, [r7, #8]
 800c4fa:	6a1b      	ldr	r3, [r3, #32]
 800c4fc:	431a      	orrs	r2, r3
 800c4fe:	68bb      	ldr	r3, [r7, #8]
 800c500:	69db      	ldr	r3, [r3, #28]
 800c502:	431a      	orrs	r2, r3
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	699b      	ldr	r3, [r3, #24]
 800c508:	431a      	orrs	r2, r3
 800c50a:	68bb      	ldr	r3, [r7, #8]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	ea42 0103 	orr.w	r1, r2, r3
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	687a      	ldr	r2, [r7, #4]
 800c518:	430a      	orrs	r2, r1
 800c51a:	615a      	str	r2, [r3, #20]
}
 800c51c:	e0ad      	b.n	800c67a <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	6a1b      	ldr	r3, [r3, #32]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d058      	beq.n	800c5d8 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	68ba      	ldr	r2, [r7, #8]
 800c52c:	6892      	ldr	r2, [r2, #8]
 800c52e:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800c530:	68bb      	ldr	r3, [r7, #8]
 800c532:	69db      	ldr	r3, [r3, #28]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d02d      	beq.n	800c594 <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c538:	68bb      	ldr	r3, [r7, #8]
 800c53a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c540:	431a      	orrs	r2, r3
 800c542:	68bb      	ldr	r3, [r7, #8]
 800c544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c546:	431a      	orrs	r2, r3
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c54c:	431a      	orrs	r2, r3
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	695b      	ldr	r3, [r3, #20]
 800c552:	049b      	lsls	r3, r3, #18
 800c554:	431a      	orrs	r2, r3
 800c556:	68bb      	ldr	r3, [r7, #8]
 800c558:	691b      	ldr	r3, [r3, #16]
 800c55a:	431a      	orrs	r2, r3
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	6a1b      	ldr	r3, [r3, #32]
 800c560:	431a      	orrs	r2, r3
 800c562:	68bb      	ldr	r3, [r7, #8]
 800c564:	68db      	ldr	r3, [r3, #12]
 800c566:	431a      	orrs	r2, r3
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	69db      	ldr	r3, [r3, #28]
 800c56c:	431a      	orrs	r2, r3
 800c56e:	68bb      	ldr	r3, [r7, #8]
 800c570:	699b      	ldr	r3, [r3, #24]
 800c572:	ea42 0103 	orr.w	r1, r2, r3
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	687a      	ldr	r2, [r7, #4]
 800c57c:	430a      	orrs	r2, r1
 800c57e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c586:	d078      	beq.n	800c67a <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	68ba      	ldr	r2, [r7, #8]
 800c58e:	6852      	ldr	r2, [r2, #4]
 800c590:	619a      	str	r2, [r3, #24]
}
 800c592:	e072      	b.n	800c67a <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c594:	68bb      	ldr	r3, [r7, #8]
 800c596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c59c:	431a      	orrs	r2, r3
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5a2:	431a      	orrs	r2, r3
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5a8:	431a      	orrs	r2, r3
 800c5aa:	68bb      	ldr	r3, [r7, #8]
 800c5ac:	695b      	ldr	r3, [r3, #20]
 800c5ae:	049b      	lsls	r3, r3, #18
 800c5b0:	431a      	orrs	r2, r3
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	691b      	ldr	r3, [r3, #16]
 800c5b6:	431a      	orrs	r2, r3
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	6a1b      	ldr	r3, [r3, #32]
 800c5bc:	431a      	orrs	r2, r3
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	69db      	ldr	r3, [r3, #28]
 800c5c2:	431a      	orrs	r2, r3
 800c5c4:	68bb      	ldr	r3, [r7, #8]
 800c5c6:	699b      	ldr	r3, [r3, #24]
 800c5c8:	ea42 0103 	orr.w	r1, r2, r3
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	687a      	ldr	r2, [r7, #4]
 800c5d2:	430a      	orrs	r2, r1
 800c5d4:	615a      	str	r2, [r3, #20]
}
 800c5d6:	e050      	b.n	800c67a <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	69db      	ldr	r3, [r3, #28]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d02a      	beq.n	800c636 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c5e0:	68bb      	ldr	r3, [r7, #8]
 800c5e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5e8:	431a      	orrs	r2, r3
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5ee:	431a      	orrs	r2, r3
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5f4:	431a      	orrs	r2, r3
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	695b      	ldr	r3, [r3, #20]
 800c5fa:	049b      	lsls	r3, r3, #18
 800c5fc:	431a      	orrs	r2, r3
 800c5fe:	68bb      	ldr	r3, [r7, #8]
 800c600:	6a1b      	ldr	r3, [r3, #32]
 800c602:	431a      	orrs	r2, r3
 800c604:	68bb      	ldr	r3, [r7, #8]
 800c606:	68db      	ldr	r3, [r3, #12]
 800c608:	431a      	orrs	r2, r3
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	69db      	ldr	r3, [r3, #28]
 800c60e:	431a      	orrs	r2, r3
 800c610:	68bb      	ldr	r3, [r7, #8]
 800c612:	699b      	ldr	r3, [r3, #24]
 800c614:	ea42 0103 	orr.w	r1, r2, r3
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	687a      	ldr	r2, [r7, #4]
 800c61e:	430a      	orrs	r2, r1
 800c620:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800c628:	d027      	beq.n	800c67a <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	68ba      	ldr	r2, [r7, #8]
 800c630:	6852      	ldr	r2, [r2, #4]
 800c632:	619a      	str	r2, [r3, #24]
}
 800c634:	e021      	b.n	800c67a <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d01d      	beq.n	800c67a <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800c63e:	68bb      	ldr	r3, [r7, #8]
 800c640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c642:	68bb      	ldr	r3, [r7, #8]
 800c644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c646:	431a      	orrs	r2, r3
 800c648:	68bb      	ldr	r3, [r7, #8]
 800c64a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c64c:	431a      	orrs	r2, r3
 800c64e:	68bb      	ldr	r3, [r7, #8]
 800c650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c652:	431a      	orrs	r2, r3
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	695b      	ldr	r3, [r3, #20]
 800c658:	049b      	lsls	r3, r3, #18
 800c65a:	431a      	orrs	r2, r3
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	6a1b      	ldr	r3, [r3, #32]
 800c660:	431a      	orrs	r2, r3
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	69db      	ldr	r3, [r3, #28]
 800c666:	431a      	orrs	r2, r3
 800c668:	68bb      	ldr	r3, [r7, #8]
 800c66a:	699b      	ldr	r3, [r3, #24]
 800c66c:	ea42 0103 	orr.w	r1, r2, r3
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	687a      	ldr	r2, [r7, #4]
 800c676:	430a      	orrs	r2, r1
 800c678:	615a      	str	r2, [r3, #20]
}
 800c67a:	bf00      	nop
 800c67c:	3714      	adds	r7, #20
 800c67e:	46bd      	mov	sp, r7
 800c680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c684:	4770      	bx	lr
	...

0800c688 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b08c      	sub	sp, #48	; 0x30
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d102      	bne.n	800c69c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800c696:	2301      	movs	r3, #1
 800c698:	f000 bc48 	b.w	800cf2c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	f003 0301 	and.w	r3, r3, #1
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	f000 8088 	beq.w	800c7ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c6aa:	4b99      	ldr	r3, [pc, #612]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c6ac:	691b      	ldr	r3, [r3, #16]
 800c6ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c6b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800c6b4:	4b96      	ldr	r3, [pc, #600]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c6b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c6b8:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800c6ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6bc:	2b10      	cmp	r3, #16
 800c6be:	d007      	beq.n	800c6d0 <HAL_RCC_OscConfig+0x48>
 800c6c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6c2:	2b18      	cmp	r3, #24
 800c6c4:	d111      	bne.n	800c6ea <HAL_RCC_OscConfig+0x62>
 800c6c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6c8:	f003 0303 	and.w	r3, r3, #3
 800c6cc:	2b02      	cmp	r3, #2
 800c6ce:	d10c      	bne.n	800c6ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c6d0:	4b8f      	ldr	r3, [pc, #572]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d06d      	beq.n	800c7b8 <HAL_RCC_OscConfig+0x130>
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	685b      	ldr	r3, [r3, #4]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d169      	bne.n	800c7b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800c6e4:	2301      	movs	r3, #1
 800c6e6:	f000 bc21 	b.w	800cf2c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	685b      	ldr	r3, [r3, #4]
 800c6ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c6f2:	d106      	bne.n	800c702 <HAL_RCC_OscConfig+0x7a>
 800c6f4:	4b86      	ldr	r3, [pc, #536]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	4a85      	ldr	r2, [pc, #532]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c6fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c6fe:	6013      	str	r3, [r2, #0]
 800c700:	e02e      	b.n	800c760 <HAL_RCC_OscConfig+0xd8>
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	685b      	ldr	r3, [r3, #4]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d10c      	bne.n	800c724 <HAL_RCC_OscConfig+0x9c>
 800c70a:	4b81      	ldr	r3, [pc, #516]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	4a80      	ldr	r2, [pc, #512]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c710:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c714:	6013      	str	r3, [r2, #0]
 800c716:	4b7e      	ldr	r3, [pc, #504]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	4a7d      	ldr	r2, [pc, #500]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c71c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c720:	6013      	str	r3, [r2, #0]
 800c722:	e01d      	b.n	800c760 <HAL_RCC_OscConfig+0xd8>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	685b      	ldr	r3, [r3, #4]
 800c728:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c72c:	d10c      	bne.n	800c748 <HAL_RCC_OscConfig+0xc0>
 800c72e:	4b78      	ldr	r3, [pc, #480]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	4a77      	ldr	r2, [pc, #476]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c734:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c738:	6013      	str	r3, [r2, #0]
 800c73a:	4b75      	ldr	r3, [pc, #468]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	4a74      	ldr	r2, [pc, #464]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c744:	6013      	str	r3, [r2, #0]
 800c746:	e00b      	b.n	800c760 <HAL_RCC_OscConfig+0xd8>
 800c748:	4b71      	ldr	r3, [pc, #452]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	4a70      	ldr	r2, [pc, #448]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c74e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c752:	6013      	str	r3, [r2, #0]
 800c754:	4b6e      	ldr	r3, [pc, #440]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	4a6d      	ldr	r2, [pc, #436]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c75a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c75e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	685b      	ldr	r3, [r3, #4]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d013      	beq.n	800c790 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c768:	f7fa fbb2 	bl	8006ed0 <HAL_GetTick>
 800c76c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c76e:	e008      	b.n	800c782 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c770:	f7fa fbae 	bl	8006ed0 <HAL_GetTick>
 800c774:	4602      	mov	r2, r0
 800c776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c778:	1ad3      	subs	r3, r2, r3
 800c77a:	2b64      	cmp	r3, #100	; 0x64
 800c77c:	d901      	bls.n	800c782 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c77e:	2303      	movs	r3, #3
 800c780:	e3d4      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c782:	4b63      	ldr	r3, [pc, #396]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d0f0      	beq.n	800c770 <HAL_RCC_OscConfig+0xe8>
 800c78e:	e014      	b.n	800c7ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c790:	f7fa fb9e 	bl	8006ed0 <HAL_GetTick>
 800c794:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800c796:	e008      	b.n	800c7aa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c798:	f7fa fb9a 	bl	8006ed0 <HAL_GetTick>
 800c79c:	4602      	mov	r2, r0
 800c79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7a0:	1ad3      	subs	r3, r2, r3
 800c7a2:	2b64      	cmp	r3, #100	; 0x64
 800c7a4:	d901      	bls.n	800c7aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800c7a6:	2303      	movs	r3, #3
 800c7a8:	e3c0      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800c7aa:	4b59      	ldr	r3, [pc, #356]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d1f0      	bne.n	800c798 <HAL_RCC_OscConfig+0x110>
 800c7b6:	e000      	b.n	800c7ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c7b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	f003 0302 	and.w	r3, r3, #2
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	f000 80ca 	beq.w	800c95c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c7c8:	4b51      	ldr	r3, [pc, #324]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c7ca:	691b      	ldr	r3, [r3, #16]
 800c7cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c7d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800c7d2:	4b4f      	ldr	r3, [pc, #316]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c7d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800c7d8:	6a3b      	ldr	r3, [r7, #32]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d007      	beq.n	800c7ee <HAL_RCC_OscConfig+0x166>
 800c7de:	6a3b      	ldr	r3, [r7, #32]
 800c7e0:	2b18      	cmp	r3, #24
 800c7e2:	d156      	bne.n	800c892 <HAL_RCC_OscConfig+0x20a>
 800c7e4:	69fb      	ldr	r3, [r7, #28]
 800c7e6:	f003 0303 	and.w	r3, r3, #3
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d151      	bne.n	800c892 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c7ee:	4b48      	ldr	r3, [pc, #288]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	f003 0304 	and.w	r3, r3, #4
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d005      	beq.n	800c806 <HAL_RCC_OscConfig+0x17e>
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	68db      	ldr	r3, [r3, #12]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d101      	bne.n	800c806 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800c802:	2301      	movs	r3, #1
 800c804:	e392      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800c806:	4b42      	ldr	r3, [pc, #264]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	f023 0219 	bic.w	r2, r3, #25
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	68db      	ldr	r3, [r3, #12]
 800c812:	493f      	ldr	r1, [pc, #252]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c814:	4313      	orrs	r3, r2
 800c816:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c818:	f7fa fb5a 	bl	8006ed0 <HAL_GetTick>
 800c81c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c81e:	e008      	b.n	800c832 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c820:	f7fa fb56 	bl	8006ed0 <HAL_GetTick>
 800c824:	4602      	mov	r2, r0
 800c826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c828:	1ad3      	subs	r3, r2, r3
 800c82a:	2b02      	cmp	r3, #2
 800c82c:	d901      	bls.n	800c832 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800c82e:	2303      	movs	r3, #3
 800c830:	e37c      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c832:	4b37      	ldr	r3, [pc, #220]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	f003 0304 	and.w	r3, r3, #4
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d0f0      	beq.n	800c820 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c83e:	f7fa fb77 	bl	8006f30 <HAL_GetREVID>
 800c842:	4603      	mov	r3, r0
 800c844:	f241 0203 	movw	r2, #4099	; 0x1003
 800c848:	4293      	cmp	r3, r2
 800c84a:	d817      	bhi.n	800c87c <HAL_RCC_OscConfig+0x1f4>
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	691b      	ldr	r3, [r3, #16]
 800c850:	2b40      	cmp	r3, #64	; 0x40
 800c852:	d108      	bne.n	800c866 <HAL_RCC_OscConfig+0x1de>
 800c854:	4b2e      	ldr	r3, [pc, #184]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c856:	685b      	ldr	r3, [r3, #4]
 800c858:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800c85c:	4a2c      	ldr	r2, [pc, #176]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c85e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c862:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c864:	e07a      	b.n	800c95c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c866:	4b2a      	ldr	r3, [pc, #168]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c868:	685b      	ldr	r3, [r3, #4]
 800c86a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	691b      	ldr	r3, [r3, #16]
 800c872:	031b      	lsls	r3, r3, #12
 800c874:	4926      	ldr	r1, [pc, #152]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c876:	4313      	orrs	r3, r2
 800c878:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c87a:	e06f      	b.n	800c95c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c87c:	4b24      	ldr	r3, [pc, #144]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c87e:	685b      	ldr	r3, [r3, #4]
 800c880:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	691b      	ldr	r3, [r3, #16]
 800c888:	061b      	lsls	r3, r3, #24
 800c88a:	4921      	ldr	r1, [pc, #132]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c88c:	4313      	orrs	r3, r2
 800c88e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c890:	e064      	b.n	800c95c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	68db      	ldr	r3, [r3, #12]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d047      	beq.n	800c92a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800c89a:	4b1d      	ldr	r3, [pc, #116]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f023 0219 	bic.w	r2, r3, #25
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	68db      	ldr	r3, [r3, #12]
 800c8a6:	491a      	ldr	r1, [pc, #104]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c8ac:	f7fa fb10 	bl	8006ed0 <HAL_GetTick>
 800c8b0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c8b2:	e008      	b.n	800c8c6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c8b4:	f7fa fb0c 	bl	8006ed0 <HAL_GetTick>
 800c8b8:	4602      	mov	r2, r0
 800c8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8bc:	1ad3      	subs	r3, r2, r3
 800c8be:	2b02      	cmp	r3, #2
 800c8c0:	d901      	bls.n	800c8c6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800c8c2:	2303      	movs	r3, #3
 800c8c4:	e332      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c8c6:	4b12      	ldr	r3, [pc, #72]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	f003 0304 	and.w	r3, r3, #4
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d0f0      	beq.n	800c8b4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c8d2:	f7fa fb2d 	bl	8006f30 <HAL_GetREVID>
 800c8d6:	4603      	mov	r3, r0
 800c8d8:	f241 0203 	movw	r2, #4099	; 0x1003
 800c8dc:	4293      	cmp	r3, r2
 800c8de:	d819      	bhi.n	800c914 <HAL_RCC_OscConfig+0x28c>
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	691b      	ldr	r3, [r3, #16]
 800c8e4:	2b40      	cmp	r3, #64	; 0x40
 800c8e6:	d108      	bne.n	800c8fa <HAL_RCC_OscConfig+0x272>
 800c8e8:	4b09      	ldr	r3, [pc, #36]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c8ea:	685b      	ldr	r3, [r3, #4]
 800c8ec:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800c8f0:	4a07      	ldr	r2, [pc, #28]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c8f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c8f6:	6053      	str	r3, [r2, #4]
 800c8f8:	e030      	b.n	800c95c <HAL_RCC_OscConfig+0x2d4>
 800c8fa:	4b05      	ldr	r3, [pc, #20]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c8fc:	685b      	ldr	r3, [r3, #4]
 800c8fe:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	691b      	ldr	r3, [r3, #16]
 800c906:	031b      	lsls	r3, r3, #12
 800c908:	4901      	ldr	r1, [pc, #4]	; (800c910 <HAL_RCC_OscConfig+0x288>)
 800c90a:	4313      	orrs	r3, r2
 800c90c:	604b      	str	r3, [r1, #4]
 800c90e:	e025      	b.n	800c95c <HAL_RCC_OscConfig+0x2d4>
 800c910:	58024400 	.word	0x58024400
 800c914:	4b9a      	ldr	r3, [pc, #616]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c916:	685b      	ldr	r3, [r3, #4]
 800c918:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	691b      	ldr	r3, [r3, #16]
 800c920:	061b      	lsls	r3, r3, #24
 800c922:	4997      	ldr	r1, [pc, #604]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c924:	4313      	orrs	r3, r2
 800c926:	604b      	str	r3, [r1, #4]
 800c928:	e018      	b.n	800c95c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c92a:	4b95      	ldr	r3, [pc, #596]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	4a94      	ldr	r2, [pc, #592]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c930:	f023 0301 	bic.w	r3, r3, #1
 800c934:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c936:	f7fa facb 	bl	8006ed0 <HAL_GetTick>
 800c93a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800c93c:	e008      	b.n	800c950 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c93e:	f7fa fac7 	bl	8006ed0 <HAL_GetTick>
 800c942:	4602      	mov	r2, r0
 800c944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c946:	1ad3      	subs	r3, r2, r3
 800c948:	2b02      	cmp	r3, #2
 800c94a:	d901      	bls.n	800c950 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800c94c:	2303      	movs	r3, #3
 800c94e:	e2ed      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800c950:	4b8b      	ldr	r3, [pc, #556]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f003 0304 	and.w	r3, r3, #4
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d1f0      	bne.n	800c93e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	f003 0310 	and.w	r3, r3, #16
 800c964:	2b00      	cmp	r3, #0
 800c966:	f000 80a9 	beq.w	800cabc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c96a:	4b85      	ldr	r3, [pc, #532]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c96c:	691b      	ldr	r3, [r3, #16]
 800c96e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c972:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800c974:	4b82      	ldr	r3, [pc, #520]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c978:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800c97a:	69bb      	ldr	r3, [r7, #24]
 800c97c:	2b08      	cmp	r3, #8
 800c97e:	d007      	beq.n	800c990 <HAL_RCC_OscConfig+0x308>
 800c980:	69bb      	ldr	r3, [r7, #24]
 800c982:	2b18      	cmp	r3, #24
 800c984:	d13a      	bne.n	800c9fc <HAL_RCC_OscConfig+0x374>
 800c986:	697b      	ldr	r3, [r7, #20]
 800c988:	f003 0303 	and.w	r3, r3, #3
 800c98c:	2b01      	cmp	r3, #1
 800c98e:	d135      	bne.n	800c9fc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c990:	4b7b      	ldr	r3, [pc, #492]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d005      	beq.n	800c9a8 <HAL_RCC_OscConfig+0x320>
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	69db      	ldr	r3, [r3, #28]
 800c9a0:	2b80      	cmp	r3, #128	; 0x80
 800c9a2:	d001      	beq.n	800c9a8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	e2c1      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c9a8:	f7fa fac2 	bl	8006f30 <HAL_GetREVID>
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	f241 0203 	movw	r2, #4099	; 0x1003
 800c9b2:	4293      	cmp	r3, r2
 800c9b4:	d817      	bhi.n	800c9e6 <HAL_RCC_OscConfig+0x35e>
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	6a1b      	ldr	r3, [r3, #32]
 800c9ba:	2b20      	cmp	r3, #32
 800c9bc:	d108      	bne.n	800c9d0 <HAL_RCC_OscConfig+0x348>
 800c9be:	4b70      	ldr	r3, [pc, #448]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c9c0:	685b      	ldr	r3, [r3, #4]
 800c9c2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800c9c6:	4a6e      	ldr	r2, [pc, #440]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c9c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c9cc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c9ce:	e075      	b.n	800cabc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c9d0:	4b6b      	ldr	r3, [pc, #428]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c9d2:	685b      	ldr	r3, [r3, #4]
 800c9d4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	6a1b      	ldr	r3, [r3, #32]
 800c9dc:	069b      	lsls	r3, r3, #26
 800c9de:	4968      	ldr	r1, [pc, #416]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c9e0:	4313      	orrs	r3, r2
 800c9e2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c9e4:	e06a      	b.n	800cabc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c9e6:	4b66      	ldr	r3, [pc, #408]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c9e8:	68db      	ldr	r3, [r3, #12]
 800c9ea:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	6a1b      	ldr	r3, [r3, #32]
 800c9f2:	061b      	lsls	r3, r3, #24
 800c9f4:	4962      	ldr	r1, [pc, #392]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800c9f6:	4313      	orrs	r3, r2
 800c9f8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c9fa:	e05f      	b.n	800cabc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	69db      	ldr	r3, [r3, #28]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d042      	beq.n	800ca8a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800ca04:	4b5e      	ldr	r3, [pc, #376]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	4a5d      	ldr	r2, [pc, #372]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca10:	f7fa fa5e 	bl	8006ed0 <HAL_GetTick>
 800ca14:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ca16:	e008      	b.n	800ca2a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ca18:	f7fa fa5a 	bl	8006ed0 <HAL_GetTick>
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca20:	1ad3      	subs	r3, r2, r3
 800ca22:	2b02      	cmp	r3, #2
 800ca24:	d901      	bls.n	800ca2a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800ca26:	2303      	movs	r3, #3
 800ca28:	e280      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ca2a:	4b55      	ldr	r3, [pc, #340]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d0f0      	beq.n	800ca18 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ca36:	f7fa fa7b 	bl	8006f30 <HAL_GetREVID>
 800ca3a:	4603      	mov	r3, r0
 800ca3c:	f241 0203 	movw	r2, #4099	; 0x1003
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d817      	bhi.n	800ca74 <HAL_RCC_OscConfig+0x3ec>
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	6a1b      	ldr	r3, [r3, #32]
 800ca48:	2b20      	cmp	r3, #32
 800ca4a:	d108      	bne.n	800ca5e <HAL_RCC_OscConfig+0x3d6>
 800ca4c:	4b4c      	ldr	r3, [pc, #304]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca4e:	685b      	ldr	r3, [r3, #4]
 800ca50:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800ca54:	4a4a      	ldr	r2, [pc, #296]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ca5a:	6053      	str	r3, [r2, #4]
 800ca5c:	e02e      	b.n	800cabc <HAL_RCC_OscConfig+0x434>
 800ca5e:	4b48      	ldr	r3, [pc, #288]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca60:	685b      	ldr	r3, [r3, #4]
 800ca62:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	6a1b      	ldr	r3, [r3, #32]
 800ca6a:	069b      	lsls	r3, r3, #26
 800ca6c:	4944      	ldr	r1, [pc, #272]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca6e:	4313      	orrs	r3, r2
 800ca70:	604b      	str	r3, [r1, #4]
 800ca72:	e023      	b.n	800cabc <HAL_RCC_OscConfig+0x434>
 800ca74:	4b42      	ldr	r3, [pc, #264]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca76:	68db      	ldr	r3, [r3, #12]
 800ca78:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	6a1b      	ldr	r3, [r3, #32]
 800ca80:	061b      	lsls	r3, r3, #24
 800ca82:	493f      	ldr	r1, [pc, #252]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca84:	4313      	orrs	r3, r2
 800ca86:	60cb      	str	r3, [r1, #12]
 800ca88:	e018      	b.n	800cabc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800ca8a:	4b3d      	ldr	r3, [pc, #244]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	4a3c      	ldr	r2, [pc, #240]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800ca90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ca94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca96:	f7fa fa1b 	bl	8006ed0 <HAL_GetTick>
 800ca9a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ca9c:	e008      	b.n	800cab0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ca9e:	f7fa fa17 	bl	8006ed0 <HAL_GetTick>
 800caa2:	4602      	mov	r2, r0
 800caa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa6:	1ad3      	subs	r3, r2, r3
 800caa8:	2b02      	cmp	r3, #2
 800caaa:	d901      	bls.n	800cab0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800caac:	2303      	movs	r3, #3
 800caae:	e23d      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800cab0:	4b33      	ldr	r3, [pc, #204]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d1f0      	bne.n	800ca9e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	f003 0308 	and.w	r3, r3, #8
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d036      	beq.n	800cb36 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	695b      	ldr	r3, [r3, #20]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d019      	beq.n	800cb04 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800cad0:	4b2b      	ldr	r3, [pc, #172]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800cad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cad4:	4a2a      	ldr	r2, [pc, #168]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800cad6:	f043 0301 	orr.w	r3, r3, #1
 800cada:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cadc:	f7fa f9f8 	bl	8006ed0 <HAL_GetTick>
 800cae0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800cae2:	e008      	b.n	800caf6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cae4:	f7fa f9f4 	bl	8006ed0 <HAL_GetTick>
 800cae8:	4602      	mov	r2, r0
 800caea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caec:	1ad3      	subs	r3, r2, r3
 800caee:	2b02      	cmp	r3, #2
 800caf0:	d901      	bls.n	800caf6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800caf2:	2303      	movs	r3, #3
 800caf4:	e21a      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800caf6:	4b22      	ldr	r3, [pc, #136]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800caf8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cafa:	f003 0302 	and.w	r3, r3, #2
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d0f0      	beq.n	800cae4 <HAL_RCC_OscConfig+0x45c>
 800cb02:	e018      	b.n	800cb36 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800cb04:	4b1e      	ldr	r3, [pc, #120]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800cb06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cb08:	4a1d      	ldr	r2, [pc, #116]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800cb0a:	f023 0301 	bic.w	r3, r3, #1
 800cb0e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb10:	f7fa f9de 	bl	8006ed0 <HAL_GetTick>
 800cb14:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800cb16:	e008      	b.n	800cb2a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cb18:	f7fa f9da 	bl	8006ed0 <HAL_GetTick>
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb20:	1ad3      	subs	r3, r2, r3
 800cb22:	2b02      	cmp	r3, #2
 800cb24:	d901      	bls.n	800cb2a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800cb26:	2303      	movs	r3, #3
 800cb28:	e200      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800cb2a:	4b15      	ldr	r3, [pc, #84]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800cb2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cb2e:	f003 0302 	and.w	r3, r3, #2
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d1f0      	bne.n	800cb18 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	f003 0320 	and.w	r3, r3, #32
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d039      	beq.n	800cbb6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	699b      	ldr	r3, [r3, #24]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d01c      	beq.n	800cb84 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800cb4a:	4b0d      	ldr	r3, [pc, #52]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	4a0c      	ldr	r2, [pc, #48]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800cb50:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800cb54:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800cb56:	f7fa f9bb 	bl	8006ed0 <HAL_GetTick>
 800cb5a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800cb5c:	e008      	b.n	800cb70 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cb5e:	f7fa f9b7 	bl	8006ed0 <HAL_GetTick>
 800cb62:	4602      	mov	r2, r0
 800cb64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb66:	1ad3      	subs	r3, r2, r3
 800cb68:	2b02      	cmp	r3, #2
 800cb6a:	d901      	bls.n	800cb70 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800cb6c:	2303      	movs	r3, #3
 800cb6e:	e1dd      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800cb70:	4b03      	ldr	r3, [pc, #12]	; (800cb80 <HAL_RCC_OscConfig+0x4f8>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d0f0      	beq.n	800cb5e <HAL_RCC_OscConfig+0x4d6>
 800cb7c:	e01b      	b.n	800cbb6 <HAL_RCC_OscConfig+0x52e>
 800cb7e:	bf00      	nop
 800cb80:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800cb84:	4b9b      	ldr	r3, [pc, #620]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	4a9a      	ldr	r2, [pc, #616]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cb8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cb8e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800cb90:	f7fa f99e 	bl	8006ed0 <HAL_GetTick>
 800cb94:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800cb96:	e008      	b.n	800cbaa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cb98:	f7fa f99a 	bl	8006ed0 <HAL_GetTick>
 800cb9c:	4602      	mov	r2, r0
 800cb9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cba0:	1ad3      	subs	r3, r2, r3
 800cba2:	2b02      	cmp	r3, #2
 800cba4:	d901      	bls.n	800cbaa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800cba6:	2303      	movs	r3, #3
 800cba8:	e1c0      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800cbaa:	4b92      	ldr	r3, [pc, #584]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d1f0      	bne.n	800cb98 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	f003 0304 	and.w	r3, r3, #4
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	f000 8081 	beq.w	800ccc6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800cbc4:	4b8c      	ldr	r3, [pc, #560]	; (800cdf8 <HAL_RCC_OscConfig+0x770>)
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	4a8b      	ldr	r2, [pc, #556]	; (800cdf8 <HAL_RCC_OscConfig+0x770>)
 800cbca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cbce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cbd0:	f7fa f97e 	bl	8006ed0 <HAL_GetTick>
 800cbd4:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cbd6:	e008      	b.n	800cbea <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cbd8:	f7fa f97a 	bl	8006ed0 <HAL_GetTick>
 800cbdc:	4602      	mov	r2, r0
 800cbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbe0:	1ad3      	subs	r3, r2, r3
 800cbe2:	2b64      	cmp	r3, #100	; 0x64
 800cbe4:	d901      	bls.n	800cbea <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800cbe6:	2303      	movs	r3, #3
 800cbe8:	e1a0      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cbea:	4b83      	ldr	r3, [pc, #524]	; (800cdf8 <HAL_RCC_OscConfig+0x770>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d0f0      	beq.n	800cbd8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	689b      	ldr	r3, [r3, #8]
 800cbfa:	2b01      	cmp	r3, #1
 800cbfc:	d106      	bne.n	800cc0c <HAL_RCC_OscConfig+0x584>
 800cbfe:	4b7d      	ldr	r3, [pc, #500]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc02:	4a7c      	ldr	r2, [pc, #496]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc04:	f043 0301 	orr.w	r3, r3, #1
 800cc08:	6713      	str	r3, [r2, #112]	; 0x70
 800cc0a:	e02d      	b.n	800cc68 <HAL_RCC_OscConfig+0x5e0>
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	689b      	ldr	r3, [r3, #8]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d10c      	bne.n	800cc2e <HAL_RCC_OscConfig+0x5a6>
 800cc14:	4b77      	ldr	r3, [pc, #476]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc18:	4a76      	ldr	r2, [pc, #472]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc1a:	f023 0301 	bic.w	r3, r3, #1
 800cc1e:	6713      	str	r3, [r2, #112]	; 0x70
 800cc20:	4b74      	ldr	r3, [pc, #464]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc24:	4a73      	ldr	r2, [pc, #460]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc26:	f023 0304 	bic.w	r3, r3, #4
 800cc2a:	6713      	str	r3, [r2, #112]	; 0x70
 800cc2c:	e01c      	b.n	800cc68 <HAL_RCC_OscConfig+0x5e0>
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	689b      	ldr	r3, [r3, #8]
 800cc32:	2b05      	cmp	r3, #5
 800cc34:	d10c      	bne.n	800cc50 <HAL_RCC_OscConfig+0x5c8>
 800cc36:	4b6f      	ldr	r3, [pc, #444]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc3a:	4a6e      	ldr	r2, [pc, #440]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc3c:	f043 0304 	orr.w	r3, r3, #4
 800cc40:	6713      	str	r3, [r2, #112]	; 0x70
 800cc42:	4b6c      	ldr	r3, [pc, #432]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc46:	4a6b      	ldr	r2, [pc, #428]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc48:	f043 0301 	orr.w	r3, r3, #1
 800cc4c:	6713      	str	r3, [r2, #112]	; 0x70
 800cc4e:	e00b      	b.n	800cc68 <HAL_RCC_OscConfig+0x5e0>
 800cc50:	4b68      	ldr	r3, [pc, #416]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc54:	4a67      	ldr	r2, [pc, #412]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc56:	f023 0301 	bic.w	r3, r3, #1
 800cc5a:	6713      	str	r3, [r2, #112]	; 0x70
 800cc5c:	4b65      	ldr	r3, [pc, #404]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc60:	4a64      	ldr	r2, [pc, #400]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc62:	f023 0304 	bic.w	r3, r3, #4
 800cc66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	689b      	ldr	r3, [r3, #8]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d015      	beq.n	800cc9c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc70:	f7fa f92e 	bl	8006ed0 <HAL_GetTick>
 800cc74:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cc76:	e00a      	b.n	800cc8e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cc78:	f7fa f92a 	bl	8006ed0 <HAL_GetTick>
 800cc7c:	4602      	mov	r2, r0
 800cc7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc80:	1ad3      	subs	r3, r2, r3
 800cc82:	f241 3288 	movw	r2, #5000	; 0x1388
 800cc86:	4293      	cmp	r3, r2
 800cc88:	d901      	bls.n	800cc8e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800cc8a:	2303      	movs	r3, #3
 800cc8c:	e14e      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cc8e:	4b59      	ldr	r3, [pc, #356]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cc90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc92:	f003 0302 	and.w	r3, r3, #2
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d0ee      	beq.n	800cc78 <HAL_RCC_OscConfig+0x5f0>
 800cc9a:	e014      	b.n	800ccc6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc9c:	f7fa f918 	bl	8006ed0 <HAL_GetTick>
 800cca0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800cca2:	e00a      	b.n	800ccba <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cca4:	f7fa f914 	bl	8006ed0 <HAL_GetTick>
 800cca8:	4602      	mov	r2, r0
 800ccaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccac:	1ad3      	subs	r3, r2, r3
 800ccae:	f241 3288 	movw	r2, #5000	; 0x1388
 800ccb2:	4293      	cmp	r3, r2
 800ccb4:	d901      	bls.n	800ccba <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800ccb6:	2303      	movs	r3, #3
 800ccb8:	e138      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ccba:	4b4e      	ldr	r3, [pc, #312]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800ccbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ccbe:	f003 0302 	and.w	r3, r3, #2
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d1ee      	bne.n	800cca4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	f000 812d 	beq.w	800cf2a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ccd0:	4b48      	ldr	r3, [pc, #288]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800ccd2:	691b      	ldr	r3, [r3, #16]
 800ccd4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ccd8:	2b18      	cmp	r3, #24
 800ccda:	f000 80bd 	beq.w	800ce58 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cce2:	2b02      	cmp	r3, #2
 800cce4:	f040 809e 	bne.w	800ce24 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cce8:	4b42      	ldr	r3, [pc, #264]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	4a41      	ldr	r2, [pc, #260]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800ccee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ccf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ccf4:	f7fa f8ec 	bl	8006ed0 <HAL_GetTick>
 800ccf8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ccfa:	e008      	b.n	800cd0e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ccfc:	f7fa f8e8 	bl	8006ed0 <HAL_GetTick>
 800cd00:	4602      	mov	r2, r0
 800cd02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd04:	1ad3      	subs	r3, r2, r3
 800cd06:	2b02      	cmp	r3, #2
 800cd08:	d901      	bls.n	800cd0e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800cd0a:	2303      	movs	r3, #3
 800cd0c:	e10e      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800cd0e:	4b39      	ldr	r3, [pc, #228]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d1f0      	bne.n	800ccfc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cd1a:	4b36      	ldr	r3, [pc, #216]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cd1e:	4b37      	ldr	r3, [pc, #220]	; (800cdfc <HAL_RCC_OscConfig+0x774>)
 800cd20:	4013      	ands	r3, r2
 800cd22:	687a      	ldr	r2, [r7, #4]
 800cd24:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800cd26:	687a      	ldr	r2, [r7, #4]
 800cd28:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800cd2a:	0112      	lsls	r2, r2, #4
 800cd2c:	430a      	orrs	r2, r1
 800cd2e:	4931      	ldr	r1, [pc, #196]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd30:	4313      	orrs	r3, r2
 800cd32:	628b      	str	r3, [r1, #40]	; 0x28
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd38:	3b01      	subs	r3, #1
 800cd3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd42:	3b01      	subs	r3, #1
 800cd44:	025b      	lsls	r3, r3, #9
 800cd46:	b29b      	uxth	r3, r3
 800cd48:	431a      	orrs	r2, r3
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd4e:	3b01      	subs	r3, #1
 800cd50:	041b      	lsls	r3, r3, #16
 800cd52:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cd56:	431a      	orrs	r2, r3
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd5c:	3b01      	subs	r3, #1
 800cd5e:	061b      	lsls	r3, r3, #24
 800cd60:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800cd64:	4923      	ldr	r1, [pc, #140]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd66:	4313      	orrs	r3, r2
 800cd68:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800cd6a:	4b22      	ldr	r3, [pc, #136]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd6e:	4a21      	ldr	r2, [pc, #132]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd70:	f023 0301 	bic.w	r3, r3, #1
 800cd74:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800cd76:	4b1f      	ldr	r3, [pc, #124]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cd7a:	4b21      	ldr	r3, [pc, #132]	; (800ce00 <HAL_RCC_OscConfig+0x778>)
 800cd7c:	4013      	ands	r3, r2
 800cd7e:	687a      	ldr	r2, [r7, #4]
 800cd80:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800cd82:	00d2      	lsls	r2, r2, #3
 800cd84:	491b      	ldr	r1, [pc, #108]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd86:	4313      	orrs	r3, r2
 800cd88:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800cd8a:	4b1a      	ldr	r3, [pc, #104]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd8e:	f023 020c 	bic.w	r2, r3, #12
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd96:	4917      	ldr	r1, [pc, #92]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd98:	4313      	orrs	r3, r2
 800cd9a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800cd9c:	4b15      	ldr	r3, [pc, #84]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cd9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cda0:	f023 0202 	bic.w	r2, r3, #2
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cda8:	4912      	ldr	r1, [pc, #72]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cdaa:	4313      	orrs	r3, r2
 800cdac:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800cdae:	4b11      	ldr	r3, [pc, #68]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cdb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdb2:	4a10      	ldr	r2, [pc, #64]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cdb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cdb8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cdba:	4b0e      	ldr	r3, [pc, #56]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cdbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdbe:	4a0d      	ldr	r2, [pc, #52]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cdc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cdc4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800cdc6:	4b0b      	ldr	r3, [pc, #44]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cdc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdca:	4a0a      	ldr	r2, [pc, #40]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cdcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cdd0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800cdd2:	4b08      	ldr	r3, [pc, #32]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cdd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdd6:	4a07      	ldr	r2, [pc, #28]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cdd8:	f043 0301 	orr.w	r3, r3, #1
 800cddc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cdde:	4b05      	ldr	r3, [pc, #20]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	4a04      	ldr	r2, [pc, #16]	; (800cdf4 <HAL_RCC_OscConfig+0x76c>)
 800cde4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cde8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdea:	f7fa f871 	bl	8006ed0 <HAL_GetTick>
 800cdee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800cdf0:	e011      	b.n	800ce16 <HAL_RCC_OscConfig+0x78e>
 800cdf2:	bf00      	nop
 800cdf4:	58024400 	.word	0x58024400
 800cdf8:	58024800 	.word	0x58024800
 800cdfc:	fffffc0c 	.word	0xfffffc0c
 800ce00:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce04:	f7fa f864 	bl	8006ed0 <HAL_GetTick>
 800ce08:	4602      	mov	r2, r0
 800ce0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce0c:	1ad3      	subs	r3, r2, r3
 800ce0e:	2b02      	cmp	r3, #2
 800ce10:	d901      	bls.n	800ce16 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800ce12:	2303      	movs	r3, #3
 800ce14:	e08a      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ce16:	4b47      	ldr	r3, [pc, #284]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d0f0      	beq.n	800ce04 <HAL_RCC_OscConfig+0x77c>
 800ce22:	e082      	b.n	800cf2a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ce24:	4b43      	ldr	r3, [pc, #268]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	4a42      	ldr	r2, [pc, #264]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800ce2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ce2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce30:	f7fa f84e 	bl	8006ed0 <HAL_GetTick>
 800ce34:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ce36:	e008      	b.n	800ce4a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce38:	f7fa f84a 	bl	8006ed0 <HAL_GetTick>
 800ce3c:	4602      	mov	r2, r0
 800ce3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce40:	1ad3      	subs	r3, r2, r3
 800ce42:	2b02      	cmp	r3, #2
 800ce44:	d901      	bls.n	800ce4a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800ce46:	2303      	movs	r3, #3
 800ce48:	e070      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ce4a:	4b3a      	ldr	r3, [pc, #232]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d1f0      	bne.n	800ce38 <HAL_RCC_OscConfig+0x7b0>
 800ce56:	e068      	b.n	800cf2a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ce58:	4b36      	ldr	r3, [pc, #216]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800ce5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce5c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ce5e:	4b35      	ldr	r3, [pc, #212]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800ce60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce62:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce68:	2b01      	cmp	r3, #1
 800ce6a:	d031      	beq.n	800ced0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ce6c:	693b      	ldr	r3, [r7, #16]
 800ce6e:	f003 0203 	and.w	r2, r3, #3
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ce76:	429a      	cmp	r2, r3
 800ce78:	d12a      	bne.n	800ced0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	091b      	lsrs	r3, r3, #4
 800ce7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ce86:	429a      	cmp	r2, r3
 800ce88:	d122      	bne.n	800ced0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce94:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ce96:	429a      	cmp	r2, r3
 800ce98:	d11a      	bne.n	800ced0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	0a5b      	lsrs	r3, r3, #9
 800ce9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cea6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800cea8:	429a      	cmp	r2, r3
 800ceaa:	d111      	bne.n	800ced0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	0c1b      	lsrs	r3, r3, #16
 800ceb0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ceb8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ceba:	429a      	cmp	r2, r3
 800cebc:	d108      	bne.n	800ced0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	0e1b      	lsrs	r3, r3, #24
 800cec2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ceca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800cecc:	429a      	cmp	r2, r3
 800cece:	d001      	beq.n	800ced4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800ced0:	2301      	movs	r3, #1
 800ced2:	e02b      	b.n	800cf2c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ced4:	4b17      	ldr	r3, [pc, #92]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800ced6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ced8:	08db      	lsrs	r3, r3, #3
 800ceda:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cede:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cee4:	693a      	ldr	r2, [r7, #16]
 800cee6:	429a      	cmp	r2, r3
 800cee8:	d01f      	beq.n	800cf2a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ceea:	4b12      	ldr	r3, [pc, #72]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800ceec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ceee:	4a11      	ldr	r2, [pc, #68]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800cef0:	f023 0301 	bic.w	r3, r3, #1
 800cef4:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800cef6:	f7f9 ffeb 	bl	8006ed0 <HAL_GetTick>
 800cefa:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800cefc:	bf00      	nop
 800cefe:	f7f9 ffe7 	bl	8006ed0 <HAL_GetTick>
 800cf02:	4602      	mov	r2, r0
 800cf04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf06:	4293      	cmp	r3, r2
 800cf08:	d0f9      	beq.n	800cefe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800cf0a:	4b0a      	ldr	r3, [pc, #40]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800cf0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cf0e:	4b0a      	ldr	r3, [pc, #40]	; (800cf38 <HAL_RCC_OscConfig+0x8b0>)
 800cf10:	4013      	ands	r3, r2
 800cf12:	687a      	ldr	r2, [r7, #4]
 800cf14:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800cf16:	00d2      	lsls	r2, r2, #3
 800cf18:	4906      	ldr	r1, [pc, #24]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800cf1a:	4313      	orrs	r3, r2
 800cf1c:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800cf1e:	4b05      	ldr	r3, [pc, #20]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800cf20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf22:	4a04      	ldr	r2, [pc, #16]	; (800cf34 <HAL_RCC_OscConfig+0x8ac>)
 800cf24:	f043 0301 	orr.w	r3, r3, #1
 800cf28:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800cf2a:	2300      	movs	r3, #0
}
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	3730      	adds	r7, #48	; 0x30
 800cf30:	46bd      	mov	sp, r7
 800cf32:	bd80      	pop	{r7, pc}
 800cf34:	58024400 	.word	0x58024400
 800cf38:	ffff0007 	.word	0xffff0007

0800cf3c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b086      	sub	sp, #24
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
 800cf44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d101      	bne.n	800cf50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	e19c      	b.n	800d28a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800cf50:	4b8a      	ldr	r3, [pc, #552]	; (800d17c <HAL_RCC_ClockConfig+0x240>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	f003 030f 	and.w	r3, r3, #15
 800cf58:	683a      	ldr	r2, [r7, #0]
 800cf5a:	429a      	cmp	r2, r3
 800cf5c:	d910      	bls.n	800cf80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cf5e:	4b87      	ldr	r3, [pc, #540]	; (800d17c <HAL_RCC_ClockConfig+0x240>)
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	f023 020f 	bic.w	r2, r3, #15
 800cf66:	4985      	ldr	r1, [pc, #532]	; (800d17c <HAL_RCC_ClockConfig+0x240>)
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	4313      	orrs	r3, r2
 800cf6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cf6e:	4b83      	ldr	r3, [pc, #524]	; (800d17c <HAL_RCC_ClockConfig+0x240>)
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	f003 030f 	and.w	r3, r3, #15
 800cf76:	683a      	ldr	r2, [r7, #0]
 800cf78:	429a      	cmp	r2, r3
 800cf7a:	d001      	beq.n	800cf80 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800cf7c:	2301      	movs	r3, #1
 800cf7e:	e184      	b.n	800d28a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	f003 0304 	and.w	r3, r3, #4
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d010      	beq.n	800cfae <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	691a      	ldr	r2, [r3, #16]
 800cf90:	4b7b      	ldr	r3, [pc, #492]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800cf92:	699b      	ldr	r3, [r3, #24]
 800cf94:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	d908      	bls.n	800cfae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800cf9c:	4b78      	ldr	r3, [pc, #480]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800cf9e:	699b      	ldr	r3, [r3, #24]
 800cfa0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	691b      	ldr	r3, [r3, #16]
 800cfa8:	4975      	ldr	r1, [pc, #468]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800cfaa:	4313      	orrs	r3, r2
 800cfac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	f003 0308 	and.w	r3, r3, #8
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d010      	beq.n	800cfdc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	695a      	ldr	r2, [r3, #20]
 800cfbe:	4b70      	ldr	r3, [pc, #448]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800cfc0:	69db      	ldr	r3, [r3, #28]
 800cfc2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800cfc6:	429a      	cmp	r2, r3
 800cfc8:	d908      	bls.n	800cfdc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800cfca:	4b6d      	ldr	r3, [pc, #436]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800cfcc:	69db      	ldr	r3, [r3, #28]
 800cfce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	695b      	ldr	r3, [r3, #20]
 800cfd6:	496a      	ldr	r1, [pc, #424]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800cfd8:	4313      	orrs	r3, r2
 800cfda:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	f003 0310 	and.w	r3, r3, #16
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d010      	beq.n	800d00a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	699a      	ldr	r2, [r3, #24]
 800cfec:	4b64      	ldr	r3, [pc, #400]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800cfee:	69db      	ldr	r3, [r3, #28]
 800cff0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d908      	bls.n	800d00a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800cff8:	4b61      	ldr	r3, [pc, #388]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800cffa:	69db      	ldr	r3, [r3, #28]
 800cffc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	699b      	ldr	r3, [r3, #24]
 800d004:	495e      	ldr	r1, [pc, #376]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d006:	4313      	orrs	r3, r2
 800d008:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	f003 0320 	and.w	r3, r3, #32
 800d012:	2b00      	cmp	r3, #0
 800d014:	d010      	beq.n	800d038 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	69da      	ldr	r2, [r3, #28]
 800d01a:	4b59      	ldr	r3, [pc, #356]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d01c:	6a1b      	ldr	r3, [r3, #32]
 800d01e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d022:	429a      	cmp	r2, r3
 800d024:	d908      	bls.n	800d038 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d026:	4b56      	ldr	r3, [pc, #344]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d028:	6a1b      	ldr	r3, [r3, #32]
 800d02a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	69db      	ldr	r3, [r3, #28]
 800d032:	4953      	ldr	r1, [pc, #332]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d034:	4313      	orrs	r3, r2
 800d036:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	f003 0302 	and.w	r3, r3, #2
 800d040:	2b00      	cmp	r3, #0
 800d042:	d010      	beq.n	800d066 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	68da      	ldr	r2, [r3, #12]
 800d048:	4b4d      	ldr	r3, [pc, #308]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d04a:	699b      	ldr	r3, [r3, #24]
 800d04c:	f003 030f 	and.w	r3, r3, #15
 800d050:	429a      	cmp	r2, r3
 800d052:	d908      	bls.n	800d066 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d054:	4b4a      	ldr	r3, [pc, #296]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d056:	699b      	ldr	r3, [r3, #24]
 800d058:	f023 020f 	bic.w	r2, r3, #15
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	68db      	ldr	r3, [r3, #12]
 800d060:	4947      	ldr	r1, [pc, #284]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d062:	4313      	orrs	r3, r2
 800d064:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	f003 0301 	and.w	r3, r3, #1
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d055      	beq.n	800d11e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800d072:	4b43      	ldr	r3, [pc, #268]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d074:	699b      	ldr	r3, [r3, #24]
 800d076:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	689b      	ldr	r3, [r3, #8]
 800d07e:	4940      	ldr	r1, [pc, #256]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d080:	4313      	orrs	r3, r2
 800d082:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	685b      	ldr	r3, [r3, #4]
 800d088:	2b02      	cmp	r3, #2
 800d08a:	d107      	bne.n	800d09c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d08c:	4b3c      	ldr	r3, [pc, #240]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d094:	2b00      	cmp	r3, #0
 800d096:	d121      	bne.n	800d0dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d098:	2301      	movs	r3, #1
 800d09a:	e0f6      	b.n	800d28a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	685b      	ldr	r3, [r3, #4]
 800d0a0:	2b03      	cmp	r3, #3
 800d0a2:	d107      	bne.n	800d0b4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d0a4:	4b36      	ldr	r3, [pc, #216]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d115      	bne.n	800d0dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	e0ea      	b.n	800d28a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	685b      	ldr	r3, [r3, #4]
 800d0b8:	2b01      	cmp	r3, #1
 800d0ba:	d107      	bne.n	800d0cc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d0bc:	4b30      	ldr	r3, [pc, #192]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d109      	bne.n	800d0dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	e0de      	b.n	800d28a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d0cc:	4b2c      	ldr	r3, [pc, #176]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	f003 0304 	and.w	r3, r3, #4
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d101      	bne.n	800d0dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d0d8:	2301      	movs	r3, #1
 800d0da:	e0d6      	b.n	800d28a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d0dc:	4b28      	ldr	r3, [pc, #160]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d0de:	691b      	ldr	r3, [r3, #16]
 800d0e0:	f023 0207 	bic.w	r2, r3, #7
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	685b      	ldr	r3, [r3, #4]
 800d0e8:	4925      	ldr	r1, [pc, #148]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d0ea:	4313      	orrs	r3, r2
 800d0ec:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d0ee:	f7f9 feef 	bl	8006ed0 <HAL_GetTick>
 800d0f2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d0f4:	e00a      	b.n	800d10c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d0f6:	f7f9 feeb 	bl	8006ed0 <HAL_GetTick>
 800d0fa:	4602      	mov	r2, r0
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	1ad3      	subs	r3, r2, r3
 800d100:	f241 3288 	movw	r2, #5000	; 0x1388
 800d104:	4293      	cmp	r3, r2
 800d106:	d901      	bls.n	800d10c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800d108:	2303      	movs	r3, #3
 800d10a:	e0be      	b.n	800d28a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d10c:	4b1c      	ldr	r3, [pc, #112]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d10e:	691b      	ldr	r3, [r3, #16]
 800d110:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	685b      	ldr	r3, [r3, #4]
 800d118:	00db      	lsls	r3, r3, #3
 800d11a:	429a      	cmp	r2, r3
 800d11c:	d1eb      	bne.n	800d0f6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	f003 0302 	and.w	r3, r3, #2
 800d126:	2b00      	cmp	r3, #0
 800d128:	d010      	beq.n	800d14c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	68da      	ldr	r2, [r3, #12]
 800d12e:	4b14      	ldr	r3, [pc, #80]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d130:	699b      	ldr	r3, [r3, #24]
 800d132:	f003 030f 	and.w	r3, r3, #15
 800d136:	429a      	cmp	r2, r3
 800d138:	d208      	bcs.n	800d14c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d13a:	4b11      	ldr	r3, [pc, #68]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d13c:	699b      	ldr	r3, [r3, #24]
 800d13e:	f023 020f 	bic.w	r2, r3, #15
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	68db      	ldr	r3, [r3, #12]
 800d146:	490e      	ldr	r1, [pc, #56]	; (800d180 <HAL_RCC_ClockConfig+0x244>)
 800d148:	4313      	orrs	r3, r2
 800d14a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d14c:	4b0b      	ldr	r3, [pc, #44]	; (800d17c <HAL_RCC_ClockConfig+0x240>)
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	f003 030f 	and.w	r3, r3, #15
 800d154:	683a      	ldr	r2, [r7, #0]
 800d156:	429a      	cmp	r2, r3
 800d158:	d214      	bcs.n	800d184 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d15a:	4b08      	ldr	r3, [pc, #32]	; (800d17c <HAL_RCC_ClockConfig+0x240>)
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	f023 020f 	bic.w	r2, r3, #15
 800d162:	4906      	ldr	r1, [pc, #24]	; (800d17c <HAL_RCC_ClockConfig+0x240>)
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	4313      	orrs	r3, r2
 800d168:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d16a:	4b04      	ldr	r3, [pc, #16]	; (800d17c <HAL_RCC_ClockConfig+0x240>)
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	f003 030f 	and.w	r3, r3, #15
 800d172:	683a      	ldr	r2, [r7, #0]
 800d174:	429a      	cmp	r2, r3
 800d176:	d005      	beq.n	800d184 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800d178:	2301      	movs	r3, #1
 800d17a:	e086      	b.n	800d28a <HAL_RCC_ClockConfig+0x34e>
 800d17c:	52002000 	.word	0x52002000
 800d180:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	f003 0304 	and.w	r3, r3, #4
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d010      	beq.n	800d1b2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	691a      	ldr	r2, [r3, #16]
 800d194:	4b3f      	ldr	r3, [pc, #252]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d196:	699b      	ldr	r3, [r3, #24]
 800d198:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d19c:	429a      	cmp	r2, r3
 800d19e:	d208      	bcs.n	800d1b2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d1a0:	4b3c      	ldr	r3, [pc, #240]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d1a2:	699b      	ldr	r3, [r3, #24]
 800d1a4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	691b      	ldr	r3, [r3, #16]
 800d1ac:	4939      	ldr	r1, [pc, #228]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d1ae:	4313      	orrs	r3, r2
 800d1b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	f003 0308 	and.w	r3, r3, #8
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d010      	beq.n	800d1e0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	695a      	ldr	r2, [r3, #20]
 800d1c2:	4b34      	ldr	r3, [pc, #208]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d1c4:	69db      	ldr	r3, [r3, #28]
 800d1c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d1ca:	429a      	cmp	r2, r3
 800d1cc:	d208      	bcs.n	800d1e0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d1ce:	4b31      	ldr	r3, [pc, #196]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d1d0:	69db      	ldr	r3, [r3, #28]
 800d1d2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	695b      	ldr	r3, [r3, #20]
 800d1da:	492e      	ldr	r1, [pc, #184]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d1dc:	4313      	orrs	r3, r2
 800d1de:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f003 0310 	and.w	r3, r3, #16
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d010      	beq.n	800d20e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	699a      	ldr	r2, [r3, #24]
 800d1f0:	4b28      	ldr	r3, [pc, #160]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d1f2:	69db      	ldr	r3, [r3, #28]
 800d1f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d1f8:	429a      	cmp	r2, r3
 800d1fa:	d208      	bcs.n	800d20e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d1fc:	4b25      	ldr	r3, [pc, #148]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d1fe:	69db      	ldr	r3, [r3, #28]
 800d200:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	699b      	ldr	r3, [r3, #24]
 800d208:	4922      	ldr	r1, [pc, #136]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d20a:	4313      	orrs	r3, r2
 800d20c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f003 0320 	and.w	r3, r3, #32
 800d216:	2b00      	cmp	r3, #0
 800d218:	d010      	beq.n	800d23c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	69da      	ldr	r2, [r3, #28]
 800d21e:	4b1d      	ldr	r3, [pc, #116]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d220:	6a1b      	ldr	r3, [r3, #32]
 800d222:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d226:	429a      	cmp	r2, r3
 800d228:	d208      	bcs.n	800d23c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d22a:	4b1a      	ldr	r3, [pc, #104]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d22c:	6a1b      	ldr	r3, [r3, #32]
 800d22e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	69db      	ldr	r3, [r3, #28]
 800d236:	4917      	ldr	r1, [pc, #92]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d238:	4313      	orrs	r3, r2
 800d23a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800d23c:	f000 f834 	bl	800d2a8 <HAL_RCC_GetSysClockFreq>
 800d240:	4602      	mov	r2, r0
 800d242:	4b14      	ldr	r3, [pc, #80]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d244:	699b      	ldr	r3, [r3, #24]
 800d246:	0a1b      	lsrs	r3, r3, #8
 800d248:	f003 030f 	and.w	r3, r3, #15
 800d24c:	4912      	ldr	r1, [pc, #72]	; (800d298 <HAL_RCC_ClockConfig+0x35c>)
 800d24e:	5ccb      	ldrb	r3, [r1, r3]
 800d250:	f003 031f 	and.w	r3, r3, #31
 800d254:	fa22 f303 	lsr.w	r3, r2, r3
 800d258:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800d25a:	4b0e      	ldr	r3, [pc, #56]	; (800d294 <HAL_RCC_ClockConfig+0x358>)
 800d25c:	699b      	ldr	r3, [r3, #24]
 800d25e:	f003 030f 	and.w	r3, r3, #15
 800d262:	4a0d      	ldr	r2, [pc, #52]	; (800d298 <HAL_RCC_ClockConfig+0x35c>)
 800d264:	5cd3      	ldrb	r3, [r2, r3]
 800d266:	f003 031f 	and.w	r3, r3, #31
 800d26a:	693a      	ldr	r2, [r7, #16]
 800d26c:	fa22 f303 	lsr.w	r3, r2, r3
 800d270:	4a0a      	ldr	r2, [pc, #40]	; (800d29c <HAL_RCC_ClockConfig+0x360>)
 800d272:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800d274:	4a0a      	ldr	r2, [pc, #40]	; (800d2a0 <HAL_RCC_ClockConfig+0x364>)
 800d276:	693b      	ldr	r3, [r7, #16]
 800d278:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800d27a:	4b0a      	ldr	r3, [pc, #40]	; (800d2a4 <HAL_RCC_ClockConfig+0x368>)
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	4618      	mov	r0, r3
 800d280:	f7f9 fddc 	bl	8006e3c <HAL_InitTick>
 800d284:	4603      	mov	r3, r0
 800d286:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800d288:	7bfb      	ldrb	r3, [r7, #15]
}
 800d28a:	4618      	mov	r0, r3
 800d28c:	3718      	adds	r7, #24
 800d28e:	46bd      	mov	sp, r7
 800d290:	bd80      	pop	{r7, pc}
 800d292:	bf00      	nop
 800d294:	58024400 	.word	0x58024400
 800d298:	0801583c 	.word	0x0801583c
 800d29c:	24000044 	.word	0x24000044
 800d2a0:	24000040 	.word	0x24000040
 800d2a4:	24000048 	.word	0x24000048

0800d2a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	b089      	sub	sp, #36	; 0x24
 800d2ac:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d2ae:	4bb3      	ldr	r3, [pc, #716]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d2b0:	691b      	ldr	r3, [r3, #16]
 800d2b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d2b6:	2b18      	cmp	r3, #24
 800d2b8:	f200 8155 	bhi.w	800d566 <HAL_RCC_GetSysClockFreq+0x2be>
 800d2bc:	a201      	add	r2, pc, #4	; (adr r2, 800d2c4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800d2be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2c2:	bf00      	nop
 800d2c4:	0800d329 	.word	0x0800d329
 800d2c8:	0800d567 	.word	0x0800d567
 800d2cc:	0800d567 	.word	0x0800d567
 800d2d0:	0800d567 	.word	0x0800d567
 800d2d4:	0800d567 	.word	0x0800d567
 800d2d8:	0800d567 	.word	0x0800d567
 800d2dc:	0800d567 	.word	0x0800d567
 800d2e0:	0800d567 	.word	0x0800d567
 800d2e4:	0800d34f 	.word	0x0800d34f
 800d2e8:	0800d567 	.word	0x0800d567
 800d2ec:	0800d567 	.word	0x0800d567
 800d2f0:	0800d567 	.word	0x0800d567
 800d2f4:	0800d567 	.word	0x0800d567
 800d2f8:	0800d567 	.word	0x0800d567
 800d2fc:	0800d567 	.word	0x0800d567
 800d300:	0800d567 	.word	0x0800d567
 800d304:	0800d355 	.word	0x0800d355
 800d308:	0800d567 	.word	0x0800d567
 800d30c:	0800d567 	.word	0x0800d567
 800d310:	0800d567 	.word	0x0800d567
 800d314:	0800d567 	.word	0x0800d567
 800d318:	0800d567 	.word	0x0800d567
 800d31c:	0800d567 	.word	0x0800d567
 800d320:	0800d567 	.word	0x0800d567
 800d324:	0800d35b 	.word	0x0800d35b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d328:	4b94      	ldr	r3, [pc, #592]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	f003 0320 	and.w	r3, r3, #32
 800d330:	2b00      	cmp	r3, #0
 800d332:	d009      	beq.n	800d348 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d334:	4b91      	ldr	r3, [pc, #580]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	08db      	lsrs	r3, r3, #3
 800d33a:	f003 0303 	and.w	r3, r3, #3
 800d33e:	4a90      	ldr	r2, [pc, #576]	; (800d580 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d340:	fa22 f303 	lsr.w	r3, r2, r3
 800d344:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800d346:	e111      	b.n	800d56c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800d348:	4b8d      	ldr	r3, [pc, #564]	; (800d580 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d34a:	61bb      	str	r3, [r7, #24]
      break;
 800d34c:	e10e      	b.n	800d56c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800d34e:	4b8d      	ldr	r3, [pc, #564]	; (800d584 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800d350:	61bb      	str	r3, [r7, #24]
      break;
 800d352:	e10b      	b.n	800d56c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800d354:	4b8c      	ldr	r3, [pc, #560]	; (800d588 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800d356:	61bb      	str	r3, [r7, #24]
      break;
 800d358:	e108      	b.n	800d56c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d35a:	4b88      	ldr	r3, [pc, #544]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d35c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d35e:	f003 0303 	and.w	r3, r3, #3
 800d362:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800d364:	4b85      	ldr	r3, [pc, #532]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d368:	091b      	lsrs	r3, r3, #4
 800d36a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d36e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800d370:	4b82      	ldr	r3, [pc, #520]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d374:	f003 0301 	and.w	r3, r3, #1
 800d378:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d37a:	4b80      	ldr	r3, [pc, #512]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d37c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d37e:	08db      	lsrs	r3, r3, #3
 800d380:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d384:	68fa      	ldr	r2, [r7, #12]
 800d386:	fb02 f303 	mul.w	r3, r2, r3
 800d38a:	ee07 3a90 	vmov	s15, r3
 800d38e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d392:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800d396:	693b      	ldr	r3, [r7, #16]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	f000 80e1 	beq.w	800d560 <HAL_RCC_GetSysClockFreq+0x2b8>
 800d39e:	697b      	ldr	r3, [r7, #20]
 800d3a0:	2b02      	cmp	r3, #2
 800d3a2:	f000 8083 	beq.w	800d4ac <HAL_RCC_GetSysClockFreq+0x204>
 800d3a6:	697b      	ldr	r3, [r7, #20]
 800d3a8:	2b02      	cmp	r3, #2
 800d3aa:	f200 80a1 	bhi.w	800d4f0 <HAL_RCC_GetSysClockFreq+0x248>
 800d3ae:	697b      	ldr	r3, [r7, #20]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d003      	beq.n	800d3bc <HAL_RCC_GetSysClockFreq+0x114>
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	2b01      	cmp	r3, #1
 800d3b8:	d056      	beq.n	800d468 <HAL_RCC_GetSysClockFreq+0x1c0>
 800d3ba:	e099      	b.n	800d4f0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d3bc:	4b6f      	ldr	r3, [pc, #444]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	f003 0320 	and.w	r3, r3, #32
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d02d      	beq.n	800d424 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d3c8:	4b6c      	ldr	r3, [pc, #432]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	08db      	lsrs	r3, r3, #3
 800d3ce:	f003 0303 	and.w	r3, r3, #3
 800d3d2:	4a6b      	ldr	r2, [pc, #428]	; (800d580 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d3d4:	fa22 f303 	lsr.w	r3, r2, r3
 800d3d8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	ee07 3a90 	vmov	s15, r3
 800d3e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3e4:	693b      	ldr	r3, [r7, #16]
 800d3e6:	ee07 3a90 	vmov	s15, r3
 800d3ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d3f2:	4b62      	ldr	r3, [pc, #392]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d3f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3fa:	ee07 3a90 	vmov	s15, r3
 800d3fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d402:	ed97 6a02 	vldr	s12, [r7, #8]
 800d406:	eddf 5a61 	vldr	s11, [pc, #388]	; 800d58c <HAL_RCC_GetSysClockFreq+0x2e4>
 800d40a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d40e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d412:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d416:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d41a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d41e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800d422:	e087      	b.n	800d534 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	ee07 3a90 	vmov	s15, r3
 800d42a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d42e:	eddf 6a58 	vldr	s13, [pc, #352]	; 800d590 <HAL_RCC_GetSysClockFreq+0x2e8>
 800d432:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d436:	4b51      	ldr	r3, [pc, #324]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d43a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d43e:	ee07 3a90 	vmov	s15, r3
 800d442:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d446:	ed97 6a02 	vldr	s12, [r7, #8]
 800d44a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800d58c <HAL_RCC_GetSysClockFreq+0x2e4>
 800d44e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d452:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d456:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d45a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d45e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d462:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d466:	e065      	b.n	800d534 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d468:	693b      	ldr	r3, [r7, #16]
 800d46a:	ee07 3a90 	vmov	s15, r3
 800d46e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d472:	eddf 6a48 	vldr	s13, [pc, #288]	; 800d594 <HAL_RCC_GetSysClockFreq+0x2ec>
 800d476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d47a:	4b40      	ldr	r3, [pc, #256]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d47c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d47e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d482:	ee07 3a90 	vmov	s15, r3
 800d486:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d48a:	ed97 6a02 	vldr	s12, [r7, #8]
 800d48e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800d58c <HAL_RCC_GetSysClockFreq+0x2e4>
 800d492:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d496:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d49a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d49e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d4aa:	e043      	b.n	800d534 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d4ac:	693b      	ldr	r3, [r7, #16]
 800d4ae:	ee07 3a90 	vmov	s15, r3
 800d4b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4b6:	eddf 6a38 	vldr	s13, [pc, #224]	; 800d598 <HAL_RCC_GetSysClockFreq+0x2f0>
 800d4ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4be:	4b2f      	ldr	r3, [pc, #188]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d4c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4c6:	ee07 3a90 	vmov	s15, r3
 800d4ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4ce:	ed97 6a02 	vldr	s12, [r7, #8]
 800d4d2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800d58c <HAL_RCC_GetSysClockFreq+0x2e4>
 800d4d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d4e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d4ee:	e021      	b.n	800d534 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d4f0:	693b      	ldr	r3, [r7, #16]
 800d4f2:	ee07 3a90 	vmov	s15, r3
 800d4f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4fa:	eddf 6a26 	vldr	s13, [pc, #152]	; 800d594 <HAL_RCC_GetSysClockFreq+0x2ec>
 800d4fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d502:	4b1e      	ldr	r3, [pc, #120]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d50a:	ee07 3a90 	vmov	s15, r3
 800d50e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d512:	ed97 6a02 	vldr	s12, [r7, #8]
 800d516:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800d58c <HAL_RCC_GetSysClockFreq+0x2e4>
 800d51a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d51e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d522:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d526:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d52a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d52e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800d532:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800d534:	4b11      	ldr	r3, [pc, #68]	; (800d57c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d538:	0a5b      	lsrs	r3, r3, #9
 800d53a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d53e:	3301      	adds	r3, #1
 800d540:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800d542:	683b      	ldr	r3, [r7, #0]
 800d544:	ee07 3a90 	vmov	s15, r3
 800d548:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800d54c:	edd7 6a07 	vldr	s13, [r7, #28]
 800d550:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d554:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d558:	ee17 3a90 	vmov	r3, s15
 800d55c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800d55e:	e005      	b.n	800d56c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800d560:	2300      	movs	r3, #0
 800d562:	61bb      	str	r3, [r7, #24]
      break;
 800d564:	e002      	b.n	800d56c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800d566:	4b07      	ldr	r3, [pc, #28]	; (800d584 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800d568:	61bb      	str	r3, [r7, #24]
      break;
 800d56a:	bf00      	nop
  }

  return sysclockfreq;
 800d56c:	69bb      	ldr	r3, [r7, #24]
}
 800d56e:	4618      	mov	r0, r3
 800d570:	3724      	adds	r7, #36	; 0x24
 800d572:	46bd      	mov	sp, r7
 800d574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d578:	4770      	bx	lr
 800d57a:	bf00      	nop
 800d57c:	58024400 	.word	0x58024400
 800d580:	03d09000 	.word	0x03d09000
 800d584:	003d0900 	.word	0x003d0900
 800d588:	017d7840 	.word	0x017d7840
 800d58c:	46000000 	.word	0x46000000
 800d590:	4c742400 	.word	0x4c742400
 800d594:	4a742400 	.word	0x4a742400
 800d598:	4bbebc20 	.word	0x4bbebc20

0800d59c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b082      	sub	sp, #8
 800d5a0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800d5a2:	f7ff fe81 	bl	800d2a8 <HAL_RCC_GetSysClockFreq>
 800d5a6:	4602      	mov	r2, r0
 800d5a8:	4b10      	ldr	r3, [pc, #64]	; (800d5ec <HAL_RCC_GetHCLKFreq+0x50>)
 800d5aa:	699b      	ldr	r3, [r3, #24]
 800d5ac:	0a1b      	lsrs	r3, r3, #8
 800d5ae:	f003 030f 	and.w	r3, r3, #15
 800d5b2:	490f      	ldr	r1, [pc, #60]	; (800d5f0 <HAL_RCC_GetHCLKFreq+0x54>)
 800d5b4:	5ccb      	ldrb	r3, [r1, r3]
 800d5b6:	f003 031f 	and.w	r3, r3, #31
 800d5ba:	fa22 f303 	lsr.w	r3, r2, r3
 800d5be:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800d5c0:	4b0a      	ldr	r3, [pc, #40]	; (800d5ec <HAL_RCC_GetHCLKFreq+0x50>)
 800d5c2:	699b      	ldr	r3, [r3, #24]
 800d5c4:	f003 030f 	and.w	r3, r3, #15
 800d5c8:	4a09      	ldr	r2, [pc, #36]	; (800d5f0 <HAL_RCC_GetHCLKFreq+0x54>)
 800d5ca:	5cd3      	ldrb	r3, [r2, r3]
 800d5cc:	f003 031f 	and.w	r3, r3, #31
 800d5d0:	687a      	ldr	r2, [r7, #4]
 800d5d2:	fa22 f303 	lsr.w	r3, r2, r3
 800d5d6:	4a07      	ldr	r2, [pc, #28]	; (800d5f4 <HAL_RCC_GetHCLKFreq+0x58>)
 800d5d8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800d5da:	4a07      	ldr	r2, [pc, #28]	; (800d5f8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800d5e0:	4b04      	ldr	r3, [pc, #16]	; (800d5f4 <HAL_RCC_GetHCLKFreq+0x58>)
 800d5e2:	681b      	ldr	r3, [r3, #0]
}
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	3708      	adds	r7, #8
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	bd80      	pop	{r7, pc}
 800d5ec:	58024400 	.word	0x58024400
 800d5f0:	0801583c 	.word	0x0801583c
 800d5f4:	24000044 	.word	0x24000044
 800d5f8:	24000040 	.word	0x24000040

0800d5fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800d600:	f7ff ffcc 	bl	800d59c <HAL_RCC_GetHCLKFreq>
 800d604:	4602      	mov	r2, r0
 800d606:	4b06      	ldr	r3, [pc, #24]	; (800d620 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d608:	69db      	ldr	r3, [r3, #28]
 800d60a:	091b      	lsrs	r3, r3, #4
 800d60c:	f003 0307 	and.w	r3, r3, #7
 800d610:	4904      	ldr	r1, [pc, #16]	; (800d624 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d612:	5ccb      	ldrb	r3, [r1, r3]
 800d614:	f003 031f 	and.w	r3, r3, #31
 800d618:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800d61c:	4618      	mov	r0, r3
 800d61e:	bd80      	pop	{r7, pc}
 800d620:	58024400 	.word	0x58024400
 800d624:	0801583c 	.word	0x0801583c

0800d628 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800d62c:	f7ff ffb6 	bl	800d59c <HAL_RCC_GetHCLKFreq>
 800d630:	4602      	mov	r2, r0
 800d632:	4b06      	ldr	r3, [pc, #24]	; (800d64c <HAL_RCC_GetPCLK2Freq+0x24>)
 800d634:	69db      	ldr	r3, [r3, #28]
 800d636:	0a1b      	lsrs	r3, r3, #8
 800d638:	f003 0307 	and.w	r3, r3, #7
 800d63c:	4904      	ldr	r1, [pc, #16]	; (800d650 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d63e:	5ccb      	ldrb	r3, [r1, r3]
 800d640:	f003 031f 	and.w	r3, r3, #31
 800d644:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800d648:	4618      	mov	r0, r3
 800d64a:	bd80      	pop	{r7, pc}
 800d64c:	58024400 	.word	0x58024400
 800d650:	0801583c 	.word	0x0801583c

0800d654 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d654:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d658:	b0ca      	sub	sp, #296	; 0x128
 800d65a:	af00      	add	r7, sp, #0
 800d65c:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d660:	2300      	movs	r3, #0
 800d662:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d666:	2300      	movs	r3, #0
 800d668:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800d66c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d674:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800d678:	2500      	movs	r5, #0
 800d67a:	ea54 0305 	orrs.w	r3, r4, r5
 800d67e:	d049      	beq.n	800d714 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800d680:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d684:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d686:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800d68a:	d02f      	beq.n	800d6ec <HAL_RCCEx_PeriphCLKConfig+0x98>
 800d68c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800d690:	d828      	bhi.n	800d6e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800d692:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d696:	d01a      	beq.n	800d6ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800d698:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d69c:	d822      	bhi.n	800d6e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d003      	beq.n	800d6aa <HAL_RCCEx_PeriphCLKConfig+0x56>
 800d6a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d6a6:	d007      	beq.n	800d6b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800d6a8:	e01c      	b.n	800d6e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d6aa:	4bb8      	ldr	r3, [pc, #736]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d6ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6ae:	4ab7      	ldr	r2, [pc, #732]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d6b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d6b4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800d6b6:	e01a      	b.n	800d6ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d6b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d6bc:	3308      	adds	r3, #8
 800d6be:	2102      	movs	r1, #2
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f002 fb61 	bl	800fd88 <RCCEx_PLL2_Config>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800d6cc:	e00f      	b.n	800d6ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d6ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d6d2:	3328      	adds	r3, #40	; 0x28
 800d6d4:	2102      	movs	r1, #2
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f002 fc08 	bl	800feec <RCCEx_PLL3_Config>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800d6e2:	e004      	b.n	800d6ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d6e4:	2301      	movs	r3, #1
 800d6e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800d6ea:	e000      	b.n	800d6ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800d6ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d6ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d10a      	bne.n	800d70c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800d6f6:	4ba5      	ldr	r3, [pc, #660]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d6f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d6fa:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800d6fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d702:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d704:	4aa1      	ldr	r2, [pc, #644]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d706:	430b      	orrs	r3, r1
 800d708:	6513      	str	r3, [r2, #80]	; 0x50
 800d70a:	e003      	b.n	800d714 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d70c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800d710:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d714:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d71c:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800d720:	f04f 0900 	mov.w	r9, #0
 800d724:	ea58 0309 	orrs.w	r3, r8, r9
 800d728:	d047      	beq.n	800d7ba <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800d72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d72e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d730:	2b04      	cmp	r3, #4
 800d732:	d82a      	bhi.n	800d78a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800d734:	a201      	add	r2, pc, #4	; (adr r2, 800d73c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800d736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d73a:	bf00      	nop
 800d73c:	0800d751 	.word	0x0800d751
 800d740:	0800d75f 	.word	0x0800d75f
 800d744:	0800d775 	.word	0x0800d775
 800d748:	0800d793 	.word	0x0800d793
 800d74c:	0800d793 	.word	0x0800d793
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d750:	4b8e      	ldr	r3, [pc, #568]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d754:	4a8d      	ldr	r2, [pc, #564]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d756:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d75a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d75c:	e01a      	b.n	800d794 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d75e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d762:	3308      	adds	r3, #8
 800d764:	2100      	movs	r1, #0
 800d766:	4618      	mov	r0, r3
 800d768:	f002 fb0e 	bl	800fd88 <RCCEx_PLL2_Config>
 800d76c:	4603      	mov	r3, r0
 800d76e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d772:	e00f      	b.n	800d794 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d774:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d778:	3328      	adds	r3, #40	; 0x28
 800d77a:	2100      	movs	r1, #0
 800d77c:	4618      	mov	r0, r3
 800d77e:	f002 fbb5 	bl	800feec <RCCEx_PLL3_Config>
 800d782:	4603      	mov	r3, r0
 800d784:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d788:	e004      	b.n	800d794 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d78a:	2301      	movs	r3, #1
 800d78c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800d790:	e000      	b.n	800d794 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800d792:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d794:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d10a      	bne.n	800d7b2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d79c:	4b7b      	ldr	r3, [pc, #492]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d79e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d7a0:	f023 0107 	bic.w	r1, r3, #7
 800d7a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d7a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d7aa:	4a78      	ldr	r2, [pc, #480]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d7ac:	430b      	orrs	r3, r1
 800d7ae:	6513      	str	r3, [r2, #80]	; 0x50
 800d7b0:	e003      	b.n	800d7ba <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d7b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800d7b6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800d7ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7c2:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800d7c6:	f04f 0b00 	mov.w	fp, #0
 800d7ca:	ea5a 030b 	orrs.w	r3, sl, fp
 800d7ce:	d04c      	beq.n	800d86a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800d7d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d7d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d7d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d7da:	d030      	beq.n	800d83e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800d7dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d7e0:	d829      	bhi.n	800d836 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800d7e2:	2bc0      	cmp	r3, #192	; 0xc0
 800d7e4:	d02d      	beq.n	800d842 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800d7e6:	2bc0      	cmp	r3, #192	; 0xc0
 800d7e8:	d825      	bhi.n	800d836 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800d7ea:	2b80      	cmp	r3, #128	; 0x80
 800d7ec:	d018      	beq.n	800d820 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800d7ee:	2b80      	cmp	r3, #128	; 0x80
 800d7f0:	d821      	bhi.n	800d836 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d002      	beq.n	800d7fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800d7f6:	2b40      	cmp	r3, #64	; 0x40
 800d7f8:	d007      	beq.n	800d80a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800d7fa:	e01c      	b.n	800d836 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d7fc:	4b63      	ldr	r3, [pc, #396]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d7fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d800:	4a62      	ldr	r2, [pc, #392]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d802:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d806:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800d808:	e01c      	b.n	800d844 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d80a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d80e:	3308      	adds	r3, #8
 800d810:	2100      	movs	r1, #0
 800d812:	4618      	mov	r0, r3
 800d814:	f002 fab8 	bl	800fd88 <RCCEx_PLL2_Config>
 800d818:	4603      	mov	r3, r0
 800d81a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800d81e:	e011      	b.n	800d844 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d820:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d824:	3328      	adds	r3, #40	; 0x28
 800d826:	2100      	movs	r1, #0
 800d828:	4618      	mov	r0, r3
 800d82a:	f002 fb5f 	bl	800feec <RCCEx_PLL3_Config>
 800d82e:	4603      	mov	r3, r0
 800d830:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800d834:	e006      	b.n	800d844 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d836:	2301      	movs	r3, #1
 800d838:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800d83c:	e002      	b.n	800d844 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800d83e:	bf00      	nop
 800d840:	e000      	b.n	800d844 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800d842:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d844:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d10a      	bne.n	800d862 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800d84c:	4b4f      	ldr	r3, [pc, #316]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d84e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d850:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800d854:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d85a:	4a4c      	ldr	r2, [pc, #304]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d85c:	430b      	orrs	r3, r1
 800d85e:	6513      	str	r3, [r2, #80]	; 0x50
 800d860:	e003      	b.n	800d86a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d862:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800d866:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800d86a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d872:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800d876:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800d87a:	2300      	movs	r3, #0
 800d87c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800d880:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800d884:	460b      	mov	r3, r1
 800d886:	4313      	orrs	r3, r2
 800d888:	d053      	beq.n	800d932 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800d88a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d88e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800d892:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d896:	d035      	beq.n	800d904 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800d898:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d89c:	d82e      	bhi.n	800d8fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800d89e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800d8a2:	d031      	beq.n	800d908 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800d8a4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800d8a8:	d828      	bhi.n	800d8fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800d8aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d8ae:	d01a      	beq.n	800d8e6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800d8b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d8b4:	d822      	bhi.n	800d8fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d003      	beq.n	800d8c2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800d8ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d8be:	d007      	beq.n	800d8d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800d8c0:	e01c      	b.n	800d8fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d8c2:	4b32      	ldr	r3, [pc, #200]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d8c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8c6:	4a31      	ldr	r2, [pc, #196]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d8c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d8cc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d8ce:	e01c      	b.n	800d90a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d8d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d8d4:	3308      	adds	r3, #8
 800d8d6:	2100      	movs	r1, #0
 800d8d8:	4618      	mov	r0, r3
 800d8da:	f002 fa55 	bl	800fd88 <RCCEx_PLL2_Config>
 800d8de:	4603      	mov	r3, r0
 800d8e0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800d8e4:	e011      	b.n	800d90a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d8e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d8ea:	3328      	adds	r3, #40	; 0x28
 800d8ec:	2100      	movs	r1, #0
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f002 fafc 	bl	800feec <RCCEx_PLL3_Config>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d8fa:	e006      	b.n	800d90a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800d8fc:	2301      	movs	r3, #1
 800d8fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800d902:	e002      	b.n	800d90a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800d904:	bf00      	nop
 800d906:	e000      	b.n	800d90a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800d908:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d90a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d10b      	bne.n	800d92a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800d912:	4b1e      	ldr	r3, [pc, #120]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d914:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d916:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800d91a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d91e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800d922:	4a1a      	ldr	r2, [pc, #104]	; (800d98c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800d924:	430b      	orrs	r3, r1
 800d926:	6593      	str	r3, [r2, #88]	; 0x58
 800d928:	e003      	b.n	800d932 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d92a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800d92e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800d932:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d93a:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800d93e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800d942:	2300      	movs	r3, #0
 800d944:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800d948:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800d94c:	460b      	mov	r3, r1
 800d94e:	4313      	orrs	r3, r2
 800d950:	d056      	beq.n	800da00 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800d952:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d956:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800d95a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d95e:	d038      	beq.n	800d9d2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800d960:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d964:	d831      	bhi.n	800d9ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d966:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800d96a:	d034      	beq.n	800d9d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800d96c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800d970:	d82b      	bhi.n	800d9ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d972:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d976:	d01d      	beq.n	800d9b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800d978:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d97c:	d825      	bhi.n	800d9ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d006      	beq.n	800d990 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800d982:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d986:	d00a      	beq.n	800d99e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800d988:	e01f      	b.n	800d9ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d98a:	bf00      	nop
 800d98c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d990:	4ba2      	ldr	r3, [pc, #648]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d994:	4aa1      	ldr	r2, [pc, #644]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d996:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d99a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d99c:	e01c      	b.n	800d9d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d99e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d9a2:	3308      	adds	r3, #8
 800d9a4:	2100      	movs	r1, #0
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	f002 f9ee 	bl	800fd88 <RCCEx_PLL2_Config>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800d9b2:	e011      	b.n	800d9d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d9b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d9b8:	3328      	adds	r3, #40	; 0x28
 800d9ba:	2100      	movs	r1, #0
 800d9bc:	4618      	mov	r0, r3
 800d9be:	f002 fa95 	bl	800feec <RCCEx_PLL3_Config>
 800d9c2:	4603      	mov	r3, r0
 800d9c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d9c8:	e006      	b.n	800d9d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800d9d0:	e002      	b.n	800d9d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800d9d2:	bf00      	nop
 800d9d4:	e000      	b.n	800d9d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800d9d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d9d8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d10b      	bne.n	800d9f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800d9e0:	4b8e      	ldr	r3, [pc, #568]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d9e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9e4:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800d9e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800d9ec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800d9f0:	4a8a      	ldr	r2, [pc, #552]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d9f2:	430b      	orrs	r3, r1
 800d9f4:	6593      	str	r3, [r2, #88]	; 0x58
 800d9f6:	e003      	b.n	800da00 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d9f8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800d9fc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800da00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800da04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da08:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800da0c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800da10:	2300      	movs	r3, #0
 800da12:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800da16:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800da1a:	460b      	mov	r3, r1
 800da1c:	4313      	orrs	r3, r2
 800da1e:	d03a      	beq.n	800da96 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800da20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800da24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da26:	2b30      	cmp	r3, #48	; 0x30
 800da28:	d01f      	beq.n	800da6a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800da2a:	2b30      	cmp	r3, #48	; 0x30
 800da2c:	d819      	bhi.n	800da62 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800da2e:	2b20      	cmp	r3, #32
 800da30:	d00c      	beq.n	800da4c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800da32:	2b20      	cmp	r3, #32
 800da34:	d815      	bhi.n	800da62 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800da36:	2b00      	cmp	r3, #0
 800da38:	d019      	beq.n	800da6e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800da3a:	2b10      	cmp	r3, #16
 800da3c:	d111      	bne.n	800da62 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800da3e:	4b77      	ldr	r3, [pc, #476]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800da40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da42:	4a76      	ldr	r2, [pc, #472]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800da44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800da48:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800da4a:	e011      	b.n	800da70 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800da4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800da50:	3308      	adds	r3, #8
 800da52:	2102      	movs	r1, #2
 800da54:	4618      	mov	r0, r3
 800da56:	f002 f997 	bl	800fd88 <RCCEx_PLL2_Config>
 800da5a:	4603      	mov	r3, r0
 800da5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800da60:	e006      	b.n	800da70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800da62:	2301      	movs	r3, #1
 800da64:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800da68:	e002      	b.n	800da70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800da6a:	bf00      	nop
 800da6c:	e000      	b.n	800da70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800da6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800da70:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800da74:	2b00      	cmp	r3, #0
 800da76:	d10a      	bne.n	800da8e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800da78:	4b68      	ldr	r3, [pc, #416]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800da7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da7c:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800da80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800da84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800da86:	4a65      	ldr	r2, [pc, #404]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800da88:	430b      	orrs	r3, r1
 800da8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800da8c:	e003      	b.n	800da96 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da8e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800da92:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800da96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800da9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da9e:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800daa2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800daa6:	2300      	movs	r3, #0
 800daa8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800daac:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800dab0:	460b      	mov	r3, r1
 800dab2:	4313      	orrs	r3, r2
 800dab4:	d051      	beq.n	800db5a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800dab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800daba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dabc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dac0:	d035      	beq.n	800db2e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800dac2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dac6:	d82e      	bhi.n	800db26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800dac8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800dacc:	d031      	beq.n	800db32 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800dace:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800dad2:	d828      	bhi.n	800db26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800dad4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dad8:	d01a      	beq.n	800db10 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800dada:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dade:	d822      	bhi.n	800db26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d003      	beq.n	800daec <HAL_RCCEx_PeriphCLKConfig+0x498>
 800dae4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dae8:	d007      	beq.n	800dafa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800daea:	e01c      	b.n	800db26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800daec:	4b4b      	ldr	r3, [pc, #300]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800daee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800daf0:	4a4a      	ldr	r2, [pc, #296]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800daf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800daf6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800daf8:	e01c      	b.n	800db34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dafa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dafe:	3308      	adds	r3, #8
 800db00:	2100      	movs	r1, #0
 800db02:	4618      	mov	r0, r3
 800db04:	f002 f940 	bl	800fd88 <RCCEx_PLL2_Config>
 800db08:	4603      	mov	r3, r0
 800db0a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800db0e:	e011      	b.n	800db34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800db10:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800db14:	3328      	adds	r3, #40	; 0x28
 800db16:	2100      	movs	r1, #0
 800db18:	4618      	mov	r0, r3
 800db1a:	f002 f9e7 	bl	800feec <RCCEx_PLL3_Config>
 800db1e:	4603      	mov	r3, r0
 800db20:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800db24:	e006      	b.n	800db34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800db26:	2301      	movs	r3, #1
 800db28:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800db2c:	e002      	b.n	800db34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800db2e:	bf00      	nop
 800db30:	e000      	b.n	800db34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800db32:	bf00      	nop
    }

    if (ret == HAL_OK)
 800db34:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d10a      	bne.n	800db52 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800db3c:	4b37      	ldr	r3, [pc, #220]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800db3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db40:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800db44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800db48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800db4a:	4a34      	ldr	r2, [pc, #208]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800db4c:	430b      	orrs	r3, r1
 800db4e:	6513      	str	r3, [r2, #80]	; 0x50
 800db50:	e003      	b.n	800db5a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db52:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800db56:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800db5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800db5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db62:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800db66:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800db6a:	2300      	movs	r3, #0
 800db6c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800db70:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800db74:	460b      	mov	r3, r1
 800db76:	4313      	orrs	r3, r2
 800db78:	d056      	beq.n	800dc28 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800db7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800db7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800db80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800db84:	d033      	beq.n	800dbee <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800db86:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800db8a:	d82c      	bhi.n	800dbe6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800db8c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800db90:	d02f      	beq.n	800dbf2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800db92:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800db96:	d826      	bhi.n	800dbe6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800db98:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800db9c:	d02b      	beq.n	800dbf6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800db9e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800dba2:	d820      	bhi.n	800dbe6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800dba4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800dba8:	d012      	beq.n	800dbd0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800dbaa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800dbae:	d81a      	bhi.n	800dbe6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d022      	beq.n	800dbfa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800dbb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dbb8:	d115      	bne.n	800dbe6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800dbba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dbbe:	3308      	adds	r3, #8
 800dbc0:	2101      	movs	r1, #1
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	f002 f8e0 	bl	800fd88 <RCCEx_PLL2_Config>
 800dbc8:	4603      	mov	r3, r0
 800dbca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800dbce:	e015      	b.n	800dbfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800dbd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dbd4:	3328      	adds	r3, #40	; 0x28
 800dbd6:	2101      	movs	r1, #1
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f002 f987 	bl	800feec <RCCEx_PLL3_Config>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800dbe4:	e00a      	b.n	800dbfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dbe6:	2301      	movs	r3, #1
 800dbe8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800dbec:	e006      	b.n	800dbfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800dbee:	bf00      	nop
 800dbf0:	e004      	b.n	800dbfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800dbf2:	bf00      	nop
 800dbf4:	e002      	b.n	800dbfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800dbf6:	bf00      	nop
 800dbf8:	e000      	b.n	800dbfc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800dbfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dbfc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d10d      	bne.n	800dc20 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800dc04:	4b05      	ldr	r3, [pc, #20]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800dc06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc08:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800dc0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dc10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dc12:	4a02      	ldr	r2, [pc, #8]	; (800dc1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800dc14:	430b      	orrs	r3, r1
 800dc16:	6513      	str	r3, [r2, #80]	; 0x50
 800dc18:	e006      	b.n	800dc28 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800dc1a:	bf00      	nop
 800dc1c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc20:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800dc24:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800dc28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc30:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800dc34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800dc38:	2300      	movs	r3, #0
 800dc3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800dc3e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800dc42:	460b      	mov	r3, r1
 800dc44:	4313      	orrs	r3, r2
 800dc46:	d055      	beq.n	800dcf4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800dc48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dc4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800dc50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800dc54:	d033      	beq.n	800dcbe <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800dc56:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800dc5a:	d82c      	bhi.n	800dcb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800dc5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc60:	d02f      	beq.n	800dcc2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800dc62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc66:	d826      	bhi.n	800dcb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800dc68:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800dc6c:	d02b      	beq.n	800dcc6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800dc6e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800dc72:	d820      	bhi.n	800dcb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800dc74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dc78:	d012      	beq.n	800dca0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800dc7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dc7e:	d81a      	bhi.n	800dcb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d022      	beq.n	800dcca <HAL_RCCEx_PeriphCLKConfig+0x676>
 800dc84:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dc88:	d115      	bne.n	800dcb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800dc8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dc8e:	3308      	adds	r3, #8
 800dc90:	2101      	movs	r1, #1
 800dc92:	4618      	mov	r0, r3
 800dc94:	f002 f878 	bl	800fd88 <RCCEx_PLL2_Config>
 800dc98:	4603      	mov	r3, r0
 800dc9a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800dc9e:	e015      	b.n	800dccc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800dca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dca4:	3328      	adds	r3, #40	; 0x28
 800dca6:	2101      	movs	r1, #1
 800dca8:	4618      	mov	r0, r3
 800dcaa:	f002 f91f 	bl	800feec <RCCEx_PLL3_Config>
 800dcae:	4603      	mov	r3, r0
 800dcb0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800dcb4:	e00a      	b.n	800dccc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800dcbc:	e006      	b.n	800dccc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800dcbe:	bf00      	nop
 800dcc0:	e004      	b.n	800dccc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800dcc2:	bf00      	nop
 800dcc4:	e002      	b.n	800dccc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800dcc6:	bf00      	nop
 800dcc8:	e000      	b.n	800dccc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800dcca:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dccc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d10b      	bne.n	800dcec <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800dcd4:	4ba3      	ldr	r3, [pc, #652]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800dcd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dcd8:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800dcdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dce0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800dce4:	4a9f      	ldr	r2, [pc, #636]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800dce6:	430b      	orrs	r3, r1
 800dce8:	6593      	str	r3, [r2, #88]	; 0x58
 800dcea:	e003      	b.n	800dcf4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dcec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800dcf0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800dcf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dcf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcfc:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800dd00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800dd04:	2300      	movs	r3, #0
 800dd06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800dd0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800dd0e:	460b      	mov	r3, r1
 800dd10:	4313      	orrs	r3, r2
 800dd12:	d037      	beq.n	800dd84 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800dd14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dd18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dd1e:	d00e      	beq.n	800dd3e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800dd20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dd24:	d816      	bhi.n	800dd54 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d018      	beq.n	800dd5c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800dd2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dd2e:	d111      	bne.n	800dd54 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dd30:	4b8c      	ldr	r3, [pc, #560]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800dd32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd34:	4a8b      	ldr	r2, [pc, #556]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800dd36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800dd3a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800dd3c:	e00f      	b.n	800dd5e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800dd3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dd42:	3308      	adds	r3, #8
 800dd44:	2101      	movs	r1, #1
 800dd46:	4618      	mov	r0, r3
 800dd48:	f002 f81e 	bl	800fd88 <RCCEx_PLL2_Config>
 800dd4c:	4603      	mov	r3, r0
 800dd4e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800dd52:	e004      	b.n	800dd5e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dd54:	2301      	movs	r3, #1
 800dd56:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800dd5a:	e000      	b.n	800dd5e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800dd5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dd5e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d10a      	bne.n	800dd7c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800dd66:	4b7f      	ldr	r3, [pc, #508]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800dd68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd6a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800dd6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dd72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd74:	4a7b      	ldr	r2, [pc, #492]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800dd76:	430b      	orrs	r3, r1
 800dd78:	6513      	str	r3, [r2, #80]	; 0x50
 800dd7a:	e003      	b.n	800dd84 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dd7c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800dd80:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800dd84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dd88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd8c:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800dd90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800dd94:	2300      	movs	r3, #0
 800dd96:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800dd9a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800dd9e:	460b      	mov	r3, r1
 800dda0:	4313      	orrs	r3, r2
 800dda2:	d039      	beq.n	800de18 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800dda4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dda8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ddaa:	2b03      	cmp	r3, #3
 800ddac:	d81c      	bhi.n	800dde8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ddae:	a201      	add	r2, pc, #4	; (adr r2, 800ddb4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ddb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddb4:	0800ddf1 	.word	0x0800ddf1
 800ddb8:	0800ddc5 	.word	0x0800ddc5
 800ddbc:	0800ddd3 	.word	0x0800ddd3
 800ddc0:	0800ddf1 	.word	0x0800ddf1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ddc4:	4b67      	ldr	r3, [pc, #412]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ddc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddc8:	4a66      	ldr	r2, [pc, #408]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ddca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ddce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ddd0:	e00f      	b.n	800ddf2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ddd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ddd6:	3308      	adds	r3, #8
 800ddd8:	2102      	movs	r1, #2
 800ddda:	4618      	mov	r0, r3
 800dddc:	f001 ffd4 	bl	800fd88 <RCCEx_PLL2_Config>
 800dde0:	4603      	mov	r3, r0
 800dde2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800dde6:	e004      	b.n	800ddf2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800dde8:	2301      	movs	r3, #1
 800ddea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ddee:	e000      	b.n	800ddf2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800ddf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ddf2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d10a      	bne.n	800de10 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ddfa:	4b5a      	ldr	r3, [pc, #360]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ddfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ddfe:	f023 0103 	bic.w	r1, r3, #3
 800de02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800de06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800de08:	4a56      	ldr	r2, [pc, #344]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800de0a:	430b      	orrs	r3, r1
 800de0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800de0e:	e003      	b.n	800de18 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800de10:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800de14:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800de18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800de1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de20:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800de24:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800de28:	2300      	movs	r3, #0
 800de2a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800de2e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800de32:	460b      	mov	r3, r1
 800de34:	4313      	orrs	r3, r2
 800de36:	f000 809f 	beq.w	800df78 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800de3a:	4b4b      	ldr	r3, [pc, #300]	; (800df68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	4a4a      	ldr	r2, [pc, #296]	; (800df68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800de40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800de44:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800de46:	f7f9 f843 	bl	8006ed0 <HAL_GetTick>
 800de4a:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800de4e:	e00b      	b.n	800de68 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800de50:	f7f9 f83e 	bl	8006ed0 <HAL_GetTick>
 800de54:	4602      	mov	r2, r0
 800de56:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800de5a:	1ad3      	subs	r3, r2, r3
 800de5c:	2b64      	cmp	r3, #100	; 0x64
 800de5e:	d903      	bls.n	800de68 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800de60:	2303      	movs	r3, #3
 800de62:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800de66:	e005      	b.n	800de74 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800de68:	4b3f      	ldr	r3, [pc, #252]	; (800df68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de70:	2b00      	cmp	r3, #0
 800de72:	d0ed      	beq.n	800de50 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800de74:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d179      	bne.n	800df70 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800de7c:	4b39      	ldr	r3, [pc, #228]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800de7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800de80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800de84:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800de88:	4053      	eors	r3, r2
 800de8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d015      	beq.n	800debe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800de92:	4b34      	ldr	r3, [pc, #208]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800de94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800de9a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800de9e:	4b31      	ldr	r3, [pc, #196]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800dea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dea2:	4a30      	ldr	r2, [pc, #192]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800dea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dea8:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800deaa:	4b2e      	ldr	r3, [pc, #184]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800deac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800deae:	4a2d      	ldr	r2, [pc, #180]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800deb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800deb4:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800deb6:	4a2b      	ldr	r2, [pc, #172]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800deb8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800debc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800debe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800dec2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800dec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800deca:	d118      	bne.n	800defe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800decc:	f7f9 f800 	bl	8006ed0 <HAL_GetTick>
 800ded0:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ded4:	e00d      	b.n	800def2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ded6:	f7f8 fffb 	bl	8006ed0 <HAL_GetTick>
 800deda:	4602      	mov	r2, r0
 800dedc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800dee0:	1ad2      	subs	r2, r2, r3
 800dee2:	f241 3388 	movw	r3, #5000	; 0x1388
 800dee6:	429a      	cmp	r2, r3
 800dee8:	d903      	bls.n	800def2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800deea:	2303      	movs	r3, #3
 800deec:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800def0:	e005      	b.n	800defe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800def2:	4b1c      	ldr	r3, [pc, #112]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800def4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800def6:	f003 0302 	and.w	r3, r3, #2
 800defa:	2b00      	cmp	r3, #0
 800defc:	d0eb      	beq.n	800ded6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800defe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800df02:	2b00      	cmp	r3, #0
 800df04:	d129      	bne.n	800df5a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800df06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800df0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800df0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800df12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800df16:	d10e      	bne.n	800df36 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800df18:	4b12      	ldr	r3, [pc, #72]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800df1a:	691b      	ldr	r3, [r3, #16]
 800df1c:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800df20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800df24:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800df28:	091a      	lsrs	r2, r3, #4
 800df2a:	4b10      	ldr	r3, [pc, #64]	; (800df6c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800df2c:	4013      	ands	r3, r2
 800df2e:	4a0d      	ldr	r2, [pc, #52]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800df30:	430b      	orrs	r3, r1
 800df32:	6113      	str	r3, [r2, #16]
 800df34:	e005      	b.n	800df42 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800df36:	4b0b      	ldr	r3, [pc, #44]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800df38:	691b      	ldr	r3, [r3, #16]
 800df3a:	4a0a      	ldr	r2, [pc, #40]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800df3c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800df40:	6113      	str	r3, [r2, #16]
 800df42:	4b08      	ldr	r3, [pc, #32]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800df44:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800df46:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800df4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800df4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800df52:	4a04      	ldr	r2, [pc, #16]	; (800df64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800df54:	430b      	orrs	r3, r1
 800df56:	6713      	str	r3, [r2, #112]	; 0x70
 800df58:	e00e      	b.n	800df78 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800df5a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800df5e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800df62:	e009      	b.n	800df78 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800df64:	58024400 	.word	0x58024400
 800df68:	58024800 	.word	0x58024800
 800df6c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800df70:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800df74:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800df78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800df7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df80:	f002 0301 	and.w	r3, r2, #1
 800df84:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800df88:	2300      	movs	r3, #0
 800df8a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800df8e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800df92:	460b      	mov	r3, r1
 800df94:	4313      	orrs	r3, r2
 800df96:	f000 8089 	beq.w	800e0ac <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800df9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800df9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dfa0:	2b28      	cmp	r3, #40	; 0x28
 800dfa2:	d86b      	bhi.n	800e07c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800dfa4:	a201      	add	r2, pc, #4	; (adr r2, 800dfac <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800dfa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfaa:	bf00      	nop
 800dfac:	0800e085 	.word	0x0800e085
 800dfb0:	0800e07d 	.word	0x0800e07d
 800dfb4:	0800e07d 	.word	0x0800e07d
 800dfb8:	0800e07d 	.word	0x0800e07d
 800dfbc:	0800e07d 	.word	0x0800e07d
 800dfc0:	0800e07d 	.word	0x0800e07d
 800dfc4:	0800e07d 	.word	0x0800e07d
 800dfc8:	0800e07d 	.word	0x0800e07d
 800dfcc:	0800e051 	.word	0x0800e051
 800dfd0:	0800e07d 	.word	0x0800e07d
 800dfd4:	0800e07d 	.word	0x0800e07d
 800dfd8:	0800e07d 	.word	0x0800e07d
 800dfdc:	0800e07d 	.word	0x0800e07d
 800dfe0:	0800e07d 	.word	0x0800e07d
 800dfe4:	0800e07d 	.word	0x0800e07d
 800dfe8:	0800e07d 	.word	0x0800e07d
 800dfec:	0800e067 	.word	0x0800e067
 800dff0:	0800e07d 	.word	0x0800e07d
 800dff4:	0800e07d 	.word	0x0800e07d
 800dff8:	0800e07d 	.word	0x0800e07d
 800dffc:	0800e07d 	.word	0x0800e07d
 800e000:	0800e07d 	.word	0x0800e07d
 800e004:	0800e07d 	.word	0x0800e07d
 800e008:	0800e07d 	.word	0x0800e07d
 800e00c:	0800e085 	.word	0x0800e085
 800e010:	0800e07d 	.word	0x0800e07d
 800e014:	0800e07d 	.word	0x0800e07d
 800e018:	0800e07d 	.word	0x0800e07d
 800e01c:	0800e07d 	.word	0x0800e07d
 800e020:	0800e07d 	.word	0x0800e07d
 800e024:	0800e07d 	.word	0x0800e07d
 800e028:	0800e07d 	.word	0x0800e07d
 800e02c:	0800e085 	.word	0x0800e085
 800e030:	0800e07d 	.word	0x0800e07d
 800e034:	0800e07d 	.word	0x0800e07d
 800e038:	0800e07d 	.word	0x0800e07d
 800e03c:	0800e07d 	.word	0x0800e07d
 800e040:	0800e07d 	.word	0x0800e07d
 800e044:	0800e07d 	.word	0x0800e07d
 800e048:	0800e07d 	.word	0x0800e07d
 800e04c:	0800e085 	.word	0x0800e085
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e050:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e054:	3308      	adds	r3, #8
 800e056:	2101      	movs	r1, #1
 800e058:	4618      	mov	r0, r3
 800e05a:	f001 fe95 	bl	800fd88 <RCCEx_PLL2_Config>
 800e05e:	4603      	mov	r3, r0
 800e060:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e064:	e00f      	b.n	800e086 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e066:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e06a:	3328      	adds	r3, #40	; 0x28
 800e06c:	2101      	movs	r1, #1
 800e06e:	4618      	mov	r0, r3
 800e070:	f001 ff3c 	bl	800feec <RCCEx_PLL3_Config>
 800e074:	4603      	mov	r3, r0
 800e076:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e07a:	e004      	b.n	800e086 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e07c:	2301      	movs	r3, #1
 800e07e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800e082:	e000      	b.n	800e086 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800e084:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e086:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d10a      	bne.n	800e0a4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800e08e:	4bbf      	ldr	r3, [pc, #764]	; (800e38c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e092:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800e096:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e09a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e09c:	4abb      	ldr	r2, [pc, #748]	; (800e38c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e09e:	430b      	orrs	r3, r1
 800e0a0:	6553      	str	r3, [r2, #84]	; 0x54
 800e0a2:	e003      	b.n	800e0ac <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e0a8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800e0ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b4:	f002 0302 	and.w	r3, r2, #2
 800e0b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e0bc:	2300      	movs	r3, #0
 800e0be:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800e0c2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800e0c6:	460b      	mov	r3, r1
 800e0c8:	4313      	orrs	r3, r2
 800e0ca:	d041      	beq.n	800e150 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800e0cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e0d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e0d2:	2b05      	cmp	r3, #5
 800e0d4:	d824      	bhi.n	800e120 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800e0d6:	a201      	add	r2, pc, #4	; (adr r2, 800e0dc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800e0d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0dc:	0800e129 	.word	0x0800e129
 800e0e0:	0800e0f5 	.word	0x0800e0f5
 800e0e4:	0800e10b 	.word	0x0800e10b
 800e0e8:	0800e129 	.word	0x0800e129
 800e0ec:	0800e129 	.word	0x0800e129
 800e0f0:	0800e129 	.word	0x0800e129
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e0f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e0f8:	3308      	adds	r3, #8
 800e0fa:	2101      	movs	r1, #1
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	f001 fe43 	bl	800fd88 <RCCEx_PLL2_Config>
 800e102:	4603      	mov	r3, r0
 800e104:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e108:	e00f      	b.n	800e12a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e10a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e10e:	3328      	adds	r3, #40	; 0x28
 800e110:	2101      	movs	r1, #1
 800e112:	4618      	mov	r0, r3
 800e114:	f001 feea 	bl	800feec <RCCEx_PLL3_Config>
 800e118:	4603      	mov	r3, r0
 800e11a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e11e:	e004      	b.n	800e12a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e120:	2301      	movs	r3, #1
 800e122:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800e126:	e000      	b.n	800e12a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800e128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e12a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d10a      	bne.n	800e148 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800e132:	4b96      	ldr	r3, [pc, #600]	; (800e38c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e136:	f023 0107 	bic.w	r1, r3, #7
 800e13a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e13e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e140:	4a92      	ldr	r2, [pc, #584]	; (800e38c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e142:	430b      	orrs	r3, r1
 800e144:	6553      	str	r3, [r2, #84]	; 0x54
 800e146:	e003      	b.n	800e150 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e148:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e14c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e150:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e158:	f002 0304 	and.w	r3, r2, #4
 800e15c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e160:	2300      	movs	r3, #0
 800e162:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e166:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800e16a:	460b      	mov	r3, r1
 800e16c:	4313      	orrs	r3, r2
 800e16e:	d044      	beq.n	800e1fa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800e170:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e174:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e178:	2b05      	cmp	r3, #5
 800e17a:	d825      	bhi.n	800e1c8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800e17c:	a201      	add	r2, pc, #4	; (adr r2, 800e184 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800e17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e182:	bf00      	nop
 800e184:	0800e1d1 	.word	0x0800e1d1
 800e188:	0800e19d 	.word	0x0800e19d
 800e18c:	0800e1b3 	.word	0x0800e1b3
 800e190:	0800e1d1 	.word	0x0800e1d1
 800e194:	0800e1d1 	.word	0x0800e1d1
 800e198:	0800e1d1 	.word	0x0800e1d1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e19c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e1a0:	3308      	adds	r3, #8
 800e1a2:	2101      	movs	r1, #1
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	f001 fdef 	bl	800fd88 <RCCEx_PLL2_Config>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800e1b0:	e00f      	b.n	800e1d2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e1b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e1b6:	3328      	adds	r3, #40	; 0x28
 800e1b8:	2101      	movs	r1, #1
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	f001 fe96 	bl	800feec <RCCEx_PLL3_Config>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800e1c6:	e004      	b.n	800e1d2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e1c8:	2301      	movs	r3, #1
 800e1ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800e1ce:	e000      	b.n	800e1d2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800e1d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e1d2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d10b      	bne.n	800e1f2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e1da:	4b6c      	ldr	r3, [pc, #432]	; (800e38c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e1dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e1de:	f023 0107 	bic.w	r1, r3, #7
 800e1e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e1e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e1ea:	4a68      	ldr	r2, [pc, #416]	; (800e38c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e1ec:	430b      	orrs	r3, r1
 800e1ee:	6593      	str	r3, [r2, #88]	; 0x58
 800e1f0:	e003      	b.n	800e1fa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e1f2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e1f6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e1fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e202:	f002 0320 	and.w	r3, r2, #32
 800e206:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800e20a:	2300      	movs	r3, #0
 800e20c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e210:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800e214:	460b      	mov	r3, r1
 800e216:	4313      	orrs	r3, r2
 800e218:	d055      	beq.n	800e2c6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800e21a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e21e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e222:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e226:	d033      	beq.n	800e290 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800e228:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e22c:	d82c      	bhi.n	800e288 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e22e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e232:	d02f      	beq.n	800e294 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800e234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e238:	d826      	bhi.n	800e288 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e23a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e23e:	d02b      	beq.n	800e298 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800e240:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e244:	d820      	bhi.n	800e288 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e246:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e24a:	d012      	beq.n	800e272 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800e24c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e250:	d81a      	bhi.n	800e288 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800e252:	2b00      	cmp	r3, #0
 800e254:	d022      	beq.n	800e29c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800e256:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e25a:	d115      	bne.n	800e288 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e25c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e260:	3308      	adds	r3, #8
 800e262:	2100      	movs	r1, #0
 800e264:	4618      	mov	r0, r3
 800e266:	f001 fd8f 	bl	800fd88 <RCCEx_PLL2_Config>
 800e26a:	4603      	mov	r3, r0
 800e26c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e270:	e015      	b.n	800e29e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e272:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e276:	3328      	adds	r3, #40	; 0x28
 800e278:	2102      	movs	r1, #2
 800e27a:	4618      	mov	r0, r3
 800e27c:	f001 fe36 	bl	800feec <RCCEx_PLL3_Config>
 800e280:	4603      	mov	r3, r0
 800e282:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e286:	e00a      	b.n	800e29e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e288:	2301      	movs	r3, #1
 800e28a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800e28e:	e006      	b.n	800e29e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e290:	bf00      	nop
 800e292:	e004      	b.n	800e29e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e294:	bf00      	nop
 800e296:	e002      	b.n	800e29e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e298:	bf00      	nop
 800e29a:	e000      	b.n	800e29e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800e29c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e29e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d10b      	bne.n	800e2be <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e2a6:	4b39      	ldr	r3, [pc, #228]	; (800e38c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e2a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e2aa:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800e2ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e2b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e2b6:	4a35      	ldr	r2, [pc, #212]	; (800e38c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e2b8:	430b      	orrs	r3, r1
 800e2ba:	6553      	str	r3, [r2, #84]	; 0x54
 800e2bc:	e003      	b.n	800e2c6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e2be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e2c2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800e2c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ce:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800e2d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800e2dc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800e2e0:	460b      	mov	r3, r1
 800e2e2:	4313      	orrs	r3, r2
 800e2e4:	d058      	beq.n	800e398 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800e2e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e2ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800e2ee:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800e2f2:	d033      	beq.n	800e35c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800e2f4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800e2f8:	d82c      	bhi.n	800e354 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e2fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e2fe:	d02f      	beq.n	800e360 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800e300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e304:	d826      	bhi.n	800e354 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e306:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e30a:	d02b      	beq.n	800e364 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800e30c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e310:	d820      	bhi.n	800e354 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e312:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e316:	d012      	beq.n	800e33e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800e318:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e31c:	d81a      	bhi.n	800e354 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d022      	beq.n	800e368 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800e322:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e326:	d115      	bne.n	800e354 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e328:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e32c:	3308      	adds	r3, #8
 800e32e:	2100      	movs	r1, #0
 800e330:	4618      	mov	r0, r3
 800e332:	f001 fd29 	bl	800fd88 <RCCEx_PLL2_Config>
 800e336:	4603      	mov	r3, r0
 800e338:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800e33c:	e015      	b.n	800e36a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e33e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e342:	3328      	adds	r3, #40	; 0x28
 800e344:	2102      	movs	r1, #2
 800e346:	4618      	mov	r0, r3
 800e348:	f001 fdd0 	bl	800feec <RCCEx_PLL3_Config>
 800e34c:	4603      	mov	r3, r0
 800e34e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800e352:	e00a      	b.n	800e36a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e354:	2301      	movs	r3, #1
 800e356:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800e35a:	e006      	b.n	800e36a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e35c:	bf00      	nop
 800e35e:	e004      	b.n	800e36a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e360:	bf00      	nop
 800e362:	e002      	b.n	800e36a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e364:	bf00      	nop
 800e366:	e000      	b.n	800e36a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800e368:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e36a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d10e      	bne.n	800e390 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800e372:	4b06      	ldr	r3, [pc, #24]	; (800e38c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e376:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800e37a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e37e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800e382:	4a02      	ldr	r2, [pc, #8]	; (800e38c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800e384:	430b      	orrs	r3, r1
 800e386:	6593      	str	r3, [r2, #88]	; 0x58
 800e388:	e006      	b.n	800e398 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800e38a:	bf00      	nop
 800e38c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e390:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e394:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800e398:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e39c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3a0:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800e3a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800e3a8:	2300      	movs	r3, #0
 800e3aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800e3ae:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800e3b2:	460b      	mov	r3, r1
 800e3b4:	4313      	orrs	r3, r2
 800e3b6:	d055      	beq.n	800e464 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800e3b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e3bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800e3c0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800e3c4:	d033      	beq.n	800e42e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800e3c6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800e3ca:	d82c      	bhi.n	800e426 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800e3cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e3d0:	d02f      	beq.n	800e432 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800e3d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e3d6:	d826      	bhi.n	800e426 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800e3d8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800e3dc:	d02b      	beq.n	800e436 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800e3de:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800e3e2:	d820      	bhi.n	800e426 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800e3e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e3e8:	d012      	beq.n	800e410 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800e3ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e3ee:	d81a      	bhi.n	800e426 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d022      	beq.n	800e43a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800e3f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e3f8:	d115      	bne.n	800e426 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e3fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e3fe:	3308      	adds	r3, #8
 800e400:	2100      	movs	r1, #0
 800e402:	4618      	mov	r0, r3
 800e404:	f001 fcc0 	bl	800fd88 <RCCEx_PLL2_Config>
 800e408:	4603      	mov	r3, r0
 800e40a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800e40e:	e015      	b.n	800e43c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e410:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e414:	3328      	adds	r3, #40	; 0x28
 800e416:	2102      	movs	r1, #2
 800e418:	4618      	mov	r0, r3
 800e41a:	f001 fd67 	bl	800feec <RCCEx_PLL3_Config>
 800e41e:	4603      	mov	r3, r0
 800e420:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800e424:	e00a      	b.n	800e43c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e426:	2301      	movs	r3, #1
 800e428:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800e42c:	e006      	b.n	800e43c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800e42e:	bf00      	nop
 800e430:	e004      	b.n	800e43c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800e432:	bf00      	nop
 800e434:	e002      	b.n	800e43c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800e436:	bf00      	nop
 800e438:	e000      	b.n	800e43c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800e43a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e43c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e440:	2b00      	cmp	r3, #0
 800e442:	d10b      	bne.n	800e45c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800e444:	4ba1      	ldr	r3, [pc, #644]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e448:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800e44c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e450:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800e454:	4a9d      	ldr	r2, [pc, #628]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e456:	430b      	orrs	r3, r1
 800e458:	6593      	str	r3, [r2, #88]	; 0x58
 800e45a:	e003      	b.n	800e464 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e45c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e460:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800e464:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e46c:	f002 0308 	and.w	r3, r2, #8
 800e470:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800e474:	2300      	movs	r3, #0
 800e476:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e47a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800e47e:	460b      	mov	r3, r1
 800e480:	4313      	orrs	r3, r2
 800e482:	d01e      	beq.n	800e4c2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800e484:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e488:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e48c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e490:	d10c      	bne.n	800e4ac <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800e492:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e496:	3328      	adds	r3, #40	; 0x28
 800e498:	2102      	movs	r1, #2
 800e49a:	4618      	mov	r0, r3
 800e49c:	f001 fd26 	bl	800feec <RCCEx_PLL3_Config>
 800e4a0:	4603      	mov	r3, r0
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d002      	beq.n	800e4ac <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800e4a6:	2301      	movs	r3, #1
 800e4a8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800e4ac:	4b87      	ldr	r3, [pc, #540]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e4ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e4b0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e4b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e4b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e4bc:	4a83      	ldr	r2, [pc, #524]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e4be:	430b      	orrs	r3, r1
 800e4c0:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e4c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ca:	f002 0310 	and.w	r3, r2, #16
 800e4ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800e4d8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800e4dc:	460b      	mov	r3, r1
 800e4de:	4313      	orrs	r3, r2
 800e4e0:	d01e      	beq.n	800e520 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800e4e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e4e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800e4ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e4ee:	d10c      	bne.n	800e50a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800e4f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e4f4:	3328      	adds	r3, #40	; 0x28
 800e4f6:	2102      	movs	r1, #2
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	f001 fcf7 	bl	800feec <RCCEx_PLL3_Config>
 800e4fe:	4603      	mov	r3, r0
 800e500:	2b00      	cmp	r3, #0
 800e502:	d002      	beq.n	800e50a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800e504:	2301      	movs	r3, #1
 800e506:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e50a:	4b70      	ldr	r3, [pc, #448]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e50c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e50e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800e512:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e516:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800e51a:	4a6c      	ldr	r2, [pc, #432]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e51c:	430b      	orrs	r3, r1
 800e51e:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800e520:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e524:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e528:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800e52c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800e530:	2300      	movs	r3, #0
 800e532:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800e536:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800e53a:	460b      	mov	r3, r1
 800e53c:	4313      	orrs	r3, r2
 800e53e:	d03e      	beq.n	800e5be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800e540:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e544:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800e548:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e54c:	d022      	beq.n	800e594 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800e54e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e552:	d81b      	bhi.n	800e58c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800e554:	2b00      	cmp	r3, #0
 800e556:	d003      	beq.n	800e560 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800e558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e55c:	d00b      	beq.n	800e576 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800e55e:	e015      	b.n	800e58c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e560:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e564:	3308      	adds	r3, #8
 800e566:	2100      	movs	r1, #0
 800e568:	4618      	mov	r0, r3
 800e56a:	f001 fc0d 	bl	800fd88 <RCCEx_PLL2_Config>
 800e56e:	4603      	mov	r3, r0
 800e570:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800e574:	e00f      	b.n	800e596 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e576:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e57a:	3328      	adds	r3, #40	; 0x28
 800e57c:	2102      	movs	r1, #2
 800e57e:	4618      	mov	r0, r3
 800e580:	f001 fcb4 	bl	800feec <RCCEx_PLL3_Config>
 800e584:	4603      	mov	r3, r0
 800e586:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800e58a:	e004      	b.n	800e596 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e58c:	2301      	movs	r3, #1
 800e58e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800e592:	e000      	b.n	800e596 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800e594:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e596:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d10b      	bne.n	800e5b6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800e59e:	4b4b      	ldr	r3, [pc, #300]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e5a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e5a2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800e5a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e5aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800e5ae:	4a47      	ldr	r2, [pc, #284]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e5b0:	430b      	orrs	r3, r1
 800e5b2:	6593      	str	r3, [r2, #88]	; 0x58
 800e5b4:	e003      	b.n	800e5be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e5b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e5ba:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800e5be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c6:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800e5ca:	67bb      	str	r3, [r7, #120]	; 0x78
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	67fb      	str	r3, [r7, #124]	; 0x7c
 800e5d0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800e5d4:	460b      	mov	r3, r1
 800e5d6:	4313      	orrs	r3, r2
 800e5d8:	d03b      	beq.n	800e652 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800e5da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e5de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e5e2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800e5e6:	d01f      	beq.n	800e628 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800e5e8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800e5ec:	d818      	bhi.n	800e620 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800e5ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e5f2:	d003      	beq.n	800e5fc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800e5f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e5f8:	d007      	beq.n	800e60a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800e5fa:	e011      	b.n	800e620 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e5fc:	4b33      	ldr	r3, [pc, #204]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e5fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e600:	4a32      	ldr	r2, [pc, #200]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e602:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e606:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800e608:	e00f      	b.n	800e62a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e60a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e60e:	3328      	adds	r3, #40	; 0x28
 800e610:	2101      	movs	r1, #1
 800e612:	4618      	mov	r0, r3
 800e614:	f001 fc6a 	bl	800feec <RCCEx_PLL3_Config>
 800e618:	4603      	mov	r3, r0
 800e61a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800e61e:	e004      	b.n	800e62a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e620:	2301      	movs	r3, #1
 800e622:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800e626:	e000      	b.n	800e62a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800e628:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e62a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d10b      	bne.n	800e64a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e632:	4b26      	ldr	r3, [pc, #152]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e636:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800e63a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e63e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e642:	4a22      	ldr	r2, [pc, #136]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e644:	430b      	orrs	r3, r1
 800e646:	6553      	str	r3, [r2, #84]	; 0x54
 800e648:	e003      	b.n	800e652 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e64a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e64e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800e652:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e65a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800e65e:	673b      	str	r3, [r7, #112]	; 0x70
 800e660:	2300      	movs	r3, #0
 800e662:	677b      	str	r3, [r7, #116]	; 0x74
 800e664:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800e668:	460b      	mov	r3, r1
 800e66a:	4313      	orrs	r3, r2
 800e66c:	d034      	beq.n	800e6d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800e66e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e672:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e674:	2b00      	cmp	r3, #0
 800e676:	d003      	beq.n	800e680 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800e678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e67c:	d007      	beq.n	800e68e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800e67e:	e011      	b.n	800e6a4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e680:	4b12      	ldr	r3, [pc, #72]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e684:	4a11      	ldr	r2, [pc, #68]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e686:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e68a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800e68c:	e00e      	b.n	800e6ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e68e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e692:	3308      	adds	r3, #8
 800e694:	2102      	movs	r1, #2
 800e696:	4618      	mov	r0, r3
 800e698:	f001 fb76 	bl	800fd88 <RCCEx_PLL2_Config>
 800e69c:	4603      	mov	r3, r0
 800e69e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800e6a2:	e003      	b.n	800e6ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800e6a4:	2301      	movs	r3, #1
 800e6a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800e6aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e6ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d10d      	bne.n	800e6d0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800e6b4:	4b05      	ldr	r3, [pc, #20]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e6b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e6b8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e6bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e6c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e6c2:	4a02      	ldr	r2, [pc, #8]	; (800e6cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800e6c4:	430b      	orrs	r3, r1
 800e6c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e6c8:	e006      	b.n	800e6d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800e6ca:	bf00      	nop
 800e6cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e6d0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e6d4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800e6d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e0:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800e6e4:	66bb      	str	r3, [r7, #104]	; 0x68
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e6ea:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800e6ee:	460b      	mov	r3, r1
 800e6f0:	4313      	orrs	r3, r2
 800e6f2:	d00c      	beq.n	800e70e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800e6f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e6f8:	3328      	adds	r3, #40	; 0x28
 800e6fa:	2102      	movs	r1, #2
 800e6fc:	4618      	mov	r0, r3
 800e6fe:	f001 fbf5 	bl	800feec <RCCEx_PLL3_Config>
 800e702:	4603      	mov	r3, r0
 800e704:	2b00      	cmp	r3, #0
 800e706:	d002      	beq.n	800e70e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800e708:	2301      	movs	r3, #1
 800e70a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800e70e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e716:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800e71a:	663b      	str	r3, [r7, #96]	; 0x60
 800e71c:	2300      	movs	r3, #0
 800e71e:	667b      	str	r3, [r7, #100]	; 0x64
 800e720:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800e724:	460b      	mov	r3, r1
 800e726:	4313      	orrs	r3, r2
 800e728:	d038      	beq.n	800e79c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800e72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e72e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e732:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e736:	d018      	beq.n	800e76a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800e738:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e73c:	d811      	bhi.n	800e762 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800e73e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e742:	d014      	beq.n	800e76e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800e744:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e748:	d80b      	bhi.n	800e762 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d011      	beq.n	800e772 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800e74e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e752:	d106      	bne.n	800e762 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e754:	4bc3      	ldr	r3, [pc, #780]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e758:	4ac2      	ldr	r2, [pc, #776]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e75a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e75e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800e760:	e008      	b.n	800e774 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e762:	2301      	movs	r3, #1
 800e764:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800e768:	e004      	b.n	800e774 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800e76a:	bf00      	nop
 800e76c:	e002      	b.n	800e774 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800e76e:	bf00      	nop
 800e770:	e000      	b.n	800e774 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800e772:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e774:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d10b      	bne.n	800e794 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e77c:	4bb9      	ldr	r3, [pc, #740]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e77e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e780:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800e784:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e788:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e78c:	4ab5      	ldr	r2, [pc, #724]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e78e:	430b      	orrs	r3, r1
 800e790:	6553      	str	r3, [r2, #84]	; 0x54
 800e792:	e003      	b.n	800e79c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e794:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e798:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800e79c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7a4:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800e7a8:	65bb      	str	r3, [r7, #88]	; 0x58
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e7ae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800e7b2:	460b      	mov	r3, r1
 800e7b4:	4313      	orrs	r3, r2
 800e7b6:	d009      	beq.n	800e7cc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800e7b8:	4baa      	ldr	r3, [pc, #680]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e7ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e7bc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e7c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e7c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e7c6:	4aa7      	ldr	r2, [pc, #668]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e7c8:	430b      	orrs	r3, r1
 800e7ca:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800e7cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d4:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800e7d8:	653b      	str	r3, [r7, #80]	; 0x50
 800e7da:	2300      	movs	r3, #0
 800e7dc:	657b      	str	r3, [r7, #84]	; 0x54
 800e7de:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800e7e2:	460b      	mov	r3, r1
 800e7e4:	4313      	orrs	r3, r2
 800e7e6:	d00a      	beq.n	800e7fe <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800e7e8:	4b9e      	ldr	r3, [pc, #632]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e7ea:	691b      	ldr	r3, [r3, #16]
 800e7ec:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800e7f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e7f4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800e7f8:	4a9a      	ldr	r2, [pc, #616]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e7fa:	430b      	orrs	r3, r1
 800e7fc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800e7fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e806:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800e80a:	64bb      	str	r3, [r7, #72]	; 0x48
 800e80c:	2300      	movs	r3, #0
 800e80e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e810:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800e814:	460b      	mov	r3, r1
 800e816:	4313      	orrs	r3, r2
 800e818:	d009      	beq.n	800e82e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800e81a:	4b92      	ldr	r3, [pc, #584]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e81c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e81e:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800e822:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e826:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e828:	4a8e      	ldr	r2, [pc, #568]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e82a:	430b      	orrs	r3, r1
 800e82c:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800e82e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e836:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800e83a:	643b      	str	r3, [r7, #64]	; 0x40
 800e83c:	2300      	movs	r3, #0
 800e83e:	647b      	str	r3, [r7, #68]	; 0x44
 800e840:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800e844:	460b      	mov	r3, r1
 800e846:	4313      	orrs	r3, r2
 800e848:	d00e      	beq.n	800e868 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800e84a:	4b86      	ldr	r3, [pc, #536]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e84c:	691b      	ldr	r3, [r3, #16]
 800e84e:	4a85      	ldr	r2, [pc, #532]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e850:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e854:	6113      	str	r3, [r2, #16]
 800e856:	4b83      	ldr	r3, [pc, #524]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e858:	6919      	ldr	r1, [r3, #16]
 800e85a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e85e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800e862:	4a80      	ldr	r2, [pc, #512]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e864:	430b      	orrs	r3, r1
 800e866:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800e868:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e86c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e870:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800e874:	63bb      	str	r3, [r7, #56]	; 0x38
 800e876:	2300      	movs	r3, #0
 800e878:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e87a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800e87e:	460b      	mov	r3, r1
 800e880:	4313      	orrs	r3, r2
 800e882:	d009      	beq.n	800e898 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800e884:	4b77      	ldr	r3, [pc, #476]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e888:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800e88c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e892:	4a74      	ldr	r2, [pc, #464]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e894:	430b      	orrs	r3, r1
 800e896:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800e898:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8a0:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800e8a4:	633b      	str	r3, [r7, #48]	; 0x30
 800e8a6:	2300      	movs	r3, #0
 800e8a8:	637b      	str	r3, [r7, #52]	; 0x34
 800e8aa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800e8ae:	460b      	mov	r3, r1
 800e8b0:	4313      	orrs	r3, r2
 800e8b2:	d00a      	beq.n	800e8ca <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800e8b4:	4b6b      	ldr	r3, [pc, #428]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e8b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e8b8:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800e8bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e8c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e8c4:	4a67      	ldr	r2, [pc, #412]	; (800ea64 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800e8c6:	430b      	orrs	r3, r1
 800e8c8:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800e8ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8d2:	2100      	movs	r1, #0
 800e8d4:	62b9      	str	r1, [r7, #40]	; 0x28
 800e8d6:	f003 0301 	and.w	r3, r3, #1
 800e8da:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e8dc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800e8e0:	460b      	mov	r3, r1
 800e8e2:	4313      	orrs	r3, r2
 800e8e4:	d011      	beq.n	800e90a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e8e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e8ea:	3308      	adds	r3, #8
 800e8ec:	2100      	movs	r1, #0
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f001 fa4a 	bl	800fd88 <RCCEx_PLL2_Config>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800e8fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d003      	beq.n	800e90a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e902:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e906:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800e90a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e912:	2100      	movs	r1, #0
 800e914:	6239      	str	r1, [r7, #32]
 800e916:	f003 0302 	and.w	r3, r3, #2
 800e91a:	627b      	str	r3, [r7, #36]	; 0x24
 800e91c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800e920:	460b      	mov	r3, r1
 800e922:	4313      	orrs	r3, r2
 800e924:	d011      	beq.n	800e94a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e926:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e92a:	3308      	adds	r3, #8
 800e92c:	2101      	movs	r1, #1
 800e92e:	4618      	mov	r0, r3
 800e930:	f001 fa2a 	bl	800fd88 <RCCEx_PLL2_Config>
 800e934:	4603      	mov	r3, r0
 800e936:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800e93a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d003      	beq.n	800e94a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e942:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e946:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800e94a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e952:	2100      	movs	r1, #0
 800e954:	61b9      	str	r1, [r7, #24]
 800e956:	f003 0304 	and.w	r3, r3, #4
 800e95a:	61fb      	str	r3, [r7, #28]
 800e95c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800e960:	460b      	mov	r3, r1
 800e962:	4313      	orrs	r3, r2
 800e964:	d011      	beq.n	800e98a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e966:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e96a:	3308      	adds	r3, #8
 800e96c:	2102      	movs	r1, #2
 800e96e:	4618      	mov	r0, r3
 800e970:	f001 fa0a 	bl	800fd88 <RCCEx_PLL2_Config>
 800e974:	4603      	mov	r3, r0
 800e976:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800e97a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d003      	beq.n	800e98a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e982:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e986:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800e98a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e992:	2100      	movs	r1, #0
 800e994:	6139      	str	r1, [r7, #16]
 800e996:	f003 0308 	and.w	r3, r3, #8
 800e99a:	617b      	str	r3, [r7, #20]
 800e99c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800e9a0:	460b      	mov	r3, r1
 800e9a2:	4313      	orrs	r3, r2
 800e9a4:	d011      	beq.n	800e9ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e9a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e9aa:	3328      	adds	r3, #40	; 0x28
 800e9ac:	2100      	movs	r1, #0
 800e9ae:	4618      	mov	r0, r3
 800e9b0:	f001 fa9c 	bl	800feec <RCCEx_PLL3_Config>
 800e9b4:	4603      	mov	r3, r0
 800e9b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800e9ba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d003      	beq.n	800e9ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e9c2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e9c6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800e9ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9d2:	2100      	movs	r1, #0
 800e9d4:	60b9      	str	r1, [r7, #8]
 800e9d6:	f003 0310 	and.w	r3, r3, #16
 800e9da:	60fb      	str	r3, [r7, #12]
 800e9dc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800e9e0:	460b      	mov	r3, r1
 800e9e2:	4313      	orrs	r3, r2
 800e9e4:	d011      	beq.n	800ea0a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e9e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e9ea:	3328      	adds	r3, #40	; 0x28
 800e9ec:	2101      	movs	r1, #1
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	f001 fa7c 	bl	800feec <RCCEx_PLL3_Config>
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800e9fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d003      	beq.n	800ea0a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea02:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ea06:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ea0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ea0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea12:	2100      	movs	r1, #0
 800ea14:	6039      	str	r1, [r7, #0]
 800ea16:	f003 0320 	and.w	r3, r3, #32
 800ea1a:	607b      	str	r3, [r7, #4]
 800ea1c:	e9d7 1200 	ldrd	r1, r2, [r7]
 800ea20:	460b      	mov	r3, r1
 800ea22:	4313      	orrs	r3, r2
 800ea24:	d011      	beq.n	800ea4a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ea26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ea2a:	3328      	adds	r3, #40	; 0x28
 800ea2c:	2102      	movs	r1, #2
 800ea2e:	4618      	mov	r0, r3
 800ea30:	f001 fa5c 	bl	800feec <RCCEx_PLL3_Config>
 800ea34:	4603      	mov	r3, r0
 800ea36:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800ea3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d003      	beq.n	800ea4a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea42:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ea46:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800ea4a:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d101      	bne.n	800ea56 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800ea52:	2300      	movs	r3, #0
 800ea54:	e000      	b.n	800ea58 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800ea56:	2301      	movs	r3, #1
}
 800ea58:	4618      	mov	r0, r3
 800ea5a:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800ea5e:	46bd      	mov	sp, r7
 800ea60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ea64:	58024400 	.word	0x58024400

0800ea68 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b090      	sub	sp, #64	; 0x40
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ea72:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea76:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800ea7a:	430b      	orrs	r3, r1
 800ea7c:	f040 8094 	bne.w	800eba8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800ea80:	4b9e      	ldr	r3, [pc, #632]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ea82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ea84:	f003 0307 	and.w	r3, r3, #7
 800ea88:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ea8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea8c:	2b04      	cmp	r3, #4
 800ea8e:	f200 8087 	bhi.w	800eba0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800ea92:	a201      	add	r2, pc, #4	; (adr r2, 800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800ea94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea98:	0800eaad 	.word	0x0800eaad
 800ea9c:	0800ead5 	.word	0x0800ead5
 800eaa0:	0800eafd 	.word	0x0800eafd
 800eaa4:	0800eb99 	.word	0x0800eb99
 800eaa8:	0800eb25 	.word	0x0800eb25
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800eaac:	4b93      	ldr	r3, [pc, #588]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800eab4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800eab8:	d108      	bne.n	800eacc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800eaba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eabe:	4618      	mov	r0, r3
 800eac0:	f001 f810 	bl	800fae4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800eac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eac6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eac8:	f000 bd45 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800eacc:	2300      	movs	r3, #0
 800eace:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ead0:	f000 bd41 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ead4:	4b89      	ldr	r3, [pc, #548]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800eadc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800eae0:	d108      	bne.n	800eaf4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eae2:	f107 0318 	add.w	r3, r7, #24
 800eae6:	4618      	mov	r0, r3
 800eae8:	f000 fd54 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800eaec:	69bb      	ldr	r3, [r7, #24]
 800eaee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eaf0:	f000 bd31 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eaf8:	f000 bd2d 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800eafc:	4b7f      	ldr	r3, [pc, #508]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800eb04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800eb08:	d108      	bne.n	800eb1c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb0a:	f107 030c 	add.w	r3, r7, #12
 800eb0e:	4618      	mov	r0, r3
 800eb10:	f000 fe94 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eb18:	f000 bd1d 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800eb1c:	2300      	movs	r3, #0
 800eb1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb20:	f000 bd19 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800eb24:	4b75      	ldr	r3, [pc, #468]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800eb26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eb28:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800eb2c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800eb2e:	4b73      	ldr	r3, [pc, #460]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	f003 0304 	and.w	r3, r3, #4
 800eb36:	2b04      	cmp	r3, #4
 800eb38:	d10c      	bne.n	800eb54 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800eb3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d109      	bne.n	800eb54 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800eb40:	4b6e      	ldr	r3, [pc, #440]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	08db      	lsrs	r3, r3, #3
 800eb46:	f003 0303 	and.w	r3, r3, #3
 800eb4a:	4a6d      	ldr	r2, [pc, #436]	; (800ed00 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800eb4c:	fa22 f303 	lsr.w	r3, r2, r3
 800eb50:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eb52:	e01f      	b.n	800eb94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800eb54:	4b69      	ldr	r3, [pc, #420]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800eb5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800eb60:	d106      	bne.n	800eb70 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800eb62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800eb68:	d102      	bne.n	800eb70 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800eb6a:	4b66      	ldr	r3, [pc, #408]	; (800ed04 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800eb6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eb6e:	e011      	b.n	800eb94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800eb70:	4b62      	ldr	r3, [pc, #392]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800eb78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800eb7c:	d106      	bne.n	800eb8c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800eb7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800eb84:	d102      	bne.n	800eb8c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800eb86:	4b60      	ldr	r3, [pc, #384]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800eb88:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eb8a:	e003      	b.n	800eb94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800eb90:	f000 bce1 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800eb94:	f000 bcdf 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800eb98:	4b5c      	ldr	r3, [pc, #368]	; (800ed0c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800eb9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb9c:	f000 bcdb 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800eba0:	2300      	movs	r3, #0
 800eba2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eba4:	f000 bcd7 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800eba8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ebac:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800ebb0:	430b      	orrs	r3, r1
 800ebb2:	f040 80ad 	bne.w	800ed10 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800ebb6:	4b51      	ldr	r3, [pc, #324]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ebb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ebba:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800ebbe:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ebc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ebc6:	d056      	beq.n	800ec76 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800ebc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ebce:	f200 8090 	bhi.w	800ecf2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ebd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebd4:	2bc0      	cmp	r3, #192	; 0xc0
 800ebd6:	f000 8088 	beq.w	800ecea <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800ebda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebdc:	2bc0      	cmp	r3, #192	; 0xc0
 800ebde:	f200 8088 	bhi.w	800ecf2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ebe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebe4:	2b80      	cmp	r3, #128	; 0x80
 800ebe6:	d032      	beq.n	800ec4e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800ebe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebea:	2b80      	cmp	r3, #128	; 0x80
 800ebec:	f200 8081 	bhi.w	800ecf2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ebf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d003      	beq.n	800ebfe <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800ebf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf8:	2b40      	cmp	r3, #64	; 0x40
 800ebfa:	d014      	beq.n	800ec26 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800ebfc:	e079      	b.n	800ecf2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ebfe:	4b3f      	ldr	r3, [pc, #252]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ec06:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ec0a:	d108      	bne.n	800ec1e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ec0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ec10:	4618      	mov	r0, r3
 800ec12:	f000 ff67 	bl	800fae4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ec16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec18:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ec1a:	f000 bc9c 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ec1e:	2300      	movs	r3, #0
 800ec20:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ec22:	f000 bc98 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ec26:	4b35      	ldr	r3, [pc, #212]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ec2e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ec32:	d108      	bne.n	800ec46 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ec34:	f107 0318 	add.w	r3, r7, #24
 800ec38:	4618      	mov	r0, r3
 800ec3a:	f000 fcab 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ec3e:	69bb      	ldr	r3, [r7, #24]
 800ec40:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ec42:	f000 bc88 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ec46:	2300      	movs	r3, #0
 800ec48:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ec4a:	f000 bc84 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ec4e:	4b2b      	ldr	r3, [pc, #172]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ec56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ec5a:	d108      	bne.n	800ec6e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ec5c:	f107 030c 	add.w	r3, r7, #12
 800ec60:	4618      	mov	r0, r3
 800ec62:	f000 fdeb 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ec6a:	f000 bc74 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ec6e:	2300      	movs	r3, #0
 800ec70:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ec72:	f000 bc70 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ec76:	4b21      	ldr	r3, [pc, #132]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ec78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ec7a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ec7e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ec80:	4b1e      	ldr	r3, [pc, #120]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	f003 0304 	and.w	r3, r3, #4
 800ec88:	2b04      	cmp	r3, #4
 800ec8a:	d10c      	bne.n	800eca6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800ec8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d109      	bne.n	800eca6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ec92:	4b1a      	ldr	r3, [pc, #104]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	08db      	lsrs	r3, r3, #3
 800ec98:	f003 0303 	and.w	r3, r3, #3
 800ec9c:	4a18      	ldr	r2, [pc, #96]	; (800ed00 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ec9e:	fa22 f303 	lsr.w	r3, r2, r3
 800eca2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eca4:	e01f      	b.n	800ece6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800eca6:	4b15      	ldr	r3, [pc, #84]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ecae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ecb2:	d106      	bne.n	800ecc2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800ecb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ecb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ecba:	d102      	bne.n	800ecc2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ecbc:	4b11      	ldr	r3, [pc, #68]	; (800ed04 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800ecbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ecc0:	e011      	b.n	800ece6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ecc2:	4b0e      	ldr	r3, [pc, #56]	; (800ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ecca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ecce:	d106      	bne.n	800ecde <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800ecd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ecd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ecd6:	d102      	bne.n	800ecde <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ecd8:	4b0b      	ldr	r3, [pc, #44]	; (800ed08 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800ecda:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ecdc:	e003      	b.n	800ece6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ecde:	2300      	movs	r3, #0
 800ece0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ece2:	f000 bc38 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ece6:	f000 bc36 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ecea:	4b08      	ldr	r3, [pc, #32]	; (800ed0c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ecec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ecee:	f000 bc32 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ecf6:	f000 bc2e 	b.w	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ecfa:	bf00      	nop
 800ecfc:	58024400 	.word	0x58024400
 800ed00:	03d09000 	.word	0x03d09000
 800ed04:	003d0900 	.word	0x003d0900
 800ed08:	017d7840 	.word	0x017d7840
 800ed0c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ed10:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed14:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800ed18:	430b      	orrs	r3, r1
 800ed1a:	f040 809c 	bne.w	800ee56 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ed1e:	4b9e      	ldr	r3, [pc, #632]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ed20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ed22:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800ed26:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ed28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed2a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ed2e:	d054      	beq.n	800edda <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800ed30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed32:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ed36:	f200 808b 	bhi.w	800ee50 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ed3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed3c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ed40:	f000 8083 	beq.w	800ee4a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800ed44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed46:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ed4a:	f200 8081 	bhi.w	800ee50 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ed4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ed54:	d02f      	beq.n	800edb6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800ed56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ed5c:	d878      	bhi.n	800ee50 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ed5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d004      	beq.n	800ed6e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800ed64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed66:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ed6a:	d012      	beq.n	800ed92 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800ed6c:	e070      	b.n	800ee50 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ed6e:	4b8a      	ldr	r3, [pc, #552]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ed76:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ed7a:	d107      	bne.n	800ed8c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ed7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ed80:	4618      	mov	r0, r3
 800ed82:	f000 feaf 	bl	800fae4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ed86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed88:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ed8a:	e3e4      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ed90:	e3e1      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ed92:	4b81      	ldr	r3, [pc, #516]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ed9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ed9e:	d107      	bne.n	800edb0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eda0:	f107 0318 	add.w	r3, r7, #24
 800eda4:	4618      	mov	r0, r3
 800eda6:	f000 fbf5 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800edaa:	69bb      	ldr	r3, [r7, #24]
 800edac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800edae:	e3d2      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800edb0:	2300      	movs	r3, #0
 800edb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800edb4:	e3cf      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800edb6:	4b78      	ldr	r3, [pc, #480]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800edbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800edc2:	d107      	bne.n	800edd4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800edc4:	f107 030c 	add.w	r3, r7, #12
 800edc8:	4618      	mov	r0, r3
 800edca:	f000 fd37 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800edd2:	e3c0      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800edd4:	2300      	movs	r3, #0
 800edd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800edd8:	e3bd      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800edda:	4b6f      	ldr	r3, [pc, #444]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800eddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800edde:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ede2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ede4:	4b6c      	ldr	r3, [pc, #432]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	f003 0304 	and.w	r3, r3, #4
 800edec:	2b04      	cmp	r3, #4
 800edee:	d10c      	bne.n	800ee0a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800edf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d109      	bne.n	800ee0a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800edf6:	4b68      	ldr	r3, [pc, #416]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	08db      	lsrs	r3, r3, #3
 800edfc:	f003 0303 	and.w	r3, r3, #3
 800ee00:	4a66      	ldr	r2, [pc, #408]	; (800ef9c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ee02:	fa22 f303 	lsr.w	r3, r2, r3
 800ee06:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ee08:	e01e      	b.n	800ee48 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ee0a:	4b63      	ldr	r3, [pc, #396]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ee12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ee16:	d106      	bne.n	800ee26 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800ee18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ee1e:	d102      	bne.n	800ee26 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ee20:	4b5f      	ldr	r3, [pc, #380]	; (800efa0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800ee22:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ee24:	e010      	b.n	800ee48 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ee26:	4b5c      	ldr	r3, [pc, #368]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ee28:	681b      	ldr	r3, [r3, #0]
 800ee2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ee2e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ee32:	d106      	bne.n	800ee42 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800ee34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ee36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ee3a:	d102      	bne.n	800ee42 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ee3c:	4b59      	ldr	r3, [pc, #356]	; (800efa4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800ee3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ee40:	e002      	b.n	800ee48 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ee42:	2300      	movs	r3, #0
 800ee44:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ee46:	e386      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ee48:	e385      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ee4a:	4b57      	ldr	r3, [pc, #348]	; (800efa8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ee4c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ee4e:	e382      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ee50:	2300      	movs	r3, #0
 800ee52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ee54:	e37f      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ee56:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ee5a:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800ee5e:	430b      	orrs	r3, r1
 800ee60:	f040 80a7 	bne.w	800efb2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ee64:	4b4c      	ldr	r3, [pc, #304]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ee66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ee68:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800ee6c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ee6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ee74:	d055      	beq.n	800ef22 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800ee76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ee7c:	f200 8096 	bhi.w	800efac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ee80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee82:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ee86:	f000 8084 	beq.w	800ef92 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800ee8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee8c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ee90:	f200 808c 	bhi.w	800efac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ee94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee96:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ee9a:	d030      	beq.n	800eefe <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800ee9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee9e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800eea2:	f200 8083 	bhi.w	800efac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800eea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d004      	beq.n	800eeb6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800eeac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eeae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800eeb2:	d012      	beq.n	800eeda <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800eeb4:	e07a      	b.n	800efac <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800eeb6:	4b38      	ldr	r3, [pc, #224]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800eebe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800eec2:	d107      	bne.n	800eed4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800eec4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eec8:	4618      	mov	r0, r3
 800eeca:	f000 fe0b 	bl	800fae4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800eece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eed0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eed2:	e340      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800eed4:	2300      	movs	r3, #0
 800eed6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eed8:	e33d      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800eeda:	4b2f      	ldr	r3, [pc, #188]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800eee2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800eee6:	d107      	bne.n	800eef8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eee8:	f107 0318 	add.w	r3, r7, #24
 800eeec:	4618      	mov	r0, r3
 800eeee:	f000 fb51 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800eef2:	69bb      	ldr	r3, [r7, #24]
 800eef4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800eef6:	e32e      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800eef8:	2300      	movs	r3, #0
 800eefa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eefc:	e32b      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800eefe:	4b26      	ldr	r3, [pc, #152]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ef06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ef0a:	d107      	bne.n	800ef1c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ef0c:	f107 030c 	add.w	r3, r7, #12
 800ef10:	4618      	mov	r0, r3
 800ef12:	f000 fc93 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ef1a:	e31c      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef20:	e319      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ef22:	4b1d      	ldr	r3, [pc, #116]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ef24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ef26:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ef2a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ef2c:	4b1a      	ldr	r3, [pc, #104]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	f003 0304 	and.w	r3, r3, #4
 800ef34:	2b04      	cmp	r3, #4
 800ef36:	d10c      	bne.n	800ef52 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800ef38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d109      	bne.n	800ef52 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ef3e:	4b16      	ldr	r3, [pc, #88]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	08db      	lsrs	r3, r3, #3
 800ef44:	f003 0303 	and.w	r3, r3, #3
 800ef48:	4a14      	ldr	r2, [pc, #80]	; (800ef9c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ef4a:	fa22 f303 	lsr.w	r3, r2, r3
 800ef4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef50:	e01e      	b.n	800ef90 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ef52:	4b11      	ldr	r3, [pc, #68]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ef5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ef5e:	d106      	bne.n	800ef6e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800ef60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ef66:	d102      	bne.n	800ef6e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ef68:	4b0d      	ldr	r3, [pc, #52]	; (800efa0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800ef6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef6c:	e010      	b.n	800ef90 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ef6e:	4b0a      	ldr	r3, [pc, #40]	; (800ef98 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ef76:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ef7a:	d106      	bne.n	800ef8a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800ef7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ef82:	d102      	bne.n	800ef8a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ef84:	4b07      	ldr	r3, [pc, #28]	; (800efa4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800ef86:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef88:	e002      	b.n	800ef90 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ef8a:	2300      	movs	r3, #0
 800ef8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ef8e:	e2e2      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ef90:	e2e1      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ef92:	4b05      	ldr	r3, [pc, #20]	; (800efa8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ef94:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef96:	e2de      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ef98:	58024400 	.word	0x58024400
 800ef9c:	03d09000 	.word	0x03d09000
 800efa0:	003d0900 	.word	0x003d0900
 800efa4:	017d7840 	.word	0x017d7840
 800efa8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800efac:	2300      	movs	r3, #0
 800efae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800efb0:	e2d1      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800efb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800efb6:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800efba:	430b      	orrs	r3, r1
 800efbc:	f040 809c 	bne.w	800f0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800efc0:	4b93      	ldr	r3, [pc, #588]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800efc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800efc4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800efc8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800efca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efcc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800efd0:	d054      	beq.n	800f07c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800efd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800efd8:	f200 808b 	bhi.w	800f0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800efdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efde:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800efe2:	f000 8083 	beq.w	800f0ec <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800efe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efe8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800efec:	f200 8081 	bhi.w	800f0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800eff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eff2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800eff6:	d02f      	beq.n	800f058 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800eff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800effa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800effe:	d878      	bhi.n	800f0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800f000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f002:	2b00      	cmp	r3, #0
 800f004:	d004      	beq.n	800f010 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800f006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f008:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f00c:	d012      	beq.n	800f034 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800f00e:	e070      	b.n	800f0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f010:	4b7f      	ldr	r3, [pc, #508]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f018:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f01c:	d107      	bne.n	800f02e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f01e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f022:	4618      	mov	r0, r3
 800f024:	f000 fd5e 	bl	800fae4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f02a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f02c:	e293      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f02e:	2300      	movs	r3, #0
 800f030:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f032:	e290      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f034:	4b76      	ldr	r3, [pc, #472]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f03c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800f040:	d107      	bne.n	800f052 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f042:	f107 0318 	add.w	r3, r7, #24
 800f046:	4618      	mov	r0, r3
 800f048:	f000 faa4 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f04c:	69bb      	ldr	r3, [r7, #24]
 800f04e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f050:	e281      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f052:	2300      	movs	r3, #0
 800f054:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f056:	e27e      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f058:	4b6d      	ldr	r3, [pc, #436]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f060:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f064:	d107      	bne.n	800f076 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f066:	f107 030c 	add.w	r3, r7, #12
 800f06a:	4618      	mov	r0, r3
 800f06c:	f000 fbe6 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f074:	e26f      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f076:	2300      	movs	r3, #0
 800f078:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f07a:	e26c      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f07c:	4b64      	ldr	r3, [pc, #400]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f07e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f080:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800f084:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f086:	4b62      	ldr	r3, [pc, #392]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	f003 0304 	and.w	r3, r3, #4
 800f08e:	2b04      	cmp	r3, #4
 800f090:	d10c      	bne.n	800f0ac <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800f092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f094:	2b00      	cmp	r3, #0
 800f096:	d109      	bne.n	800f0ac <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f098:	4b5d      	ldr	r3, [pc, #372]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	08db      	lsrs	r3, r3, #3
 800f09e:	f003 0303 	and.w	r3, r3, #3
 800f0a2:	4a5c      	ldr	r2, [pc, #368]	; (800f214 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800f0a4:	fa22 f303 	lsr.w	r3, r2, r3
 800f0a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f0aa:	e01e      	b.n	800f0ea <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f0ac:	4b58      	ldr	r3, [pc, #352]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f0b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f0b8:	d106      	bne.n	800f0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800f0ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f0c0:	d102      	bne.n	800f0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f0c2:	4b55      	ldr	r3, [pc, #340]	; (800f218 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800f0c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f0c6:	e010      	b.n	800f0ea <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f0c8:	4b51      	ldr	r3, [pc, #324]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f0d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f0d4:	d106      	bne.n	800f0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800f0d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f0dc:	d102      	bne.n	800f0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f0de:	4b4f      	ldr	r3, [pc, #316]	; (800f21c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800f0e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f0e2:	e002      	b.n	800f0ea <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800f0e8:	e235      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800f0ea:	e234      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f0ec:	4b4c      	ldr	r3, [pc, #304]	; (800f220 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800f0ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f0f0:	e231      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f0f6:	e22e      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800f0f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f0fc:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800f100:	430b      	orrs	r3, r1
 800f102:	f040 808f 	bne.w	800f224 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800f106:	4b42      	ldr	r3, [pc, #264]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f108:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f10a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800f10e:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800f110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f112:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f116:	d06b      	beq.n	800f1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800f118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f11a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f11e:	d874      	bhi.n	800f20a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800f120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f122:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800f126:	d056      	beq.n	800f1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800f128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f12a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800f12e:	d86c      	bhi.n	800f20a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800f130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f132:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800f136:	d03b      	beq.n	800f1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800f138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f13a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800f13e:	d864      	bhi.n	800f20a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800f140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f142:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f146:	d021      	beq.n	800f18c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800f148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f14a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f14e:	d85c      	bhi.n	800f20a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800f150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f152:	2b00      	cmp	r3, #0
 800f154:	d004      	beq.n	800f160 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800f156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f15c:	d004      	beq.n	800f168 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800f15e:	e054      	b.n	800f20a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800f160:	f7fe fa4c 	bl	800d5fc <HAL_RCC_GetPCLK1Freq>
 800f164:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f166:	e1f6      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f168:	4b29      	ldr	r3, [pc, #164]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f170:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800f174:	d107      	bne.n	800f186 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f176:	f107 0318 	add.w	r3, r7, #24
 800f17a:	4618      	mov	r0, r3
 800f17c:	f000 fa0a 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f180:	69fb      	ldr	r3, [r7, #28]
 800f182:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f184:	e1e7      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f186:	2300      	movs	r3, #0
 800f188:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f18a:	e1e4      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f18c:	4b20      	ldr	r3, [pc, #128]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f194:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f198:	d107      	bne.n	800f1aa <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f19a:	f107 030c 	add.w	r3, r7, #12
 800f19e:	4618      	mov	r0, r3
 800f1a0:	f000 fb4c 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f1a4:	693b      	ldr	r3, [r7, #16]
 800f1a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f1a8:	e1d5      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f1aa:	2300      	movs	r3, #0
 800f1ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f1ae:	e1d2      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800f1b0:	4b17      	ldr	r3, [pc, #92]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	f003 0304 	and.w	r3, r3, #4
 800f1b8:	2b04      	cmp	r3, #4
 800f1ba:	d109      	bne.n	800f1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f1bc:	4b14      	ldr	r3, [pc, #80]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	08db      	lsrs	r3, r3, #3
 800f1c2:	f003 0303 	and.w	r3, r3, #3
 800f1c6:	4a13      	ldr	r2, [pc, #76]	; (800f214 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800f1c8:	fa22 f303 	lsr.w	r3, r2, r3
 800f1cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f1ce:	e1c2      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f1d4:	e1bf      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800f1d6:	4b0e      	ldr	r3, [pc, #56]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f1de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f1e2:	d102      	bne.n	800f1ea <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800f1e4:	4b0c      	ldr	r3, [pc, #48]	; (800f218 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800f1e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f1e8:	e1b5      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f1ee:	e1b2      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800f1f0:	4b07      	ldr	r3, [pc, #28]	; (800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f1f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f1fc:	d102      	bne.n	800f204 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800f1fe:	4b07      	ldr	r3, [pc, #28]	; (800f21c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800f200:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f202:	e1a8      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f204:	2300      	movs	r3, #0
 800f206:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f208:	e1a5      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800f20a:	2300      	movs	r3, #0
 800f20c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f20e:	e1a2      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800f210:	58024400 	.word	0x58024400
 800f214:	03d09000 	.word	0x03d09000
 800f218:	003d0900 	.word	0x003d0900
 800f21c:	017d7840 	.word	0x017d7840
 800f220:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800f224:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f228:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800f22c:	430b      	orrs	r3, r1
 800f22e:	d173      	bne.n	800f318 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800f230:	4b9c      	ldr	r3, [pc, #624]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f234:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800f238:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800f23a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f23c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f240:	d02f      	beq.n	800f2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800f242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f244:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f248:	d863      	bhi.n	800f312 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800f24a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d004      	beq.n	800f25a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800f250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f256:	d012      	beq.n	800f27e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800f258:	e05b      	b.n	800f312 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f25a:	4b92      	ldr	r3, [pc, #584]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f262:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800f266:	d107      	bne.n	800f278 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f268:	f107 0318 	add.w	r3, r7, #24
 800f26c:	4618      	mov	r0, r3
 800f26e:	f000 f991 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f272:	69bb      	ldr	r3, [r7, #24]
 800f274:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f276:	e16e      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f278:	2300      	movs	r3, #0
 800f27a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f27c:	e16b      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f27e:	4b89      	ldr	r3, [pc, #548]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f286:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f28a:	d107      	bne.n	800f29c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f28c:	f107 030c 	add.w	r3, r7, #12
 800f290:	4618      	mov	r0, r3
 800f292:	f000 fad3 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800f296:	697b      	ldr	r3, [r7, #20]
 800f298:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f29a:	e15c      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f29c:	2300      	movs	r3, #0
 800f29e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f2a0:	e159      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f2a2:	4b80      	ldr	r3, [pc, #512]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f2a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f2a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800f2aa:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f2ac:	4b7d      	ldr	r3, [pc, #500]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	f003 0304 	and.w	r3, r3, #4
 800f2b4:	2b04      	cmp	r3, #4
 800f2b6:	d10c      	bne.n	800f2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800f2b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d109      	bne.n	800f2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f2be:	4b79      	ldr	r3, [pc, #484]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	08db      	lsrs	r3, r3, #3
 800f2c4:	f003 0303 	and.w	r3, r3, #3
 800f2c8:	4a77      	ldr	r2, [pc, #476]	; (800f4a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800f2ca:	fa22 f303 	lsr.w	r3, r2, r3
 800f2ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f2d0:	e01e      	b.n	800f310 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f2d2:	4b74      	ldr	r3, [pc, #464]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f2da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f2de:	d106      	bne.n	800f2ee <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800f2e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f2e6:	d102      	bne.n	800f2ee <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f2e8:	4b70      	ldr	r3, [pc, #448]	; (800f4ac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800f2ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f2ec:	e010      	b.n	800f310 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f2ee:	4b6d      	ldr	r3, [pc, #436]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f2f6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f2fa:	d106      	bne.n	800f30a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800f2fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f302:	d102      	bne.n	800f30a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f304:	4b6a      	ldr	r3, [pc, #424]	; (800f4b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800f306:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f308:	e002      	b.n	800f310 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f30a:	2300      	movs	r3, #0
 800f30c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800f30e:	e122      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800f310:	e121      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800f312:	2300      	movs	r3, #0
 800f314:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f316:	e11e      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800f318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f31c:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800f320:	430b      	orrs	r3, r1
 800f322:	d133      	bne.n	800f38c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800f324:	4b5f      	ldr	r3, [pc, #380]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f328:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f32c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800f32e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f330:	2b00      	cmp	r3, #0
 800f332:	d004      	beq.n	800f33e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800f334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f336:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f33a:	d012      	beq.n	800f362 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800f33c:	e023      	b.n	800f386 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f33e:	4b59      	ldr	r3, [pc, #356]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f346:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f34a:	d107      	bne.n	800f35c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f34c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f350:	4618      	mov	r0, r3
 800f352:	f000 fbc7 	bl	800fae4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f358:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f35a:	e0fc      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f35c:	2300      	movs	r3, #0
 800f35e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f360:	e0f9      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f362:	4b50      	ldr	r3, [pc, #320]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f36a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800f36e:	d107      	bne.n	800f380 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f370:	f107 0318 	add.w	r3, r7, #24
 800f374:	4618      	mov	r0, r3
 800f376:	f000 f90d 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800f37a:	6a3b      	ldr	r3, [r7, #32]
 800f37c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f37e:	e0ea      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f380:	2300      	movs	r3, #0
 800f382:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f384:	e0e7      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800f386:	2300      	movs	r3, #0
 800f388:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f38a:	e0e4      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800f38c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f390:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800f394:	430b      	orrs	r3, r1
 800f396:	f040 808d 	bne.w	800f4b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800f39a:	4b42      	ldr	r3, [pc, #264]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f39c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f39e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800f3a2:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800f3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f3aa:	d06b      	beq.n	800f484 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800f3ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f3b2:	d874      	bhi.n	800f49e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800f3b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f3ba:	d056      	beq.n	800f46a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800f3bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f3c2:	d86c      	bhi.n	800f49e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800f3c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3c6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800f3ca:	d03b      	beq.n	800f444 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800f3cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800f3d2:	d864      	bhi.n	800f49e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800f3d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f3da:	d021      	beq.n	800f420 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800f3dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f3e2:	d85c      	bhi.n	800f49e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800f3e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d004      	beq.n	800f3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800f3ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f3f0:	d004      	beq.n	800f3fc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800f3f2:	e054      	b.n	800f49e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800f3f4:	f000 f8b8 	bl	800f568 <HAL_RCCEx_GetD3PCLK1Freq>
 800f3f8:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800f3fa:	e0ac      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f3fc:	4b29      	ldr	r3, [pc, #164]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f404:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800f408:	d107      	bne.n	800f41a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f40a:	f107 0318 	add.w	r3, r7, #24
 800f40e:	4618      	mov	r0, r3
 800f410:	f000 f8c0 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f414:	69fb      	ldr	r3, [r7, #28]
 800f416:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f418:	e09d      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f41a:	2300      	movs	r3, #0
 800f41c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f41e:	e09a      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f420:	4b20      	ldr	r3, [pc, #128]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f42c:	d107      	bne.n	800f43e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f42e:	f107 030c 	add.w	r3, r7, #12
 800f432:	4618      	mov	r0, r3
 800f434:	f000 fa02 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f438:	693b      	ldr	r3, [r7, #16]
 800f43a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f43c:	e08b      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f43e:	2300      	movs	r3, #0
 800f440:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f442:	e088      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800f444:	4b17      	ldr	r3, [pc, #92]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	f003 0304 	and.w	r3, r3, #4
 800f44c:	2b04      	cmp	r3, #4
 800f44e:	d109      	bne.n	800f464 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f450:	4b14      	ldr	r3, [pc, #80]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	08db      	lsrs	r3, r3, #3
 800f456:	f003 0303 	and.w	r3, r3, #3
 800f45a:	4a13      	ldr	r2, [pc, #76]	; (800f4a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800f45c:	fa22 f303 	lsr.w	r3, r2, r3
 800f460:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f462:	e078      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f464:	2300      	movs	r3, #0
 800f466:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f468:	e075      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800f46a:	4b0e      	ldr	r3, [pc, #56]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f472:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f476:	d102      	bne.n	800f47e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800f478:	4b0c      	ldr	r3, [pc, #48]	; (800f4ac <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800f47a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f47c:	e06b      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f47e:	2300      	movs	r3, #0
 800f480:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f482:	e068      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800f484:	4b07      	ldr	r3, [pc, #28]	; (800f4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f48c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f490:	d102      	bne.n	800f498 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800f492:	4b07      	ldr	r3, [pc, #28]	; (800f4b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800f494:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f496:	e05e      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f498:	2300      	movs	r3, #0
 800f49a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f49c:	e05b      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800f49e:	2300      	movs	r3, #0
 800f4a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f4a2:	e058      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800f4a4:	58024400 	.word	0x58024400
 800f4a8:	03d09000 	.word	0x03d09000
 800f4ac:	003d0900 	.word	0x003d0900
 800f4b0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800f4b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f4b8:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800f4bc:	430b      	orrs	r3, r1
 800f4be:	d148      	bne.n	800f552 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800f4c0:	4b27      	ldr	r3, [pc, #156]	; (800f560 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800f4c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f4c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800f4c8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800f4ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f4d0:	d02a      	beq.n	800f528 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800f4d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f4d8:	d838      	bhi.n	800f54c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800f4da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d004      	beq.n	800f4ea <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800f4e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f4e6:	d00d      	beq.n	800f504 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800f4e8:	e030      	b.n	800f54c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800f4ea:	4b1d      	ldr	r3, [pc, #116]	; (800f560 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f4f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f4f6:	d102      	bne.n	800f4fe <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800f4f8:	4b1a      	ldr	r3, [pc, #104]	; (800f564 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800f4fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f4fc:	e02b      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f4fe:	2300      	movs	r3, #0
 800f500:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f502:	e028      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f504:	4b16      	ldr	r3, [pc, #88]	; (800f560 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f50c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f510:	d107      	bne.n	800f522 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f512:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f516:	4618      	mov	r0, r3
 800f518:	f000 fae4 	bl	800fae4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f51c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f51e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f520:	e019      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f522:	2300      	movs	r3, #0
 800f524:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f526:	e016      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f528:	4b0d      	ldr	r3, [pc, #52]	; (800f560 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f530:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800f534:	d107      	bne.n	800f546 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f536:	f107 0318 	add.w	r3, r7, #24
 800f53a:	4618      	mov	r0, r3
 800f53c:	f000 f82a 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f540:	69fb      	ldr	r3, [r7, #28]
 800f542:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f544:	e007      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800f546:	2300      	movs	r3, #0
 800f548:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f54a:	e004      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800f54c:	2300      	movs	r3, #0
 800f54e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800f550:	e001      	b.n	800f556 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800f552:	2300      	movs	r3, #0
 800f554:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800f556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800f558:	4618      	mov	r0, r3
 800f55a:	3740      	adds	r7, #64	; 0x40
 800f55c:	46bd      	mov	sp, r7
 800f55e:	bd80      	pop	{r7, pc}
 800f560:	58024400 	.word	0x58024400
 800f564:	017d7840 	.word	0x017d7840

0800f568 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800f56c:	f7fe f816 	bl	800d59c <HAL_RCC_GetHCLKFreq>
 800f570:	4602      	mov	r2, r0
 800f572:	4b06      	ldr	r3, [pc, #24]	; (800f58c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800f574:	6a1b      	ldr	r3, [r3, #32]
 800f576:	091b      	lsrs	r3, r3, #4
 800f578:	f003 0307 	and.w	r3, r3, #7
 800f57c:	4904      	ldr	r1, [pc, #16]	; (800f590 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800f57e:	5ccb      	ldrb	r3, [r1, r3]
 800f580:	f003 031f 	and.w	r3, r3, #31
 800f584:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800f588:	4618      	mov	r0, r3
 800f58a:	bd80      	pop	{r7, pc}
 800f58c:	58024400 	.word	0x58024400
 800f590:	0801583c 	.word	0x0801583c

0800f594 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800f594:	b480      	push	{r7}
 800f596:	b089      	sub	sp, #36	; 0x24
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f59c:	4ba1      	ldr	r3, [pc, #644]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f59e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5a0:	f003 0303 	and.w	r3, r3, #3
 800f5a4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800f5a6:	4b9f      	ldr	r3, [pc, #636]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f5a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5aa:	0b1b      	lsrs	r3, r3, #12
 800f5ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f5b0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800f5b2:	4b9c      	ldr	r3, [pc, #624]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f5b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5b6:	091b      	lsrs	r3, r3, #4
 800f5b8:	f003 0301 	and.w	r3, r3, #1
 800f5bc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800f5be:	4b99      	ldr	r3, [pc, #612]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f5c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f5c2:	08db      	lsrs	r3, r3, #3
 800f5c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f5c8:	693a      	ldr	r2, [r7, #16]
 800f5ca:	fb02 f303 	mul.w	r3, r2, r3
 800f5ce:	ee07 3a90 	vmov	s15, r3
 800f5d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f5d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800f5da:	697b      	ldr	r3, [r7, #20]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	f000 8111 	beq.w	800f804 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800f5e2:	69bb      	ldr	r3, [r7, #24]
 800f5e4:	2b02      	cmp	r3, #2
 800f5e6:	f000 8083 	beq.w	800f6f0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800f5ea:	69bb      	ldr	r3, [r7, #24]
 800f5ec:	2b02      	cmp	r3, #2
 800f5ee:	f200 80a1 	bhi.w	800f734 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800f5f2:	69bb      	ldr	r3, [r7, #24]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d003      	beq.n	800f600 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800f5f8:	69bb      	ldr	r3, [r7, #24]
 800f5fa:	2b01      	cmp	r3, #1
 800f5fc:	d056      	beq.n	800f6ac <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800f5fe:	e099      	b.n	800f734 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f600:	4b88      	ldr	r3, [pc, #544]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	f003 0320 	and.w	r3, r3, #32
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d02d      	beq.n	800f668 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f60c:	4b85      	ldr	r3, [pc, #532]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	08db      	lsrs	r3, r3, #3
 800f612:	f003 0303 	and.w	r3, r3, #3
 800f616:	4a84      	ldr	r2, [pc, #528]	; (800f828 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800f618:	fa22 f303 	lsr.w	r3, r2, r3
 800f61c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f61e:	68bb      	ldr	r3, [r7, #8]
 800f620:	ee07 3a90 	vmov	s15, r3
 800f624:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f628:	697b      	ldr	r3, [r7, #20]
 800f62a:	ee07 3a90 	vmov	s15, r3
 800f62e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f636:	4b7b      	ldr	r3, [pc, #492]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f63a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f63e:	ee07 3a90 	vmov	s15, r3
 800f642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f646:	ed97 6a03 	vldr	s12, [r7, #12]
 800f64a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800f82c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f64e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f656:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f65a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f65e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f662:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f666:	e087      	b.n	800f778 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f668:	697b      	ldr	r3, [r7, #20]
 800f66a:	ee07 3a90 	vmov	s15, r3
 800f66e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f672:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800f830 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800f676:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f67a:	4b6a      	ldr	r3, [pc, #424]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f67c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f67e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f682:	ee07 3a90 	vmov	s15, r3
 800f686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f68a:	ed97 6a03 	vldr	s12, [r7, #12]
 800f68e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800f82c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f69a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f69e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f6a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f6a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f6aa:	e065      	b.n	800f778 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f6ac:	697b      	ldr	r3, [r7, #20]
 800f6ae:	ee07 3a90 	vmov	s15, r3
 800f6b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6b6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800f834 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f6ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f6be:	4b59      	ldr	r3, [pc, #356]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f6c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f6c6:	ee07 3a90 	vmov	s15, r3
 800f6ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f6ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800f6d2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800f82c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f6d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f6da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f6de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f6e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f6e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f6ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f6ee:	e043      	b.n	800f778 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f6f0:	697b      	ldr	r3, [r7, #20]
 800f6f2:	ee07 3a90 	vmov	s15, r3
 800f6f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6fa:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800f838 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800f6fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f702:	4b48      	ldr	r3, [pc, #288]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f70a:	ee07 3a90 	vmov	s15, r3
 800f70e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f712:	ed97 6a03 	vldr	s12, [r7, #12]
 800f716:	eddf 5a45 	vldr	s11, [pc, #276]	; 800f82c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f71a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f71e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f722:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f72a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f72e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f732:	e021      	b.n	800f778 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f734:	697b      	ldr	r3, [r7, #20]
 800f736:	ee07 3a90 	vmov	s15, r3
 800f73a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f73e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800f834 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f746:	4b37      	ldr	r3, [pc, #220]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f74a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f74e:	ee07 3a90 	vmov	s15, r3
 800f752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f756:	ed97 6a03 	vldr	s12, [r7, #12]
 800f75a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800f82c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f75e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f766:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f76a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f76e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f772:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f776:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800f778:	4b2a      	ldr	r3, [pc, #168]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f77a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f77c:	0a5b      	lsrs	r3, r3, #9
 800f77e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f782:	ee07 3a90 	vmov	s15, r3
 800f786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f78a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f78e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f792:	edd7 6a07 	vldr	s13, [r7, #28]
 800f796:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f79a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f79e:	ee17 2a90 	vmov	r2, s15
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800f7a6:	4b1f      	ldr	r3, [pc, #124]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f7a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7aa:	0c1b      	lsrs	r3, r3, #16
 800f7ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f7b0:	ee07 3a90 	vmov	s15, r3
 800f7b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f7b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f7bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f7c0:	edd7 6a07 	vldr	s13, [r7, #28]
 800f7c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f7c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f7cc:	ee17 2a90 	vmov	r2, s15
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800f7d4:	4b13      	ldr	r3, [pc, #76]	; (800f824 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f7d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7d8:	0e1b      	lsrs	r3, r3, #24
 800f7da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f7de:	ee07 3a90 	vmov	s15, r3
 800f7e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f7e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f7ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f7ee:	edd7 6a07 	vldr	s13, [r7, #28]
 800f7f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f7f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f7fa:	ee17 2a90 	vmov	r2, s15
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800f802:	e008      	b.n	800f816 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	2200      	movs	r2, #0
 800f808:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	2200      	movs	r2, #0
 800f80e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	2200      	movs	r2, #0
 800f814:	609a      	str	r2, [r3, #8]
}
 800f816:	bf00      	nop
 800f818:	3724      	adds	r7, #36	; 0x24
 800f81a:	46bd      	mov	sp, r7
 800f81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f820:	4770      	bx	lr
 800f822:	bf00      	nop
 800f824:	58024400 	.word	0x58024400
 800f828:	03d09000 	.word	0x03d09000
 800f82c:	46000000 	.word	0x46000000
 800f830:	4c742400 	.word	0x4c742400
 800f834:	4a742400 	.word	0x4a742400
 800f838:	4bbebc20 	.word	0x4bbebc20

0800f83c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800f83c:	b480      	push	{r7}
 800f83e:	b089      	sub	sp, #36	; 0x24
 800f840:	af00      	add	r7, sp, #0
 800f842:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f844:	4ba1      	ldr	r3, [pc, #644]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f848:	f003 0303 	and.w	r3, r3, #3
 800f84c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800f84e:	4b9f      	ldr	r3, [pc, #636]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f852:	0d1b      	lsrs	r3, r3, #20
 800f854:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f858:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800f85a:	4b9c      	ldr	r3, [pc, #624]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f85c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f85e:	0a1b      	lsrs	r3, r3, #8
 800f860:	f003 0301 	and.w	r3, r3, #1
 800f864:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800f866:	4b99      	ldr	r3, [pc, #612]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f86a:	08db      	lsrs	r3, r3, #3
 800f86c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f870:	693a      	ldr	r2, [r7, #16]
 800f872:	fb02 f303 	mul.w	r3, r2, r3
 800f876:	ee07 3a90 	vmov	s15, r3
 800f87a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f87e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800f882:	697b      	ldr	r3, [r7, #20]
 800f884:	2b00      	cmp	r3, #0
 800f886:	f000 8111 	beq.w	800faac <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800f88a:	69bb      	ldr	r3, [r7, #24]
 800f88c:	2b02      	cmp	r3, #2
 800f88e:	f000 8083 	beq.w	800f998 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800f892:	69bb      	ldr	r3, [r7, #24]
 800f894:	2b02      	cmp	r3, #2
 800f896:	f200 80a1 	bhi.w	800f9dc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800f89a:	69bb      	ldr	r3, [r7, #24]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d003      	beq.n	800f8a8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800f8a0:	69bb      	ldr	r3, [r7, #24]
 800f8a2:	2b01      	cmp	r3, #1
 800f8a4:	d056      	beq.n	800f954 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800f8a6:	e099      	b.n	800f9dc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f8a8:	4b88      	ldr	r3, [pc, #544]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	f003 0320 	and.w	r3, r3, #32
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d02d      	beq.n	800f910 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f8b4:	4b85      	ldr	r3, [pc, #532]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	08db      	lsrs	r3, r3, #3
 800f8ba:	f003 0303 	and.w	r3, r3, #3
 800f8be:	4a84      	ldr	r2, [pc, #528]	; (800fad0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800f8c0:	fa22 f303 	lsr.w	r3, r2, r3
 800f8c4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f8c6:	68bb      	ldr	r3, [r7, #8]
 800f8c8:	ee07 3a90 	vmov	s15, r3
 800f8cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f8d0:	697b      	ldr	r3, [r7, #20]
 800f8d2:	ee07 3a90 	vmov	s15, r3
 800f8d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f8da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f8de:	4b7b      	ldr	r3, [pc, #492]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f8e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f8e6:	ee07 3a90 	vmov	s15, r3
 800f8ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f8ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800f8f2:	eddf 5a78 	vldr	s11, [pc, #480]	; 800fad4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f8f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f8fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f8fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f90a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f90e:	e087      	b.n	800fa20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f910:	697b      	ldr	r3, [r7, #20]
 800f912:	ee07 3a90 	vmov	s15, r3
 800f916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f91a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800fad8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800f91e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f922:	4b6a      	ldr	r3, [pc, #424]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f92a:	ee07 3a90 	vmov	s15, r3
 800f92e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f932:	ed97 6a03 	vldr	s12, [r7, #12]
 800f936:	eddf 5a67 	vldr	s11, [pc, #412]	; 800fad4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f93a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f93e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f942:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f94a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f94e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f952:	e065      	b.n	800fa20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f954:	697b      	ldr	r3, [r7, #20]
 800f956:	ee07 3a90 	vmov	s15, r3
 800f95a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f95e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800fadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f966:	4b59      	ldr	r3, [pc, #356]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f96a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f96e:	ee07 3a90 	vmov	s15, r3
 800f972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f976:	ed97 6a03 	vldr	s12, [r7, #12]
 800f97a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800fad4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f97e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f986:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f98a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f98e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f992:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f996:	e043      	b.n	800fa20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f998:	697b      	ldr	r3, [r7, #20]
 800f99a:	ee07 3a90 	vmov	s15, r3
 800f99e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f9a2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800fae0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800f9a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f9aa:	4b48      	ldr	r3, [pc, #288]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f9ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f9b2:	ee07 3a90 	vmov	s15, r3
 800f9b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f9ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800f9be:	eddf 5a45 	vldr	s11, [pc, #276]	; 800fad4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f9c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f9c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f9ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f9ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f9d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f9d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f9da:	e021      	b.n	800fa20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f9dc:	697b      	ldr	r3, [r7, #20]
 800f9de:	ee07 3a90 	vmov	s15, r3
 800f9e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f9e6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800fadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f9ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f9ee:	4b37      	ldr	r3, [pc, #220]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f9f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f9f6:	ee07 3a90 	vmov	s15, r3
 800f9fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f9fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800fa02:	eddf 5a34 	vldr	s11, [pc, #208]	; 800fad4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800fa06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fa0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fa0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800fa12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fa16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fa1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fa1e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800fa20:	4b2a      	ldr	r3, [pc, #168]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fa22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa24:	0a5b      	lsrs	r3, r3, #9
 800fa26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fa2a:	ee07 3a90 	vmov	s15, r3
 800fa2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fa32:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fa36:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fa3a:	edd7 6a07 	vldr	s13, [r7, #28]
 800fa3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fa42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fa46:	ee17 2a90 	vmov	r2, s15
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800fa4e:	4b1f      	ldr	r3, [pc, #124]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fa50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa52:	0c1b      	lsrs	r3, r3, #16
 800fa54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fa58:	ee07 3a90 	vmov	s15, r3
 800fa5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fa60:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fa64:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fa68:	edd7 6a07 	vldr	s13, [r7, #28]
 800fa6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fa70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fa74:	ee17 2a90 	vmov	r2, s15
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800fa7c:	4b13      	ldr	r3, [pc, #76]	; (800facc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fa7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa80:	0e1b      	lsrs	r3, r3, #24
 800fa82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fa86:	ee07 3a90 	vmov	s15, r3
 800fa8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fa8e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fa92:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fa96:	edd7 6a07 	vldr	s13, [r7, #28]
 800fa9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fa9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800faa2:	ee17 2a90 	vmov	r2, s15
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800faaa:	e008      	b.n	800fabe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	2200      	movs	r2, #0
 800fab0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	2200      	movs	r2, #0
 800fab6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	2200      	movs	r2, #0
 800fabc:	609a      	str	r2, [r3, #8]
}
 800fabe:	bf00      	nop
 800fac0:	3724      	adds	r7, #36	; 0x24
 800fac2:	46bd      	mov	sp, r7
 800fac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac8:	4770      	bx	lr
 800faca:	bf00      	nop
 800facc:	58024400 	.word	0x58024400
 800fad0:	03d09000 	.word	0x03d09000
 800fad4:	46000000 	.word	0x46000000
 800fad8:	4c742400 	.word	0x4c742400
 800fadc:	4a742400 	.word	0x4a742400
 800fae0:	4bbebc20 	.word	0x4bbebc20

0800fae4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800fae4:	b480      	push	{r7}
 800fae6:	b089      	sub	sp, #36	; 0x24
 800fae8:	af00      	add	r7, sp, #0
 800faea:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800faec:	4ba0      	ldr	r3, [pc, #640]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800faee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800faf0:	f003 0303 	and.w	r3, r3, #3
 800faf4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800faf6:	4b9e      	ldr	r3, [pc, #632]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800faf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fafa:	091b      	lsrs	r3, r3, #4
 800fafc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fb00:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800fb02:	4b9b      	ldr	r3, [pc, #620]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fb04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fb06:	f003 0301 	and.w	r3, r3, #1
 800fb0a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800fb0c:	4b98      	ldr	r3, [pc, #608]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fb0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fb10:	08db      	lsrs	r3, r3, #3
 800fb12:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fb16:	693a      	ldr	r2, [r7, #16]
 800fb18:	fb02 f303 	mul.w	r3, r2, r3
 800fb1c:	ee07 3a90 	vmov	s15, r3
 800fb20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fb24:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800fb28:	697b      	ldr	r3, [r7, #20]
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	f000 8111 	beq.w	800fd52 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800fb30:	69bb      	ldr	r3, [r7, #24]
 800fb32:	2b02      	cmp	r3, #2
 800fb34:	f000 8083 	beq.w	800fc3e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800fb38:	69bb      	ldr	r3, [r7, #24]
 800fb3a:	2b02      	cmp	r3, #2
 800fb3c:	f200 80a1 	bhi.w	800fc82 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800fb40:	69bb      	ldr	r3, [r7, #24]
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d003      	beq.n	800fb4e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800fb46:	69bb      	ldr	r3, [r7, #24]
 800fb48:	2b01      	cmp	r3, #1
 800fb4a:	d056      	beq.n	800fbfa <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800fb4c:	e099      	b.n	800fc82 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fb4e:	4b88      	ldr	r3, [pc, #544]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	f003 0320 	and.w	r3, r3, #32
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d02d      	beq.n	800fbb6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fb5a:	4b85      	ldr	r3, [pc, #532]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fb5c:	681b      	ldr	r3, [r3, #0]
 800fb5e:	08db      	lsrs	r3, r3, #3
 800fb60:	f003 0303 	and.w	r3, r3, #3
 800fb64:	4a83      	ldr	r2, [pc, #524]	; (800fd74 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800fb66:	fa22 f303 	lsr.w	r3, r2, r3
 800fb6a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800fb6c:	68bb      	ldr	r3, [r7, #8]
 800fb6e:	ee07 3a90 	vmov	s15, r3
 800fb72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fb76:	697b      	ldr	r3, [r7, #20]
 800fb78:	ee07 3a90 	vmov	s15, r3
 800fb7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fb80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fb84:	4b7a      	ldr	r3, [pc, #488]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fb86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fb8c:	ee07 3a90 	vmov	s15, r3
 800fb90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fb94:	ed97 6a03 	vldr	s12, [r7, #12]
 800fb98:	eddf 5a77 	vldr	s11, [pc, #476]	; 800fd78 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800fb9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fba0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fba4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800fba8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fbac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fbb0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800fbb4:	e087      	b.n	800fcc6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800fbb6:	697b      	ldr	r3, [r7, #20]
 800fbb8:	ee07 3a90 	vmov	s15, r3
 800fbbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fbc0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800fd7c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800fbc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fbc8:	4b69      	ldr	r3, [pc, #420]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fbca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fbd0:	ee07 3a90 	vmov	s15, r3
 800fbd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fbd8:	ed97 6a03 	vldr	s12, [r7, #12]
 800fbdc:	eddf 5a66 	vldr	s11, [pc, #408]	; 800fd78 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800fbe0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fbe4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fbe8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800fbec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fbf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fbf4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fbf8:	e065      	b.n	800fcc6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800fbfa:	697b      	ldr	r3, [r7, #20]
 800fbfc:	ee07 3a90 	vmov	s15, r3
 800fc00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fc04:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800fd80 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800fc08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fc0c:	4b58      	ldr	r3, [pc, #352]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fc0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fc10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fc14:	ee07 3a90 	vmov	s15, r3
 800fc18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fc1c:	ed97 6a03 	vldr	s12, [r7, #12]
 800fc20:	eddf 5a55 	vldr	s11, [pc, #340]	; 800fd78 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800fc24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fc28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fc2c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800fc30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fc34:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fc38:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fc3c:	e043      	b.n	800fcc6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800fc3e:	697b      	ldr	r3, [r7, #20]
 800fc40:	ee07 3a90 	vmov	s15, r3
 800fc44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fc48:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800fd84 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800fc4c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fc50:	4b47      	ldr	r3, [pc, #284]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fc52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fc54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fc58:	ee07 3a90 	vmov	s15, r3
 800fc5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fc60:	ed97 6a03 	vldr	s12, [r7, #12]
 800fc64:	eddf 5a44 	vldr	s11, [pc, #272]	; 800fd78 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800fc68:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fc6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fc70:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800fc74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fc78:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fc7c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fc80:	e021      	b.n	800fcc6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800fc82:	697b      	ldr	r3, [r7, #20]
 800fc84:	ee07 3a90 	vmov	s15, r3
 800fc88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fc8c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800fd7c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800fc90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fc94:	4b36      	ldr	r3, [pc, #216]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fc96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fc98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fc9c:	ee07 3a90 	vmov	s15, r3
 800fca0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fca4:	ed97 6a03 	vldr	s12, [r7, #12]
 800fca8:	eddf 5a33 	vldr	s11, [pc, #204]	; 800fd78 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800fcac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fcb0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fcb4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800fcb8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fcbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fcc0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fcc4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800fcc6:	4b2a      	ldr	r3, [pc, #168]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fcc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fcca:	0a5b      	lsrs	r3, r3, #9
 800fccc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fcd0:	ee07 3a90 	vmov	s15, r3
 800fcd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fcd8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fcdc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fce0:	edd7 6a07 	vldr	s13, [r7, #28]
 800fce4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fce8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fcec:	ee17 2a90 	vmov	r2, s15
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800fcf4:	4b1e      	ldr	r3, [pc, #120]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fcf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fcf8:	0c1b      	lsrs	r3, r3, #16
 800fcfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fcfe:	ee07 3a90 	vmov	s15, r3
 800fd02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fd0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fd0e:	edd7 6a07 	vldr	s13, [r7, #28]
 800fd12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fd16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fd1a:	ee17 2a90 	vmov	r2, s15
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800fd22:	4b13      	ldr	r3, [pc, #76]	; (800fd70 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800fd24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd26:	0e1b      	lsrs	r3, r3, #24
 800fd28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fd2c:	ee07 3a90 	vmov	s15, r3
 800fd30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd34:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fd38:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fd3c:	edd7 6a07 	vldr	s13, [r7, #28]
 800fd40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fd44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fd48:	ee17 2a90 	vmov	r2, s15
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800fd50:	e008      	b.n	800fd64 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	2200      	movs	r2, #0
 800fd56:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	2200      	movs	r2, #0
 800fd62:	609a      	str	r2, [r3, #8]
}
 800fd64:	bf00      	nop
 800fd66:	3724      	adds	r7, #36	; 0x24
 800fd68:	46bd      	mov	sp, r7
 800fd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd6e:	4770      	bx	lr
 800fd70:	58024400 	.word	0x58024400
 800fd74:	03d09000 	.word	0x03d09000
 800fd78:	46000000 	.word	0x46000000
 800fd7c:	4c742400 	.word	0x4c742400
 800fd80:	4a742400 	.word	0x4a742400
 800fd84:	4bbebc20 	.word	0x4bbebc20

0800fd88 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b084      	sub	sp, #16
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
 800fd90:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fd92:	2300      	movs	r3, #0
 800fd94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800fd96:	4b53      	ldr	r3, [pc, #332]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fd98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd9a:	f003 0303 	and.w	r3, r3, #3
 800fd9e:	2b03      	cmp	r3, #3
 800fda0:	d101      	bne.n	800fda6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800fda2:	2301      	movs	r3, #1
 800fda4:	e099      	b.n	800feda <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800fda6:	4b4f      	ldr	r3, [pc, #316]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	4a4e      	ldr	r2, [pc, #312]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fdac:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800fdb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fdb2:	f7f7 f88d 	bl	8006ed0 <HAL_GetTick>
 800fdb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800fdb8:	e008      	b.n	800fdcc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800fdba:	f7f7 f889 	bl	8006ed0 <HAL_GetTick>
 800fdbe:	4602      	mov	r2, r0
 800fdc0:	68bb      	ldr	r3, [r7, #8]
 800fdc2:	1ad3      	subs	r3, r2, r3
 800fdc4:	2b02      	cmp	r3, #2
 800fdc6:	d901      	bls.n	800fdcc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800fdc8:	2303      	movs	r3, #3
 800fdca:	e086      	b.n	800feda <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800fdcc:	4b45      	ldr	r3, [pc, #276]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d1f0      	bne.n	800fdba <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800fdd8:	4b42      	ldr	r3, [pc, #264]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fdda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fddc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	681b      	ldr	r3, [r3, #0]
 800fde4:	031b      	lsls	r3, r3, #12
 800fde6:	493f      	ldr	r1, [pc, #252]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fde8:	4313      	orrs	r3, r2
 800fdea:	628b      	str	r3, [r1, #40]	; 0x28
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	685b      	ldr	r3, [r3, #4]
 800fdf0:	3b01      	subs	r3, #1
 800fdf2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	689b      	ldr	r3, [r3, #8]
 800fdfa:	3b01      	subs	r3, #1
 800fdfc:	025b      	lsls	r3, r3, #9
 800fdfe:	b29b      	uxth	r3, r3
 800fe00:	431a      	orrs	r2, r3
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	68db      	ldr	r3, [r3, #12]
 800fe06:	3b01      	subs	r3, #1
 800fe08:	041b      	lsls	r3, r3, #16
 800fe0a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800fe0e:	431a      	orrs	r2, r3
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	691b      	ldr	r3, [r3, #16]
 800fe14:	3b01      	subs	r3, #1
 800fe16:	061b      	lsls	r3, r3, #24
 800fe18:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800fe1c:	4931      	ldr	r1, [pc, #196]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe1e:	4313      	orrs	r3, r2
 800fe20:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800fe22:	4b30      	ldr	r3, [pc, #192]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe26:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	695b      	ldr	r3, [r3, #20]
 800fe2e:	492d      	ldr	r1, [pc, #180]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe30:	4313      	orrs	r3, r2
 800fe32:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800fe34:	4b2b      	ldr	r3, [pc, #172]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe38:	f023 0220 	bic.w	r2, r3, #32
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	699b      	ldr	r3, [r3, #24]
 800fe40:	4928      	ldr	r1, [pc, #160]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe42:	4313      	orrs	r3, r2
 800fe44:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800fe46:	4b27      	ldr	r3, [pc, #156]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe4a:	4a26      	ldr	r2, [pc, #152]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe4c:	f023 0310 	bic.w	r3, r3, #16
 800fe50:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800fe52:	4b24      	ldr	r3, [pc, #144]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fe56:	4b24      	ldr	r3, [pc, #144]	; (800fee8 <RCCEx_PLL2_Config+0x160>)
 800fe58:	4013      	ands	r3, r2
 800fe5a:	687a      	ldr	r2, [r7, #4]
 800fe5c:	69d2      	ldr	r2, [r2, #28]
 800fe5e:	00d2      	lsls	r2, r2, #3
 800fe60:	4920      	ldr	r1, [pc, #128]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe62:	4313      	orrs	r3, r2
 800fe64:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800fe66:	4b1f      	ldr	r3, [pc, #124]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe6a:	4a1e      	ldr	r2, [pc, #120]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe6c:	f043 0310 	orr.w	r3, r3, #16
 800fe70:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800fe72:	683b      	ldr	r3, [r7, #0]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d106      	bne.n	800fe86 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800fe78:	4b1a      	ldr	r3, [pc, #104]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe7c:	4a19      	ldr	r2, [pc, #100]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe7e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fe82:	62d3      	str	r3, [r2, #44]	; 0x2c
 800fe84:	e00f      	b.n	800fea6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800fe86:	683b      	ldr	r3, [r7, #0]
 800fe88:	2b01      	cmp	r3, #1
 800fe8a:	d106      	bne.n	800fe9a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800fe8c:	4b15      	ldr	r3, [pc, #84]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe90:	4a14      	ldr	r2, [pc, #80]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fe96:	62d3      	str	r3, [r2, #44]	; 0x2c
 800fe98:	e005      	b.n	800fea6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800fe9a:	4b12      	ldr	r3, [pc, #72]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fe9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe9e:	4a11      	ldr	r2, [pc, #68]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fea0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fea4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800fea6:	4b0f      	ldr	r3, [pc, #60]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	4a0e      	ldr	r2, [pc, #56]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800feac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800feb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800feb2:	f7f7 f80d 	bl	8006ed0 <HAL_GetTick>
 800feb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800feb8:	e008      	b.n	800fecc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800feba:	f7f7 f809 	bl	8006ed0 <HAL_GetTick>
 800febe:	4602      	mov	r2, r0
 800fec0:	68bb      	ldr	r3, [r7, #8]
 800fec2:	1ad3      	subs	r3, r2, r3
 800fec4:	2b02      	cmp	r3, #2
 800fec6:	d901      	bls.n	800fecc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800fec8:	2303      	movs	r3, #3
 800feca:	e006      	b.n	800feda <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800fecc:	4b05      	ldr	r3, [pc, #20]	; (800fee4 <RCCEx_PLL2_Config+0x15c>)
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d0f0      	beq.n	800feba <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800fed8:	7bfb      	ldrb	r3, [r7, #15]
}
 800feda:	4618      	mov	r0, r3
 800fedc:	3710      	adds	r7, #16
 800fede:	46bd      	mov	sp, r7
 800fee0:	bd80      	pop	{r7, pc}
 800fee2:	bf00      	nop
 800fee4:	58024400 	.word	0x58024400
 800fee8:	ffff0007 	.word	0xffff0007

0800feec <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800feec:	b580      	push	{r7, lr}
 800feee:	b084      	sub	sp, #16
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
 800fef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fef6:	2300      	movs	r3, #0
 800fef8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800fefa:	4b53      	ldr	r3, [pc, #332]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800fefc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fefe:	f003 0303 	and.w	r3, r3, #3
 800ff02:	2b03      	cmp	r3, #3
 800ff04:	d101      	bne.n	800ff0a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ff06:	2301      	movs	r3, #1
 800ff08:	e099      	b.n	801003e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ff0a:	4b4f      	ldr	r3, [pc, #316]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	4a4e      	ldr	r2, [pc, #312]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ff10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ff14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ff16:	f7f6 ffdb 	bl	8006ed0 <HAL_GetTick>
 800ff1a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ff1c:	e008      	b.n	800ff30 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ff1e:	f7f6 ffd7 	bl	8006ed0 <HAL_GetTick>
 800ff22:	4602      	mov	r2, r0
 800ff24:	68bb      	ldr	r3, [r7, #8]
 800ff26:	1ad3      	subs	r3, r2, r3
 800ff28:	2b02      	cmp	r3, #2
 800ff2a:	d901      	bls.n	800ff30 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ff2c:	2303      	movs	r3, #3
 800ff2e:	e086      	b.n	801003e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ff30:	4b45      	ldr	r3, [pc, #276]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d1f0      	bne.n	800ff1e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ff3c:	4b42      	ldr	r3, [pc, #264]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ff3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ff40:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	051b      	lsls	r3, r3, #20
 800ff4a:	493f      	ldr	r1, [pc, #252]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ff4c:	4313      	orrs	r3, r2
 800ff4e:	628b      	str	r3, [r1, #40]	; 0x28
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	685b      	ldr	r3, [r3, #4]
 800ff54:	3b01      	subs	r3, #1
 800ff56:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	689b      	ldr	r3, [r3, #8]
 800ff5e:	3b01      	subs	r3, #1
 800ff60:	025b      	lsls	r3, r3, #9
 800ff62:	b29b      	uxth	r3, r3
 800ff64:	431a      	orrs	r2, r3
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	68db      	ldr	r3, [r3, #12]
 800ff6a:	3b01      	subs	r3, #1
 800ff6c:	041b      	lsls	r3, r3, #16
 800ff6e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ff72:	431a      	orrs	r2, r3
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	691b      	ldr	r3, [r3, #16]
 800ff78:	3b01      	subs	r3, #1
 800ff7a:	061b      	lsls	r3, r3, #24
 800ff7c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800ff80:	4931      	ldr	r1, [pc, #196]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ff82:	4313      	orrs	r3, r2
 800ff84:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ff86:	4b30      	ldr	r3, [pc, #192]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ff88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff8a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	695b      	ldr	r3, [r3, #20]
 800ff92:	492d      	ldr	r1, [pc, #180]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ff94:	4313      	orrs	r3, r2
 800ff96:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ff98:	4b2b      	ldr	r3, [pc, #172]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ff9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff9c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	699b      	ldr	r3, [r3, #24]
 800ffa4:	4928      	ldr	r1, [pc, #160]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ffa6:	4313      	orrs	r3, r2
 800ffa8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ffaa:	4b27      	ldr	r3, [pc, #156]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ffac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffae:	4a26      	ldr	r2, [pc, #152]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ffb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ffb4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ffb6:	4b24      	ldr	r3, [pc, #144]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ffb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ffba:	4b24      	ldr	r3, [pc, #144]	; (801004c <RCCEx_PLL3_Config+0x160>)
 800ffbc:	4013      	ands	r3, r2
 800ffbe:	687a      	ldr	r2, [r7, #4]
 800ffc0:	69d2      	ldr	r2, [r2, #28]
 800ffc2:	00d2      	lsls	r2, r2, #3
 800ffc4:	4920      	ldr	r1, [pc, #128]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ffc6:	4313      	orrs	r3, r2
 800ffc8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ffca:	4b1f      	ldr	r3, [pc, #124]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ffcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffce:	4a1e      	ldr	r2, [pc, #120]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ffd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ffd4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ffd6:	683b      	ldr	r3, [r7, #0]
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d106      	bne.n	800ffea <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ffdc:	4b1a      	ldr	r3, [pc, #104]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ffde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffe0:	4a19      	ldr	r2, [pc, #100]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800ffe2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ffe6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ffe8:	e00f      	b.n	801000a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	2b01      	cmp	r3, #1
 800ffee:	d106      	bne.n	800fffe <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800fff0:	4b15      	ldr	r3, [pc, #84]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800fff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fff4:	4a14      	ldr	r2, [pc, #80]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 800fff6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800fffa:	62d3      	str	r3, [r2, #44]	; 0x2c
 800fffc:	e005      	b.n	801000a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800fffe:	4b12      	ldr	r3, [pc, #72]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 8010000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010002:	4a11      	ldr	r2, [pc, #68]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 8010004:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8010008:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801000a:	4b0f      	ldr	r3, [pc, #60]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	4a0e      	ldr	r2, [pc, #56]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 8010010:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010014:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010016:	f7f6 ff5b 	bl	8006ed0 <HAL_GetTick>
 801001a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801001c:	e008      	b.n	8010030 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801001e:	f7f6 ff57 	bl	8006ed0 <HAL_GetTick>
 8010022:	4602      	mov	r2, r0
 8010024:	68bb      	ldr	r3, [r7, #8]
 8010026:	1ad3      	subs	r3, r2, r3
 8010028:	2b02      	cmp	r3, #2
 801002a:	d901      	bls.n	8010030 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 801002c:	2303      	movs	r3, #3
 801002e:	e006      	b.n	801003e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8010030:	4b05      	ldr	r3, [pc, #20]	; (8010048 <RCCEx_PLL3_Config+0x15c>)
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010038:	2b00      	cmp	r3, #0
 801003a:	d0f0      	beq.n	801001e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 801003c:	7bfb      	ldrb	r3, [r7, #15]
}
 801003e:	4618      	mov	r0, r3
 8010040:	3710      	adds	r7, #16
 8010042:	46bd      	mov	sp, r7
 8010044:	bd80      	pop	{r7, pc}
 8010046:	bf00      	nop
 8010048:	58024400 	.word	0x58024400
 801004c:	ffff0007 	.word	0xffff0007

08010050 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b084      	sub	sp, #16
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	2b00      	cmp	r3, #0
 801005c:	d101      	bne.n	8010062 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801005e:	2301      	movs	r3, #1
 8010060:	e10f      	b.n	8010282 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	2200      	movs	r2, #0
 8010066:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	4a87      	ldr	r2, [pc, #540]	; (801028c <HAL_SPI_Init+0x23c>)
 801006e:	4293      	cmp	r3, r2
 8010070:	d00f      	beq.n	8010092 <HAL_SPI_Init+0x42>
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	4a86      	ldr	r2, [pc, #536]	; (8010290 <HAL_SPI_Init+0x240>)
 8010078:	4293      	cmp	r3, r2
 801007a:	d00a      	beq.n	8010092 <HAL_SPI_Init+0x42>
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	4a84      	ldr	r2, [pc, #528]	; (8010294 <HAL_SPI_Init+0x244>)
 8010082:	4293      	cmp	r3, r2
 8010084:	d005      	beq.n	8010092 <HAL_SPI_Init+0x42>
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	68db      	ldr	r3, [r3, #12]
 801008a:	2b0f      	cmp	r3, #15
 801008c:	d901      	bls.n	8010092 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 801008e:	2301      	movs	r3, #1
 8010090:	e0f7      	b.n	8010282 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8010092:	6878      	ldr	r0, [r7, #4]
 8010094:	f000 f900 	bl	8010298 <SPI_GetPacketSize>
 8010098:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	4a7b      	ldr	r2, [pc, #492]	; (801028c <HAL_SPI_Init+0x23c>)
 80100a0:	4293      	cmp	r3, r2
 80100a2:	d00c      	beq.n	80100be <HAL_SPI_Init+0x6e>
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	4a79      	ldr	r2, [pc, #484]	; (8010290 <HAL_SPI_Init+0x240>)
 80100aa:	4293      	cmp	r3, r2
 80100ac:	d007      	beq.n	80100be <HAL_SPI_Init+0x6e>
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	4a78      	ldr	r2, [pc, #480]	; (8010294 <HAL_SPI_Init+0x244>)
 80100b4:	4293      	cmp	r3, r2
 80100b6:	d002      	beq.n	80100be <HAL_SPI_Init+0x6e>
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	2b08      	cmp	r3, #8
 80100bc:	d811      	bhi.n	80100e2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80100c2:	4a72      	ldr	r2, [pc, #456]	; (801028c <HAL_SPI_Init+0x23c>)
 80100c4:	4293      	cmp	r3, r2
 80100c6:	d009      	beq.n	80100dc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	4a70      	ldr	r2, [pc, #448]	; (8010290 <HAL_SPI_Init+0x240>)
 80100ce:	4293      	cmp	r3, r2
 80100d0:	d004      	beq.n	80100dc <HAL_SPI_Init+0x8c>
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	4a6f      	ldr	r2, [pc, #444]	; (8010294 <HAL_SPI_Init+0x244>)
 80100d8:	4293      	cmp	r3, r2
 80100da:	d104      	bne.n	80100e6 <HAL_SPI_Init+0x96>
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	2b10      	cmp	r3, #16
 80100e0:	d901      	bls.n	80100e6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80100e2:	2301      	movs	r3, #1
 80100e4:	e0cd      	b.n	8010282 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80100ec:	b2db      	uxtb	r3, r3
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d106      	bne.n	8010100 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	2200      	movs	r2, #0
 80100f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80100fa:	6878      	ldr	r0, [r7, #4]
 80100fc:	f7f5 ff64 	bl	8005fc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	2202      	movs	r2, #2
 8010104:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	681a      	ldr	r2, [r3, #0]
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	f022 0201 	bic.w	r2, r2, #1
 8010116:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	689b      	ldr	r3, [r3, #8]
 801011e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8010122:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	699b      	ldr	r3, [r3, #24]
 8010128:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 801012c:	d119      	bne.n	8010162 <HAL_SPI_Init+0x112>
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	685b      	ldr	r3, [r3, #4]
 8010132:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010136:	d103      	bne.n	8010140 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801013c:	2b00      	cmp	r3, #0
 801013e:	d008      	beq.n	8010152 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010144:	2b00      	cmp	r3, #0
 8010146:	d10c      	bne.n	8010162 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801014c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010150:	d107      	bne.n	8010162 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	681a      	ldr	r2, [r3, #0]
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8010160:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	685b      	ldr	r3, [r3, #4]
 8010166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801016a:	2b00      	cmp	r3, #0
 801016c:	d00f      	beq.n	801018e <HAL_SPI_Init+0x13e>
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	68db      	ldr	r3, [r3, #12]
 8010172:	2b06      	cmp	r3, #6
 8010174:	d90b      	bls.n	801018e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	430a      	orrs	r2, r1
 801018a:	601a      	str	r2, [r3, #0]
 801018c:	e007      	b.n	801019e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	681a      	ldr	r2, [r3, #0]
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801019c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	69da      	ldr	r2, [r3, #28]
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80101a6:	431a      	orrs	r2, r3
 80101a8:	68bb      	ldr	r3, [r7, #8]
 80101aa:	431a      	orrs	r2, r3
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80101b0:	ea42 0103 	orr.w	r1, r2, r3
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	68da      	ldr	r2, [r3, #12]
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	430a      	orrs	r2, r1
 80101be:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101c8:	431a      	orrs	r2, r3
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80101ce:	431a      	orrs	r2, r3
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	699b      	ldr	r3, [r3, #24]
 80101d4:	431a      	orrs	r2, r3
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	691b      	ldr	r3, [r3, #16]
 80101da:	431a      	orrs	r2, r3
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	695b      	ldr	r3, [r3, #20]
 80101e0:	431a      	orrs	r2, r3
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	6a1b      	ldr	r3, [r3, #32]
 80101e6:	431a      	orrs	r2, r3
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	685b      	ldr	r3, [r3, #4]
 80101ec:	431a      	orrs	r2, r3
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80101f2:	431a      	orrs	r2, r3
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	689b      	ldr	r3, [r3, #8]
 80101f8:	431a      	orrs	r2, r3
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80101fe:	ea42 0103 	orr.w	r1, r2, r3
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	430a      	orrs	r2, r1
 801020c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	685b      	ldr	r3, [r3, #4]
 8010212:	2b00      	cmp	r3, #0
 8010214:	d113      	bne.n	801023e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	689b      	ldr	r3, [r3, #8]
 801021c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010228:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	689b      	ldr	r3, [r3, #8]
 8010230:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801023c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	f022 0201 	bic.w	r2, r2, #1
 801024c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	685b      	ldr	r3, [r3, #4]
 8010252:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010256:	2b00      	cmp	r3, #0
 8010258:	d00a      	beq.n	8010270 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	68db      	ldr	r3, [r3, #12]
 8010260:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	430a      	orrs	r2, r1
 801026e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	2200      	movs	r2, #0
 8010274:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	2201      	movs	r2, #1
 801027c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8010280:	2300      	movs	r3, #0
}
 8010282:	4618      	mov	r0, r3
 8010284:	3710      	adds	r7, #16
 8010286:	46bd      	mov	sp, r7
 8010288:	bd80      	pop	{r7, pc}
 801028a:	bf00      	nop
 801028c:	40013000 	.word	0x40013000
 8010290:	40003800 	.word	0x40003800
 8010294:	40003c00 	.word	0x40003c00

08010298 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8010298:	b480      	push	{r7}
 801029a:	b085      	sub	sp, #20
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80102a4:	095b      	lsrs	r3, r3, #5
 80102a6:	3301      	adds	r3, #1
 80102a8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	68db      	ldr	r3, [r3, #12]
 80102ae:	3301      	adds	r3, #1
 80102b0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80102b2:	68bb      	ldr	r3, [r7, #8]
 80102b4:	3307      	adds	r3, #7
 80102b6:	08db      	lsrs	r3, r3, #3
 80102b8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80102ba:	68bb      	ldr	r3, [r7, #8]
 80102bc:	68fa      	ldr	r2, [r7, #12]
 80102be:	fb02 f303 	mul.w	r3, r2, r3
}
 80102c2:	4618      	mov	r0, r3
 80102c4:	3714      	adds	r7, #20
 80102c6:	46bd      	mov	sp, r7
 80102c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102cc:	4770      	bx	lr

080102ce <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80102ce:	b580      	push	{r7, lr}
 80102d0:	b082      	sub	sp, #8
 80102d2:	af00      	add	r7, sp, #0
 80102d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d101      	bne.n	80102e0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80102dc:	2301      	movs	r3, #1
 80102de:	e049      	b.n	8010374 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80102e6:	b2db      	uxtb	r3, r3
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d106      	bne.n	80102fa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	2200      	movs	r2, #0
 80102f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80102f4:	6878      	ldr	r0, [r7, #4]
 80102f6:	f7f5 ffaf 	bl	8006258 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	2202      	movs	r2, #2
 80102fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	681a      	ldr	r2, [r3, #0]
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	3304      	adds	r3, #4
 801030a:	4619      	mov	r1, r3
 801030c:	4610      	mov	r0, r2
 801030e:	f000 ffe5 	bl	80112dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	2201      	movs	r2, #1
 8010316:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	2201      	movs	r2, #1
 801031e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	2201      	movs	r2, #1
 8010326:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	2201      	movs	r2, #1
 801032e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	2201      	movs	r2, #1
 8010336:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	2201      	movs	r2, #1
 801033e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	2201      	movs	r2, #1
 8010346:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	2201      	movs	r2, #1
 801034e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	2201      	movs	r2, #1
 8010356:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	2201      	movs	r2, #1
 801035e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	2201      	movs	r2, #1
 8010366:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	2201      	movs	r2, #1
 801036e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8010372:	2300      	movs	r3, #0
}
 8010374:	4618      	mov	r0, r3
 8010376:	3708      	adds	r7, #8
 8010378:	46bd      	mov	sp, r7
 801037a:	bd80      	pop	{r7, pc}

0801037c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 801037c:	b480      	push	{r7}
 801037e:	b085      	sub	sp, #20
 8010380:	af00      	add	r7, sp, #0
 8010382:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801038a:	b2db      	uxtb	r3, r3
 801038c:	2b01      	cmp	r3, #1
 801038e:	d001      	beq.n	8010394 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8010390:	2301      	movs	r3, #1
 8010392:	e054      	b.n	801043e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	2202      	movs	r2, #2
 8010398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	68da      	ldr	r2, [r3, #12]
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	f042 0201 	orr.w	r2, r2, #1
 80103aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	4a26      	ldr	r2, [pc, #152]	; (801044c <HAL_TIM_Base_Start_IT+0xd0>)
 80103b2:	4293      	cmp	r3, r2
 80103b4:	d022      	beq.n	80103fc <HAL_TIM_Base_Start_IT+0x80>
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80103be:	d01d      	beq.n	80103fc <HAL_TIM_Base_Start_IT+0x80>
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	4a22      	ldr	r2, [pc, #136]	; (8010450 <HAL_TIM_Base_Start_IT+0xd4>)
 80103c6:	4293      	cmp	r3, r2
 80103c8:	d018      	beq.n	80103fc <HAL_TIM_Base_Start_IT+0x80>
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	4a21      	ldr	r2, [pc, #132]	; (8010454 <HAL_TIM_Base_Start_IT+0xd8>)
 80103d0:	4293      	cmp	r3, r2
 80103d2:	d013      	beq.n	80103fc <HAL_TIM_Base_Start_IT+0x80>
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	4a1f      	ldr	r2, [pc, #124]	; (8010458 <HAL_TIM_Base_Start_IT+0xdc>)
 80103da:	4293      	cmp	r3, r2
 80103dc:	d00e      	beq.n	80103fc <HAL_TIM_Base_Start_IT+0x80>
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	4a1e      	ldr	r2, [pc, #120]	; (801045c <HAL_TIM_Base_Start_IT+0xe0>)
 80103e4:	4293      	cmp	r3, r2
 80103e6:	d009      	beq.n	80103fc <HAL_TIM_Base_Start_IT+0x80>
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	4a1c      	ldr	r2, [pc, #112]	; (8010460 <HAL_TIM_Base_Start_IT+0xe4>)
 80103ee:	4293      	cmp	r3, r2
 80103f0:	d004      	beq.n	80103fc <HAL_TIM_Base_Start_IT+0x80>
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	4a1b      	ldr	r2, [pc, #108]	; (8010464 <HAL_TIM_Base_Start_IT+0xe8>)
 80103f8:	4293      	cmp	r3, r2
 80103fa:	d115      	bne.n	8010428 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	689a      	ldr	r2, [r3, #8]
 8010402:	4b19      	ldr	r3, [pc, #100]	; (8010468 <HAL_TIM_Base_Start_IT+0xec>)
 8010404:	4013      	ands	r3, r2
 8010406:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010408:	68fb      	ldr	r3, [r7, #12]
 801040a:	2b06      	cmp	r3, #6
 801040c:	d015      	beq.n	801043a <HAL_TIM_Base_Start_IT+0xbe>
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010414:	d011      	beq.n	801043a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	681b      	ldr	r3, [r3, #0]
 801041a:	681a      	ldr	r2, [r3, #0]
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	f042 0201 	orr.w	r2, r2, #1
 8010424:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010426:	e008      	b.n	801043a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	681a      	ldr	r2, [r3, #0]
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	f042 0201 	orr.w	r2, r2, #1
 8010436:	601a      	str	r2, [r3, #0]
 8010438:	e000      	b.n	801043c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801043a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801043c:	2300      	movs	r3, #0
}
 801043e:	4618      	mov	r0, r3
 8010440:	3714      	adds	r7, #20
 8010442:	46bd      	mov	sp, r7
 8010444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010448:	4770      	bx	lr
 801044a:	bf00      	nop
 801044c:	40010000 	.word	0x40010000
 8010450:	40000400 	.word	0x40000400
 8010454:	40000800 	.word	0x40000800
 8010458:	40000c00 	.word	0x40000c00
 801045c:	40010400 	.word	0x40010400
 8010460:	40001800 	.word	0x40001800
 8010464:	40014000 	.word	0x40014000
 8010468:	00010007 	.word	0x00010007

0801046c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 801046c:	b580      	push	{r7, lr}
 801046e:	b082      	sub	sp, #8
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d101      	bne.n	801047e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801047a:	2301      	movs	r3, #1
 801047c:	e049      	b.n	8010512 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010484:	b2db      	uxtb	r3, r3
 8010486:	2b00      	cmp	r3, #0
 8010488:	d106      	bne.n	8010498 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	2200      	movs	r2, #0
 801048e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8010492:	6878      	ldr	r0, [r7, #4]
 8010494:	f7f5 fe26 	bl	80060e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	2202      	movs	r2, #2
 801049c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	681a      	ldr	r2, [r3, #0]
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	3304      	adds	r3, #4
 80104a8:	4619      	mov	r1, r3
 80104aa:	4610      	mov	r0, r2
 80104ac:	f000 ff16 	bl	80112dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	2201      	movs	r2, #1
 80104b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	2201      	movs	r2, #1
 80104bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	2201      	movs	r2, #1
 80104c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	2201      	movs	r2, #1
 80104cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	2201      	movs	r2, #1
 80104d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	2201      	movs	r2, #1
 80104dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	2201      	movs	r2, #1
 80104e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	2201      	movs	r2, #1
 80104ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	2201      	movs	r2, #1
 80104f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	2201      	movs	r2, #1
 80104fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	2201      	movs	r2, #1
 8010504:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	2201      	movs	r2, #1
 801050c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8010510:	2300      	movs	r3, #0
}
 8010512:	4618      	mov	r0, r3
 8010514:	3708      	adds	r7, #8
 8010516:	46bd      	mov	sp, r7
 8010518:	bd80      	pop	{r7, pc}
	...

0801051c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801051c:	b580      	push	{r7, lr}
 801051e:	b084      	sub	sp, #16
 8010520:	af00      	add	r7, sp, #0
 8010522:	6078      	str	r0, [r7, #4]
 8010524:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8010526:	683b      	ldr	r3, [r7, #0]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d109      	bne.n	8010540 <HAL_TIM_PWM_Start+0x24>
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8010532:	b2db      	uxtb	r3, r3
 8010534:	2b01      	cmp	r3, #1
 8010536:	bf14      	ite	ne
 8010538:	2301      	movne	r3, #1
 801053a:	2300      	moveq	r3, #0
 801053c:	b2db      	uxtb	r3, r3
 801053e:	e03c      	b.n	80105ba <HAL_TIM_PWM_Start+0x9e>
 8010540:	683b      	ldr	r3, [r7, #0]
 8010542:	2b04      	cmp	r3, #4
 8010544:	d109      	bne.n	801055a <HAL_TIM_PWM_Start+0x3e>
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 801054c:	b2db      	uxtb	r3, r3
 801054e:	2b01      	cmp	r3, #1
 8010550:	bf14      	ite	ne
 8010552:	2301      	movne	r3, #1
 8010554:	2300      	moveq	r3, #0
 8010556:	b2db      	uxtb	r3, r3
 8010558:	e02f      	b.n	80105ba <HAL_TIM_PWM_Start+0x9e>
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	2b08      	cmp	r3, #8
 801055e:	d109      	bne.n	8010574 <HAL_TIM_PWM_Start+0x58>
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010566:	b2db      	uxtb	r3, r3
 8010568:	2b01      	cmp	r3, #1
 801056a:	bf14      	ite	ne
 801056c:	2301      	movne	r3, #1
 801056e:	2300      	moveq	r3, #0
 8010570:	b2db      	uxtb	r3, r3
 8010572:	e022      	b.n	80105ba <HAL_TIM_PWM_Start+0x9e>
 8010574:	683b      	ldr	r3, [r7, #0]
 8010576:	2b0c      	cmp	r3, #12
 8010578:	d109      	bne.n	801058e <HAL_TIM_PWM_Start+0x72>
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010580:	b2db      	uxtb	r3, r3
 8010582:	2b01      	cmp	r3, #1
 8010584:	bf14      	ite	ne
 8010586:	2301      	movne	r3, #1
 8010588:	2300      	moveq	r3, #0
 801058a:	b2db      	uxtb	r3, r3
 801058c:	e015      	b.n	80105ba <HAL_TIM_PWM_Start+0x9e>
 801058e:	683b      	ldr	r3, [r7, #0]
 8010590:	2b10      	cmp	r3, #16
 8010592:	d109      	bne.n	80105a8 <HAL_TIM_PWM_Start+0x8c>
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801059a:	b2db      	uxtb	r3, r3
 801059c:	2b01      	cmp	r3, #1
 801059e:	bf14      	ite	ne
 80105a0:	2301      	movne	r3, #1
 80105a2:	2300      	moveq	r3, #0
 80105a4:	b2db      	uxtb	r3, r3
 80105a6:	e008      	b.n	80105ba <HAL_TIM_PWM_Start+0x9e>
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80105ae:	b2db      	uxtb	r3, r3
 80105b0:	2b01      	cmp	r3, #1
 80105b2:	bf14      	ite	ne
 80105b4:	2301      	movne	r3, #1
 80105b6:	2300      	moveq	r3, #0
 80105b8:	b2db      	uxtb	r3, r3
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d001      	beq.n	80105c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80105be:	2301      	movs	r3, #1
 80105c0:	e0a1      	b.n	8010706 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80105c2:	683b      	ldr	r3, [r7, #0]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d104      	bne.n	80105d2 <HAL_TIM_PWM_Start+0xb6>
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	2202      	movs	r2, #2
 80105cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80105d0:	e023      	b.n	801061a <HAL_TIM_PWM_Start+0xfe>
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	2b04      	cmp	r3, #4
 80105d6:	d104      	bne.n	80105e2 <HAL_TIM_PWM_Start+0xc6>
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2202      	movs	r2, #2
 80105dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80105e0:	e01b      	b.n	801061a <HAL_TIM_PWM_Start+0xfe>
 80105e2:	683b      	ldr	r3, [r7, #0]
 80105e4:	2b08      	cmp	r3, #8
 80105e6:	d104      	bne.n	80105f2 <HAL_TIM_PWM_Start+0xd6>
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	2202      	movs	r2, #2
 80105ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80105f0:	e013      	b.n	801061a <HAL_TIM_PWM_Start+0xfe>
 80105f2:	683b      	ldr	r3, [r7, #0]
 80105f4:	2b0c      	cmp	r3, #12
 80105f6:	d104      	bne.n	8010602 <HAL_TIM_PWM_Start+0xe6>
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	2202      	movs	r2, #2
 80105fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8010600:	e00b      	b.n	801061a <HAL_TIM_PWM_Start+0xfe>
 8010602:	683b      	ldr	r3, [r7, #0]
 8010604:	2b10      	cmp	r3, #16
 8010606:	d104      	bne.n	8010612 <HAL_TIM_PWM_Start+0xf6>
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	2202      	movs	r2, #2
 801060c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010610:	e003      	b.n	801061a <HAL_TIM_PWM_Start+0xfe>
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	2202      	movs	r2, #2
 8010616:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	2201      	movs	r2, #1
 8010620:	6839      	ldr	r1, [r7, #0]
 8010622:	4618      	mov	r0, r3
 8010624:	f001 fc5d 	bl	8011ee2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	4a38      	ldr	r2, [pc, #224]	; (8010710 <HAL_TIM_PWM_Start+0x1f4>)
 801062e:	4293      	cmp	r3, r2
 8010630:	d013      	beq.n	801065a <HAL_TIM_PWM_Start+0x13e>
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	4a37      	ldr	r2, [pc, #220]	; (8010714 <HAL_TIM_PWM_Start+0x1f8>)
 8010638:	4293      	cmp	r3, r2
 801063a:	d00e      	beq.n	801065a <HAL_TIM_PWM_Start+0x13e>
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	4a35      	ldr	r2, [pc, #212]	; (8010718 <HAL_TIM_PWM_Start+0x1fc>)
 8010642:	4293      	cmp	r3, r2
 8010644:	d009      	beq.n	801065a <HAL_TIM_PWM_Start+0x13e>
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	4a34      	ldr	r2, [pc, #208]	; (801071c <HAL_TIM_PWM_Start+0x200>)
 801064c:	4293      	cmp	r3, r2
 801064e:	d004      	beq.n	801065a <HAL_TIM_PWM_Start+0x13e>
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	4a32      	ldr	r2, [pc, #200]	; (8010720 <HAL_TIM_PWM_Start+0x204>)
 8010656:	4293      	cmp	r3, r2
 8010658:	d101      	bne.n	801065e <HAL_TIM_PWM_Start+0x142>
 801065a:	2301      	movs	r3, #1
 801065c:	e000      	b.n	8010660 <HAL_TIM_PWM_Start+0x144>
 801065e:	2300      	movs	r3, #0
 8010660:	2b00      	cmp	r3, #0
 8010662:	d007      	beq.n	8010674 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010672:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	681b      	ldr	r3, [r3, #0]
 8010678:	4a25      	ldr	r2, [pc, #148]	; (8010710 <HAL_TIM_PWM_Start+0x1f4>)
 801067a:	4293      	cmp	r3, r2
 801067c:	d022      	beq.n	80106c4 <HAL_TIM_PWM_Start+0x1a8>
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010686:	d01d      	beq.n	80106c4 <HAL_TIM_PWM_Start+0x1a8>
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	681b      	ldr	r3, [r3, #0]
 801068c:	4a25      	ldr	r2, [pc, #148]	; (8010724 <HAL_TIM_PWM_Start+0x208>)
 801068e:	4293      	cmp	r3, r2
 8010690:	d018      	beq.n	80106c4 <HAL_TIM_PWM_Start+0x1a8>
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	4a24      	ldr	r2, [pc, #144]	; (8010728 <HAL_TIM_PWM_Start+0x20c>)
 8010698:	4293      	cmp	r3, r2
 801069a:	d013      	beq.n	80106c4 <HAL_TIM_PWM_Start+0x1a8>
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	4a22      	ldr	r2, [pc, #136]	; (801072c <HAL_TIM_PWM_Start+0x210>)
 80106a2:	4293      	cmp	r3, r2
 80106a4:	d00e      	beq.n	80106c4 <HAL_TIM_PWM_Start+0x1a8>
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	4a1a      	ldr	r2, [pc, #104]	; (8010714 <HAL_TIM_PWM_Start+0x1f8>)
 80106ac:	4293      	cmp	r3, r2
 80106ae:	d009      	beq.n	80106c4 <HAL_TIM_PWM_Start+0x1a8>
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	4a1e      	ldr	r2, [pc, #120]	; (8010730 <HAL_TIM_PWM_Start+0x214>)
 80106b6:	4293      	cmp	r3, r2
 80106b8:	d004      	beq.n	80106c4 <HAL_TIM_PWM_Start+0x1a8>
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	4a16      	ldr	r2, [pc, #88]	; (8010718 <HAL_TIM_PWM_Start+0x1fc>)
 80106c0:	4293      	cmp	r3, r2
 80106c2:	d115      	bne.n	80106f0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	689a      	ldr	r2, [r3, #8]
 80106ca:	4b1a      	ldr	r3, [pc, #104]	; (8010734 <HAL_TIM_PWM_Start+0x218>)
 80106cc:	4013      	ands	r3, r2
 80106ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	2b06      	cmp	r3, #6
 80106d4:	d015      	beq.n	8010702 <HAL_TIM_PWM_Start+0x1e6>
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80106dc:	d011      	beq.n	8010702 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	681a      	ldr	r2, [r3, #0]
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	f042 0201 	orr.w	r2, r2, #1
 80106ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80106ee:	e008      	b.n	8010702 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	681b      	ldr	r3, [r3, #0]
 80106f4:	681a      	ldr	r2, [r3, #0]
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	f042 0201 	orr.w	r2, r2, #1
 80106fe:	601a      	str	r2, [r3, #0]
 8010700:	e000      	b.n	8010704 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010702:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8010704:	2300      	movs	r3, #0
}
 8010706:	4618      	mov	r0, r3
 8010708:	3710      	adds	r7, #16
 801070a:	46bd      	mov	sp, r7
 801070c:	bd80      	pop	{r7, pc}
 801070e:	bf00      	nop
 8010710:	40010000 	.word	0x40010000
 8010714:	40010400 	.word	0x40010400
 8010718:	40014000 	.word	0x40014000
 801071c:	40014400 	.word	0x40014400
 8010720:	40014800 	.word	0x40014800
 8010724:	40000400 	.word	0x40000400
 8010728:	40000800 	.word	0x40000800
 801072c:	40000c00 	.word	0x40000c00
 8010730:	40001800 	.word	0x40001800
 8010734:	00010007 	.word	0x00010007

08010738 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8010738:	b580      	push	{r7, lr}
 801073a:	b082      	sub	sp, #8
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	2b00      	cmp	r3, #0
 8010744:	d101      	bne.n	801074a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8010746:	2301      	movs	r3, #1
 8010748:	e049      	b.n	80107de <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010750:	b2db      	uxtb	r3, r3
 8010752:	2b00      	cmp	r3, #0
 8010754:	d106      	bne.n	8010764 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	2200      	movs	r2, #0
 801075a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f7f5 fcf8 	bl	8006154 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	2202      	movs	r2, #2
 8010768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	681a      	ldr	r2, [r3, #0]
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	3304      	adds	r3, #4
 8010774:	4619      	mov	r1, r3
 8010776:	4610      	mov	r0, r2
 8010778:	f000 fdb0 	bl	80112dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	2201      	movs	r2, #1
 8010780:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	2201      	movs	r2, #1
 8010788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	2201      	movs	r2, #1
 8010790:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	2201      	movs	r2, #1
 8010798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	2201      	movs	r2, #1
 80107a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	2201      	movs	r2, #1
 80107a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	2201      	movs	r2, #1
 80107b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	2201      	movs	r2, #1
 80107b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	2201      	movs	r2, #1
 80107c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	2201      	movs	r2, #1
 80107c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	2201      	movs	r2, #1
 80107d0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	2201      	movs	r2, #1
 80107d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80107dc:	2300      	movs	r3, #0
}
 80107de:	4618      	mov	r0, r3
 80107e0:	3708      	adds	r7, #8
 80107e2:	46bd      	mov	sp, r7
 80107e4:	bd80      	pop	{r7, pc}
	...

080107e8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b084      	sub	sp, #16
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]
 80107f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80107f2:	683b      	ldr	r3, [r7, #0]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d104      	bne.n	8010802 <HAL_TIM_IC_Start+0x1a>
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80107fe:	b2db      	uxtb	r3, r3
 8010800:	e023      	b.n	801084a <HAL_TIM_IC_Start+0x62>
 8010802:	683b      	ldr	r3, [r7, #0]
 8010804:	2b04      	cmp	r3, #4
 8010806:	d104      	bne.n	8010812 <HAL_TIM_IC_Start+0x2a>
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 801080e:	b2db      	uxtb	r3, r3
 8010810:	e01b      	b.n	801084a <HAL_TIM_IC_Start+0x62>
 8010812:	683b      	ldr	r3, [r7, #0]
 8010814:	2b08      	cmp	r3, #8
 8010816:	d104      	bne.n	8010822 <HAL_TIM_IC_Start+0x3a>
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801081e:	b2db      	uxtb	r3, r3
 8010820:	e013      	b.n	801084a <HAL_TIM_IC_Start+0x62>
 8010822:	683b      	ldr	r3, [r7, #0]
 8010824:	2b0c      	cmp	r3, #12
 8010826:	d104      	bne.n	8010832 <HAL_TIM_IC_Start+0x4a>
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801082e:	b2db      	uxtb	r3, r3
 8010830:	e00b      	b.n	801084a <HAL_TIM_IC_Start+0x62>
 8010832:	683b      	ldr	r3, [r7, #0]
 8010834:	2b10      	cmp	r3, #16
 8010836:	d104      	bne.n	8010842 <HAL_TIM_IC_Start+0x5a>
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801083e:	b2db      	uxtb	r3, r3
 8010840:	e003      	b.n	801084a <HAL_TIM_IC_Start+0x62>
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010848:	b2db      	uxtb	r3, r3
 801084a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 801084c:	683b      	ldr	r3, [r7, #0]
 801084e:	2b00      	cmp	r3, #0
 8010850:	d104      	bne.n	801085c <HAL_TIM_IC_Start+0x74>
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010858:	b2db      	uxtb	r3, r3
 801085a:	e013      	b.n	8010884 <HAL_TIM_IC_Start+0x9c>
 801085c:	683b      	ldr	r3, [r7, #0]
 801085e:	2b04      	cmp	r3, #4
 8010860:	d104      	bne.n	801086c <HAL_TIM_IC_Start+0x84>
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010868:	b2db      	uxtb	r3, r3
 801086a:	e00b      	b.n	8010884 <HAL_TIM_IC_Start+0x9c>
 801086c:	683b      	ldr	r3, [r7, #0]
 801086e:	2b08      	cmp	r3, #8
 8010870:	d104      	bne.n	801087c <HAL_TIM_IC_Start+0x94>
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8010878:	b2db      	uxtb	r3, r3
 801087a:	e003      	b.n	8010884 <HAL_TIM_IC_Start+0x9c>
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8010882:	b2db      	uxtb	r3, r3
 8010884:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8010886:	7bfb      	ldrb	r3, [r7, #15]
 8010888:	2b01      	cmp	r3, #1
 801088a:	d102      	bne.n	8010892 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 801088c:	7bbb      	ldrb	r3, [r7, #14]
 801088e:	2b01      	cmp	r3, #1
 8010890:	d001      	beq.n	8010896 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8010892:	2301      	movs	r3, #1
 8010894:	e097      	b.n	80109c6 <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8010896:	683b      	ldr	r3, [r7, #0]
 8010898:	2b00      	cmp	r3, #0
 801089a:	d104      	bne.n	80108a6 <HAL_TIM_IC_Start+0xbe>
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	2202      	movs	r2, #2
 80108a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80108a4:	e023      	b.n	80108ee <HAL_TIM_IC_Start+0x106>
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	2b04      	cmp	r3, #4
 80108aa:	d104      	bne.n	80108b6 <HAL_TIM_IC_Start+0xce>
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	2202      	movs	r2, #2
 80108b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80108b4:	e01b      	b.n	80108ee <HAL_TIM_IC_Start+0x106>
 80108b6:	683b      	ldr	r3, [r7, #0]
 80108b8:	2b08      	cmp	r3, #8
 80108ba:	d104      	bne.n	80108c6 <HAL_TIM_IC_Start+0xde>
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	2202      	movs	r2, #2
 80108c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80108c4:	e013      	b.n	80108ee <HAL_TIM_IC_Start+0x106>
 80108c6:	683b      	ldr	r3, [r7, #0]
 80108c8:	2b0c      	cmp	r3, #12
 80108ca:	d104      	bne.n	80108d6 <HAL_TIM_IC_Start+0xee>
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	2202      	movs	r2, #2
 80108d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80108d4:	e00b      	b.n	80108ee <HAL_TIM_IC_Start+0x106>
 80108d6:	683b      	ldr	r3, [r7, #0]
 80108d8:	2b10      	cmp	r3, #16
 80108da:	d104      	bne.n	80108e6 <HAL_TIM_IC_Start+0xfe>
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	2202      	movs	r2, #2
 80108e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80108e4:	e003      	b.n	80108ee <HAL_TIM_IC_Start+0x106>
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	2202      	movs	r2, #2
 80108ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80108ee:	683b      	ldr	r3, [r7, #0]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d104      	bne.n	80108fe <HAL_TIM_IC_Start+0x116>
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	2202      	movs	r2, #2
 80108f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80108fc:	e013      	b.n	8010926 <HAL_TIM_IC_Start+0x13e>
 80108fe:	683b      	ldr	r3, [r7, #0]
 8010900:	2b04      	cmp	r3, #4
 8010902:	d104      	bne.n	801090e <HAL_TIM_IC_Start+0x126>
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	2202      	movs	r2, #2
 8010908:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801090c:	e00b      	b.n	8010926 <HAL_TIM_IC_Start+0x13e>
 801090e:	683b      	ldr	r3, [r7, #0]
 8010910:	2b08      	cmp	r3, #8
 8010912:	d104      	bne.n	801091e <HAL_TIM_IC_Start+0x136>
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	2202      	movs	r2, #2
 8010918:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 801091c:	e003      	b.n	8010926 <HAL_TIM_IC_Start+0x13e>
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	2202      	movs	r2, #2
 8010922:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	2201      	movs	r2, #1
 801092c:	6839      	ldr	r1, [r7, #0]
 801092e:	4618      	mov	r0, r3
 8010930:	f001 fad7 	bl	8011ee2 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	4a25      	ldr	r2, [pc, #148]	; (80109d0 <HAL_TIM_IC_Start+0x1e8>)
 801093a:	4293      	cmp	r3, r2
 801093c:	d022      	beq.n	8010984 <HAL_TIM_IC_Start+0x19c>
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010946:	d01d      	beq.n	8010984 <HAL_TIM_IC_Start+0x19c>
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	4a21      	ldr	r2, [pc, #132]	; (80109d4 <HAL_TIM_IC_Start+0x1ec>)
 801094e:	4293      	cmp	r3, r2
 8010950:	d018      	beq.n	8010984 <HAL_TIM_IC_Start+0x19c>
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	4a20      	ldr	r2, [pc, #128]	; (80109d8 <HAL_TIM_IC_Start+0x1f0>)
 8010958:	4293      	cmp	r3, r2
 801095a:	d013      	beq.n	8010984 <HAL_TIM_IC_Start+0x19c>
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	4a1e      	ldr	r2, [pc, #120]	; (80109dc <HAL_TIM_IC_Start+0x1f4>)
 8010962:	4293      	cmp	r3, r2
 8010964:	d00e      	beq.n	8010984 <HAL_TIM_IC_Start+0x19c>
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	4a1d      	ldr	r2, [pc, #116]	; (80109e0 <HAL_TIM_IC_Start+0x1f8>)
 801096c:	4293      	cmp	r3, r2
 801096e:	d009      	beq.n	8010984 <HAL_TIM_IC_Start+0x19c>
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	4a1b      	ldr	r2, [pc, #108]	; (80109e4 <HAL_TIM_IC_Start+0x1fc>)
 8010976:	4293      	cmp	r3, r2
 8010978:	d004      	beq.n	8010984 <HAL_TIM_IC_Start+0x19c>
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	4a1a      	ldr	r2, [pc, #104]	; (80109e8 <HAL_TIM_IC_Start+0x200>)
 8010980:	4293      	cmp	r3, r2
 8010982:	d115      	bne.n	80109b0 <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	689a      	ldr	r2, [r3, #8]
 801098a:	4b18      	ldr	r3, [pc, #96]	; (80109ec <HAL_TIM_IC_Start+0x204>)
 801098c:	4013      	ands	r3, r2
 801098e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010990:	68bb      	ldr	r3, [r7, #8]
 8010992:	2b06      	cmp	r3, #6
 8010994:	d015      	beq.n	80109c2 <HAL_TIM_IC_Start+0x1da>
 8010996:	68bb      	ldr	r3, [r7, #8]
 8010998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801099c:	d011      	beq.n	80109c2 <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	681a      	ldr	r2, [r3, #0]
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	f042 0201 	orr.w	r2, r2, #1
 80109ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80109ae:	e008      	b.n	80109c2 <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	681a      	ldr	r2, [r3, #0]
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	f042 0201 	orr.w	r2, r2, #1
 80109be:	601a      	str	r2, [r3, #0]
 80109c0:	e000      	b.n	80109c4 <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80109c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80109c4:	2300      	movs	r3, #0
}
 80109c6:	4618      	mov	r0, r3
 80109c8:	3710      	adds	r7, #16
 80109ca:	46bd      	mov	sp, r7
 80109cc:	bd80      	pop	{r7, pc}
 80109ce:	bf00      	nop
 80109d0:	40010000 	.word	0x40010000
 80109d4:	40000400 	.word	0x40000400
 80109d8:	40000800 	.word	0x40000800
 80109dc:	40000c00 	.word	0x40000c00
 80109e0:	40010400 	.word	0x40010400
 80109e4:	40001800 	.word	0x40001800
 80109e8:	40014000 	.word	0x40014000
 80109ec:	00010007 	.word	0x00010007

080109f0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80109f0:	b580      	push	{r7, lr}
 80109f2:	b084      	sub	sp, #16
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	6078      	str	r0, [r7, #4]
 80109f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80109fa:	2300      	movs	r3, #0
 80109fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80109fe:	683b      	ldr	r3, [r7, #0]
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d104      	bne.n	8010a0e <HAL_TIM_IC_Start_IT+0x1e>
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8010a0a:	b2db      	uxtb	r3, r3
 8010a0c:	e023      	b.n	8010a56 <HAL_TIM_IC_Start_IT+0x66>
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	2b04      	cmp	r3, #4
 8010a12:	d104      	bne.n	8010a1e <HAL_TIM_IC_Start_IT+0x2e>
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8010a1a:	b2db      	uxtb	r3, r3
 8010a1c:	e01b      	b.n	8010a56 <HAL_TIM_IC_Start_IT+0x66>
 8010a1e:	683b      	ldr	r3, [r7, #0]
 8010a20:	2b08      	cmp	r3, #8
 8010a22:	d104      	bne.n	8010a2e <HAL_TIM_IC_Start_IT+0x3e>
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010a2a:	b2db      	uxtb	r3, r3
 8010a2c:	e013      	b.n	8010a56 <HAL_TIM_IC_Start_IT+0x66>
 8010a2e:	683b      	ldr	r3, [r7, #0]
 8010a30:	2b0c      	cmp	r3, #12
 8010a32:	d104      	bne.n	8010a3e <HAL_TIM_IC_Start_IT+0x4e>
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010a3a:	b2db      	uxtb	r3, r3
 8010a3c:	e00b      	b.n	8010a56 <HAL_TIM_IC_Start_IT+0x66>
 8010a3e:	683b      	ldr	r3, [r7, #0]
 8010a40:	2b10      	cmp	r3, #16
 8010a42:	d104      	bne.n	8010a4e <HAL_TIM_IC_Start_IT+0x5e>
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010a4a:	b2db      	uxtb	r3, r3
 8010a4c:	e003      	b.n	8010a56 <HAL_TIM_IC_Start_IT+0x66>
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010a54:	b2db      	uxtb	r3, r3
 8010a56:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8010a58:	683b      	ldr	r3, [r7, #0]
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d104      	bne.n	8010a68 <HAL_TIM_IC_Start_IT+0x78>
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010a64:	b2db      	uxtb	r3, r3
 8010a66:	e013      	b.n	8010a90 <HAL_TIM_IC_Start_IT+0xa0>
 8010a68:	683b      	ldr	r3, [r7, #0]
 8010a6a:	2b04      	cmp	r3, #4
 8010a6c:	d104      	bne.n	8010a78 <HAL_TIM_IC_Start_IT+0x88>
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010a74:	b2db      	uxtb	r3, r3
 8010a76:	e00b      	b.n	8010a90 <HAL_TIM_IC_Start_IT+0xa0>
 8010a78:	683b      	ldr	r3, [r7, #0]
 8010a7a:	2b08      	cmp	r3, #8
 8010a7c:	d104      	bne.n	8010a88 <HAL_TIM_IC_Start_IT+0x98>
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8010a84:	b2db      	uxtb	r3, r3
 8010a86:	e003      	b.n	8010a90 <HAL_TIM_IC_Start_IT+0xa0>
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8010a8e:	b2db      	uxtb	r3, r3
 8010a90:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8010a92:	7bbb      	ldrb	r3, [r7, #14]
 8010a94:	2b01      	cmp	r3, #1
 8010a96:	d102      	bne.n	8010a9e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8010a98:	7b7b      	ldrb	r3, [r7, #13]
 8010a9a:	2b01      	cmp	r3, #1
 8010a9c:	d001      	beq.n	8010aa2 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8010a9e:	2301      	movs	r3, #1
 8010aa0:	e0e2      	b.n	8010c68 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8010aa2:	683b      	ldr	r3, [r7, #0]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d104      	bne.n	8010ab2 <HAL_TIM_IC_Start_IT+0xc2>
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	2202      	movs	r2, #2
 8010aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010ab0:	e023      	b.n	8010afa <HAL_TIM_IC_Start_IT+0x10a>
 8010ab2:	683b      	ldr	r3, [r7, #0]
 8010ab4:	2b04      	cmp	r3, #4
 8010ab6:	d104      	bne.n	8010ac2 <HAL_TIM_IC_Start_IT+0xd2>
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	2202      	movs	r2, #2
 8010abc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010ac0:	e01b      	b.n	8010afa <HAL_TIM_IC_Start_IT+0x10a>
 8010ac2:	683b      	ldr	r3, [r7, #0]
 8010ac4:	2b08      	cmp	r3, #8
 8010ac6:	d104      	bne.n	8010ad2 <HAL_TIM_IC_Start_IT+0xe2>
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	2202      	movs	r2, #2
 8010acc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010ad0:	e013      	b.n	8010afa <HAL_TIM_IC_Start_IT+0x10a>
 8010ad2:	683b      	ldr	r3, [r7, #0]
 8010ad4:	2b0c      	cmp	r3, #12
 8010ad6:	d104      	bne.n	8010ae2 <HAL_TIM_IC_Start_IT+0xf2>
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	2202      	movs	r2, #2
 8010adc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8010ae0:	e00b      	b.n	8010afa <HAL_TIM_IC_Start_IT+0x10a>
 8010ae2:	683b      	ldr	r3, [r7, #0]
 8010ae4:	2b10      	cmp	r3, #16
 8010ae6:	d104      	bne.n	8010af2 <HAL_TIM_IC_Start_IT+0x102>
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	2202      	movs	r2, #2
 8010aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010af0:	e003      	b.n	8010afa <HAL_TIM_IC_Start_IT+0x10a>
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	2202      	movs	r2, #2
 8010af6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8010afa:	683b      	ldr	r3, [r7, #0]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d104      	bne.n	8010b0a <HAL_TIM_IC_Start_IT+0x11a>
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	2202      	movs	r2, #2
 8010b04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010b08:	e013      	b.n	8010b32 <HAL_TIM_IC_Start_IT+0x142>
 8010b0a:	683b      	ldr	r3, [r7, #0]
 8010b0c:	2b04      	cmp	r3, #4
 8010b0e:	d104      	bne.n	8010b1a <HAL_TIM_IC_Start_IT+0x12a>
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	2202      	movs	r2, #2
 8010b14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010b18:	e00b      	b.n	8010b32 <HAL_TIM_IC_Start_IT+0x142>
 8010b1a:	683b      	ldr	r3, [r7, #0]
 8010b1c:	2b08      	cmp	r3, #8
 8010b1e:	d104      	bne.n	8010b2a <HAL_TIM_IC_Start_IT+0x13a>
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	2202      	movs	r2, #2
 8010b24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8010b28:	e003      	b.n	8010b32 <HAL_TIM_IC_Start_IT+0x142>
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	2202      	movs	r2, #2
 8010b2e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8010b32:	683b      	ldr	r3, [r7, #0]
 8010b34:	2b0c      	cmp	r3, #12
 8010b36:	d841      	bhi.n	8010bbc <HAL_TIM_IC_Start_IT+0x1cc>
 8010b38:	a201      	add	r2, pc, #4	; (adr r2, 8010b40 <HAL_TIM_IC_Start_IT+0x150>)
 8010b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b3e:	bf00      	nop
 8010b40:	08010b75 	.word	0x08010b75
 8010b44:	08010bbd 	.word	0x08010bbd
 8010b48:	08010bbd 	.word	0x08010bbd
 8010b4c:	08010bbd 	.word	0x08010bbd
 8010b50:	08010b87 	.word	0x08010b87
 8010b54:	08010bbd 	.word	0x08010bbd
 8010b58:	08010bbd 	.word	0x08010bbd
 8010b5c:	08010bbd 	.word	0x08010bbd
 8010b60:	08010b99 	.word	0x08010b99
 8010b64:	08010bbd 	.word	0x08010bbd
 8010b68:	08010bbd 	.word	0x08010bbd
 8010b6c:	08010bbd 	.word	0x08010bbd
 8010b70:	08010bab 	.word	0x08010bab
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	68da      	ldr	r2, [r3, #12]
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	f042 0202 	orr.w	r2, r2, #2
 8010b82:	60da      	str	r2, [r3, #12]
      break;
 8010b84:	e01d      	b.n	8010bc2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	68da      	ldr	r2, [r3, #12]
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	f042 0204 	orr.w	r2, r2, #4
 8010b94:	60da      	str	r2, [r3, #12]
      break;
 8010b96:	e014      	b.n	8010bc2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	68da      	ldr	r2, [r3, #12]
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	681b      	ldr	r3, [r3, #0]
 8010ba2:	f042 0208 	orr.w	r2, r2, #8
 8010ba6:	60da      	str	r2, [r3, #12]
      break;
 8010ba8:	e00b      	b.n	8010bc2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	68da      	ldr	r2, [r3, #12]
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	f042 0210 	orr.w	r2, r2, #16
 8010bb8:	60da      	str	r2, [r3, #12]
      break;
 8010bba:	e002      	b.n	8010bc2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8010bbc:	2301      	movs	r3, #1
 8010bbe:	73fb      	strb	r3, [r7, #15]
      break;
 8010bc0:	bf00      	nop
  }

  if (status == HAL_OK)
 8010bc2:	7bfb      	ldrb	r3, [r7, #15]
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d14e      	bne.n	8010c66 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	2201      	movs	r2, #1
 8010bce:	6839      	ldr	r1, [r7, #0]
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	f001 f986 	bl	8011ee2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	4a25      	ldr	r2, [pc, #148]	; (8010c70 <HAL_TIM_IC_Start_IT+0x280>)
 8010bdc:	4293      	cmp	r3, r2
 8010bde:	d022      	beq.n	8010c26 <HAL_TIM_IC_Start_IT+0x236>
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	681b      	ldr	r3, [r3, #0]
 8010be4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010be8:	d01d      	beq.n	8010c26 <HAL_TIM_IC_Start_IT+0x236>
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	4a21      	ldr	r2, [pc, #132]	; (8010c74 <HAL_TIM_IC_Start_IT+0x284>)
 8010bf0:	4293      	cmp	r3, r2
 8010bf2:	d018      	beq.n	8010c26 <HAL_TIM_IC_Start_IT+0x236>
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	4a1f      	ldr	r2, [pc, #124]	; (8010c78 <HAL_TIM_IC_Start_IT+0x288>)
 8010bfa:	4293      	cmp	r3, r2
 8010bfc:	d013      	beq.n	8010c26 <HAL_TIM_IC_Start_IT+0x236>
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	681b      	ldr	r3, [r3, #0]
 8010c02:	4a1e      	ldr	r2, [pc, #120]	; (8010c7c <HAL_TIM_IC_Start_IT+0x28c>)
 8010c04:	4293      	cmp	r3, r2
 8010c06:	d00e      	beq.n	8010c26 <HAL_TIM_IC_Start_IT+0x236>
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	4a1c      	ldr	r2, [pc, #112]	; (8010c80 <HAL_TIM_IC_Start_IT+0x290>)
 8010c0e:	4293      	cmp	r3, r2
 8010c10:	d009      	beq.n	8010c26 <HAL_TIM_IC_Start_IT+0x236>
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	4a1b      	ldr	r2, [pc, #108]	; (8010c84 <HAL_TIM_IC_Start_IT+0x294>)
 8010c18:	4293      	cmp	r3, r2
 8010c1a:	d004      	beq.n	8010c26 <HAL_TIM_IC_Start_IT+0x236>
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	4a19      	ldr	r2, [pc, #100]	; (8010c88 <HAL_TIM_IC_Start_IT+0x298>)
 8010c22:	4293      	cmp	r3, r2
 8010c24:	d115      	bne.n	8010c52 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	689a      	ldr	r2, [r3, #8]
 8010c2c:	4b17      	ldr	r3, [pc, #92]	; (8010c8c <HAL_TIM_IC_Start_IT+0x29c>)
 8010c2e:	4013      	ands	r3, r2
 8010c30:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010c32:	68bb      	ldr	r3, [r7, #8]
 8010c34:	2b06      	cmp	r3, #6
 8010c36:	d015      	beq.n	8010c64 <HAL_TIM_IC_Start_IT+0x274>
 8010c38:	68bb      	ldr	r3, [r7, #8]
 8010c3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010c3e:	d011      	beq.n	8010c64 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	681a      	ldr	r2, [r3, #0]
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	f042 0201 	orr.w	r2, r2, #1
 8010c4e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010c50:	e008      	b.n	8010c64 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	681a      	ldr	r2, [r3, #0]
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	681b      	ldr	r3, [r3, #0]
 8010c5c:	f042 0201 	orr.w	r2, r2, #1
 8010c60:	601a      	str	r2, [r3, #0]
 8010c62:	e000      	b.n	8010c66 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010c64:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8010c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c68:	4618      	mov	r0, r3
 8010c6a:	3710      	adds	r7, #16
 8010c6c:	46bd      	mov	sp, r7
 8010c6e:	bd80      	pop	{r7, pc}
 8010c70:	40010000 	.word	0x40010000
 8010c74:	40000400 	.word	0x40000400
 8010c78:	40000800 	.word	0x40000800
 8010c7c:	40000c00 	.word	0x40000c00
 8010c80:	40010400 	.word	0x40010400
 8010c84:	40001800 	.word	0x40001800
 8010c88:	40014000 	.word	0x40014000
 8010c8c:	00010007 	.word	0x00010007

08010c90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010c90:	b580      	push	{r7, lr}
 8010c92:	b082      	sub	sp, #8
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	691b      	ldr	r3, [r3, #16]
 8010c9e:	f003 0302 	and.w	r3, r3, #2
 8010ca2:	2b02      	cmp	r3, #2
 8010ca4:	d122      	bne.n	8010cec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	68db      	ldr	r3, [r3, #12]
 8010cac:	f003 0302 	and.w	r3, r3, #2
 8010cb0:	2b02      	cmp	r3, #2
 8010cb2:	d11b      	bne.n	8010cec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	f06f 0202 	mvn.w	r2, #2
 8010cbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	2201      	movs	r2, #1
 8010cc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	699b      	ldr	r3, [r3, #24]
 8010cca:	f003 0303 	and.w	r3, r3, #3
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d003      	beq.n	8010cda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010cd2:	6878      	ldr	r0, [r7, #4]
 8010cd4:	f7f3 f8ce 	bl	8003e74 <HAL_TIM_IC_CaptureCallback>
 8010cd8:	e005      	b.n	8010ce6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010cda:	6878      	ldr	r0, [r7, #4]
 8010cdc:	f000 faea 	bl	80112b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010ce0:	6878      	ldr	r0, [r7, #4]
 8010ce2:	f7f3 f8d1 	bl	8003e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	2200      	movs	r2, #0
 8010cea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	681b      	ldr	r3, [r3, #0]
 8010cf0:	691b      	ldr	r3, [r3, #16]
 8010cf2:	f003 0304 	and.w	r3, r3, #4
 8010cf6:	2b04      	cmp	r3, #4
 8010cf8:	d122      	bne.n	8010d40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	681b      	ldr	r3, [r3, #0]
 8010cfe:	68db      	ldr	r3, [r3, #12]
 8010d00:	f003 0304 	and.w	r3, r3, #4
 8010d04:	2b04      	cmp	r3, #4
 8010d06:	d11b      	bne.n	8010d40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	f06f 0204 	mvn.w	r2, #4
 8010d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	2202      	movs	r2, #2
 8010d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	699b      	ldr	r3, [r3, #24]
 8010d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d003      	beq.n	8010d2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010d26:	6878      	ldr	r0, [r7, #4]
 8010d28:	f7f3 f8a4 	bl	8003e74 <HAL_TIM_IC_CaptureCallback>
 8010d2c:	e005      	b.n	8010d3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010d2e:	6878      	ldr	r0, [r7, #4]
 8010d30:	f000 fac0 	bl	80112b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010d34:	6878      	ldr	r0, [r7, #4]
 8010d36:	f7f3 f8a7 	bl	8003e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	2200      	movs	r2, #0
 8010d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	691b      	ldr	r3, [r3, #16]
 8010d46:	f003 0308 	and.w	r3, r3, #8
 8010d4a:	2b08      	cmp	r3, #8
 8010d4c:	d122      	bne.n	8010d94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	68db      	ldr	r3, [r3, #12]
 8010d54:	f003 0308 	and.w	r3, r3, #8
 8010d58:	2b08      	cmp	r3, #8
 8010d5a:	d11b      	bne.n	8010d94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	f06f 0208 	mvn.w	r2, #8
 8010d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	2204      	movs	r2, #4
 8010d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	69db      	ldr	r3, [r3, #28]
 8010d72:	f003 0303 	and.w	r3, r3, #3
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d003      	beq.n	8010d82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010d7a:	6878      	ldr	r0, [r7, #4]
 8010d7c:	f7f3 f87a 	bl	8003e74 <HAL_TIM_IC_CaptureCallback>
 8010d80:	e005      	b.n	8010d8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010d82:	6878      	ldr	r0, [r7, #4]
 8010d84:	f000 fa96 	bl	80112b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010d88:	6878      	ldr	r0, [r7, #4]
 8010d8a:	f7f3 f87d 	bl	8003e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	2200      	movs	r2, #0
 8010d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	691b      	ldr	r3, [r3, #16]
 8010d9a:	f003 0310 	and.w	r3, r3, #16
 8010d9e:	2b10      	cmp	r3, #16
 8010da0:	d122      	bne.n	8010de8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	68db      	ldr	r3, [r3, #12]
 8010da8:	f003 0310 	and.w	r3, r3, #16
 8010dac:	2b10      	cmp	r3, #16
 8010dae:	d11b      	bne.n	8010de8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	f06f 0210 	mvn.w	r2, #16
 8010db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	2208      	movs	r2, #8
 8010dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	69db      	ldr	r3, [r3, #28]
 8010dc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d003      	beq.n	8010dd6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010dce:	6878      	ldr	r0, [r7, #4]
 8010dd0:	f7f3 f850 	bl	8003e74 <HAL_TIM_IC_CaptureCallback>
 8010dd4:	e005      	b.n	8010de2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010dd6:	6878      	ldr	r0, [r7, #4]
 8010dd8:	f000 fa6c 	bl	80112b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010ddc:	6878      	ldr	r0, [r7, #4]
 8010dde:	f7f3 f853 	bl	8003e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	2200      	movs	r2, #0
 8010de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	691b      	ldr	r3, [r3, #16]
 8010dee:	f003 0301 	and.w	r3, r3, #1
 8010df2:	2b01      	cmp	r3, #1
 8010df4:	d10e      	bne.n	8010e14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	68db      	ldr	r3, [r3, #12]
 8010dfc:	f003 0301 	and.w	r3, r3, #1
 8010e00:	2b01      	cmp	r3, #1
 8010e02:	d107      	bne.n	8010e14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	f06f 0201 	mvn.w	r2, #1
 8010e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010e0e:	6878      	ldr	r0, [r7, #4]
 8010e10:	f7f3 f846 	bl	8003ea0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	691b      	ldr	r3, [r3, #16]
 8010e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010e1e:	2b80      	cmp	r3, #128	; 0x80
 8010e20:	d10e      	bne.n	8010e40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	68db      	ldr	r3, [r3, #12]
 8010e28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010e2c:	2b80      	cmp	r3, #128	; 0x80
 8010e2e:	d107      	bne.n	8010e40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8010e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010e3a:	6878      	ldr	r0, [r7, #4]
 8010e3c:	f001 f90e 	bl	801205c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	691b      	ldr	r3, [r3, #16]
 8010e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010e4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010e4e:	d10e      	bne.n	8010e6e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	68db      	ldr	r3, [r3, #12]
 8010e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010e5a:	2b80      	cmp	r3, #128	; 0x80
 8010e5c:	d107      	bne.n	8010e6e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8010e66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010e68:	6878      	ldr	r0, [r7, #4]
 8010e6a:	f001 f901 	bl	8012070 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	691b      	ldr	r3, [r3, #16]
 8010e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010e78:	2b40      	cmp	r3, #64	; 0x40
 8010e7a:	d10e      	bne.n	8010e9a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	68db      	ldr	r3, [r3, #12]
 8010e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010e86:	2b40      	cmp	r3, #64	; 0x40
 8010e88:	d107      	bne.n	8010e9a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8010e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010e94:	6878      	ldr	r0, [r7, #4]
 8010e96:	f000 fa17 	bl	80112c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	691b      	ldr	r3, [r3, #16]
 8010ea0:	f003 0320 	and.w	r3, r3, #32
 8010ea4:	2b20      	cmp	r3, #32
 8010ea6:	d10e      	bne.n	8010ec6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	68db      	ldr	r3, [r3, #12]
 8010eae:	f003 0320 	and.w	r3, r3, #32
 8010eb2:	2b20      	cmp	r3, #32
 8010eb4:	d107      	bne.n	8010ec6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	f06f 0220 	mvn.w	r2, #32
 8010ebe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010ec0:	6878      	ldr	r0, [r7, #4]
 8010ec2:	f001 f8c1 	bl	8012048 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8010ec6:	bf00      	nop
 8010ec8:	3708      	adds	r7, #8
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}

08010ece <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8010ece:	b580      	push	{r7, lr}
 8010ed0:	b086      	sub	sp, #24
 8010ed2:	af00      	add	r7, sp, #0
 8010ed4:	60f8      	str	r0, [r7, #12]
 8010ed6:	60b9      	str	r1, [r7, #8]
 8010ed8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010eda:	2300      	movs	r3, #0
 8010edc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8010ede:	68fb      	ldr	r3, [r7, #12]
 8010ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010ee4:	2b01      	cmp	r3, #1
 8010ee6:	d101      	bne.n	8010eec <HAL_TIM_IC_ConfigChannel+0x1e>
 8010ee8:	2302      	movs	r3, #2
 8010eea:	e088      	b.n	8010ffe <HAL_TIM_IC_ConfigChannel+0x130>
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	2201      	movs	r2, #1
 8010ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d11b      	bne.n	8010f32 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8010efe:	68bb      	ldr	r3, [r7, #8]
 8010f00:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8010f02:	68bb      	ldr	r3, [r7, #8]
 8010f04:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8010f06:	68bb      	ldr	r3, [r7, #8]
 8010f08:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8010f0a:	f000 fe41 	bl	8011b90 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	699a      	ldr	r2, [r3, #24]
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	f022 020c 	bic.w	r2, r2, #12
 8010f1c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8010f1e:	68fb      	ldr	r3, [r7, #12]
 8010f20:	681b      	ldr	r3, [r3, #0]
 8010f22:	6999      	ldr	r1, [r3, #24]
 8010f24:	68bb      	ldr	r3, [r7, #8]
 8010f26:	689a      	ldr	r2, [r3, #8]
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	430a      	orrs	r2, r1
 8010f2e:	619a      	str	r2, [r3, #24]
 8010f30:	e060      	b.n	8010ff4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	2b04      	cmp	r3, #4
 8010f36:	d11c      	bne.n	8010f72 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8010f3c:	68bb      	ldr	r3, [r7, #8]
 8010f3e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8010f40:	68bb      	ldr	r3, [r7, #8]
 8010f42:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8010f44:	68bb      	ldr	r3, [r7, #8]
 8010f46:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8010f48:	f000 fec5 	bl	8011cd6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8010f4c:	68fb      	ldr	r3, [r7, #12]
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	699a      	ldr	r2, [r3, #24]
 8010f52:	68fb      	ldr	r3, [r7, #12]
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8010f5a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8010f5c:	68fb      	ldr	r3, [r7, #12]
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	6999      	ldr	r1, [r3, #24]
 8010f62:	68bb      	ldr	r3, [r7, #8]
 8010f64:	689b      	ldr	r3, [r3, #8]
 8010f66:	021a      	lsls	r2, r3, #8
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	430a      	orrs	r2, r1
 8010f6e:	619a      	str	r2, [r3, #24]
 8010f70:	e040      	b.n	8010ff4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	2b08      	cmp	r3, #8
 8010f76:	d11b      	bne.n	8010fb0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8010f7c:	68bb      	ldr	r3, [r7, #8]
 8010f7e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8010f80:	68bb      	ldr	r3, [r7, #8]
 8010f82:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8010f84:	68bb      	ldr	r3, [r7, #8]
 8010f86:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8010f88:	f000 ff12 	bl	8011db0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	69da      	ldr	r2, [r3, #28]
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	f022 020c 	bic.w	r2, r2, #12
 8010f9a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	681b      	ldr	r3, [r3, #0]
 8010fa0:	69d9      	ldr	r1, [r3, #28]
 8010fa2:	68bb      	ldr	r3, [r7, #8]
 8010fa4:	689a      	ldr	r2, [r3, #8]
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	430a      	orrs	r2, r1
 8010fac:	61da      	str	r2, [r3, #28]
 8010fae:	e021      	b.n	8010ff4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	2b0c      	cmp	r3, #12
 8010fb4:	d11c      	bne.n	8010ff0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8010fba:	68bb      	ldr	r3, [r7, #8]
 8010fbc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8010fbe:	68bb      	ldr	r3, [r7, #8]
 8010fc0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8010fc2:	68bb      	ldr	r3, [r7, #8]
 8010fc4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8010fc6:	f000 ff2f 	bl	8011e28 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	69da      	ldr	r2, [r3, #28]
 8010fd0:	68fb      	ldr	r3, [r7, #12]
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8010fd8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	681b      	ldr	r3, [r3, #0]
 8010fde:	69d9      	ldr	r1, [r3, #28]
 8010fe0:	68bb      	ldr	r3, [r7, #8]
 8010fe2:	689b      	ldr	r3, [r3, #8]
 8010fe4:	021a      	lsls	r2, r3, #8
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	430a      	orrs	r2, r1
 8010fec:	61da      	str	r2, [r3, #28]
 8010fee:	e001      	b.n	8010ff4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8010ff0:	2301      	movs	r3, #1
 8010ff2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	2200      	movs	r2, #0
 8010ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8010ffc:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ffe:	4618      	mov	r0, r3
 8011000:	3718      	adds	r7, #24
 8011002:	46bd      	mov	sp, r7
 8011004:	bd80      	pop	{r7, pc}
	...

08011008 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8011008:	b580      	push	{r7, lr}
 801100a:	b086      	sub	sp, #24
 801100c:	af00      	add	r7, sp, #0
 801100e:	60f8      	str	r0, [r7, #12]
 8011010:	60b9      	str	r1, [r7, #8]
 8011012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011014:	2300      	movs	r3, #0
 8011016:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801101e:	2b01      	cmp	r3, #1
 8011020:	d101      	bne.n	8011026 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8011022:	2302      	movs	r3, #2
 8011024:	e0ff      	b.n	8011226 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	2201      	movs	r2, #1
 801102a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	2b14      	cmp	r3, #20
 8011032:	f200 80f0 	bhi.w	8011216 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8011036:	a201      	add	r2, pc, #4	; (adr r2, 801103c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8011038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801103c:	08011091 	.word	0x08011091
 8011040:	08011217 	.word	0x08011217
 8011044:	08011217 	.word	0x08011217
 8011048:	08011217 	.word	0x08011217
 801104c:	080110d1 	.word	0x080110d1
 8011050:	08011217 	.word	0x08011217
 8011054:	08011217 	.word	0x08011217
 8011058:	08011217 	.word	0x08011217
 801105c:	08011113 	.word	0x08011113
 8011060:	08011217 	.word	0x08011217
 8011064:	08011217 	.word	0x08011217
 8011068:	08011217 	.word	0x08011217
 801106c:	08011153 	.word	0x08011153
 8011070:	08011217 	.word	0x08011217
 8011074:	08011217 	.word	0x08011217
 8011078:	08011217 	.word	0x08011217
 801107c:	08011195 	.word	0x08011195
 8011080:	08011217 	.word	0x08011217
 8011084:	08011217 	.word	0x08011217
 8011088:	08011217 	.word	0x08011217
 801108c:	080111d5 	.word	0x080111d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	68b9      	ldr	r1, [r7, #8]
 8011096:	4618      	mov	r0, r3
 8011098:	f000 f9ba 	bl	8011410 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	699a      	ldr	r2, [r3, #24]
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	f042 0208 	orr.w	r2, r2, #8
 80110aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	699a      	ldr	r2, [r3, #24]
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	f022 0204 	bic.w	r2, r2, #4
 80110ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80110bc:	68fb      	ldr	r3, [r7, #12]
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	6999      	ldr	r1, [r3, #24]
 80110c2:	68bb      	ldr	r3, [r7, #8]
 80110c4:	691a      	ldr	r2, [r3, #16]
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	430a      	orrs	r2, r1
 80110cc:	619a      	str	r2, [r3, #24]
      break;
 80110ce:	e0a5      	b.n	801121c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	681b      	ldr	r3, [r3, #0]
 80110d4:	68b9      	ldr	r1, [r7, #8]
 80110d6:	4618      	mov	r0, r3
 80110d8:	f000 fa2a 	bl	8011530 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80110dc:	68fb      	ldr	r3, [r7, #12]
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	699a      	ldr	r2, [r3, #24]
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80110ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	681b      	ldr	r3, [r3, #0]
 80110f0:	699a      	ldr	r2, [r3, #24]
 80110f2:	68fb      	ldr	r3, [r7, #12]
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80110fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	6999      	ldr	r1, [r3, #24]
 8011102:	68bb      	ldr	r3, [r7, #8]
 8011104:	691b      	ldr	r3, [r3, #16]
 8011106:	021a      	lsls	r2, r3, #8
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	430a      	orrs	r2, r1
 801110e:	619a      	str	r2, [r3, #24]
      break;
 8011110:	e084      	b.n	801121c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	68b9      	ldr	r1, [r7, #8]
 8011118:	4618      	mov	r0, r3
 801111a:	f000 fa93 	bl	8011644 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	69da      	ldr	r2, [r3, #28]
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	f042 0208 	orr.w	r2, r2, #8
 801112c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	69da      	ldr	r2, [r3, #28]
 8011134:	68fb      	ldr	r3, [r7, #12]
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	f022 0204 	bic.w	r2, r2, #4
 801113c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	69d9      	ldr	r1, [r3, #28]
 8011144:	68bb      	ldr	r3, [r7, #8]
 8011146:	691a      	ldr	r2, [r3, #16]
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	430a      	orrs	r2, r1
 801114e:	61da      	str	r2, [r3, #28]
      break;
 8011150:	e064      	b.n	801121c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	68b9      	ldr	r1, [r7, #8]
 8011158:	4618      	mov	r0, r3
 801115a:	f000 fafb 	bl	8011754 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801115e:	68fb      	ldr	r3, [r7, #12]
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	69da      	ldr	r2, [r3, #28]
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	681b      	ldr	r3, [r3, #0]
 8011168:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801116c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	69da      	ldr	r2, [r3, #28]
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801117c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	69d9      	ldr	r1, [r3, #28]
 8011184:	68bb      	ldr	r3, [r7, #8]
 8011186:	691b      	ldr	r3, [r3, #16]
 8011188:	021a      	lsls	r2, r3, #8
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	430a      	orrs	r2, r1
 8011190:	61da      	str	r2, [r3, #28]
      break;
 8011192:	e043      	b.n	801121c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	68b9      	ldr	r1, [r7, #8]
 801119a:	4618      	mov	r0, r3
 801119c:	f000 fb44 	bl	8011828 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	681b      	ldr	r3, [r3, #0]
 80111a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	681b      	ldr	r3, [r3, #0]
 80111aa:	f042 0208 	orr.w	r2, r2, #8
 80111ae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	f022 0204 	bic.w	r2, r2, #4
 80111be:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80111c0:	68fb      	ldr	r3, [r7, #12]
 80111c2:	681b      	ldr	r3, [r3, #0]
 80111c4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80111c6:	68bb      	ldr	r3, [r7, #8]
 80111c8:	691a      	ldr	r2, [r3, #16]
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	430a      	orrs	r2, r1
 80111d0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80111d2:	e023      	b.n	801121c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	68b9      	ldr	r1, [r7, #8]
 80111da:	4618      	mov	r0, r3
 80111dc:	f000 fb88 	bl	80118f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80111ee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80111f0:	68fb      	ldr	r3, [r7, #12]
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80111f6:	68fb      	ldr	r3, [r7, #12]
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80111fe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8011206:	68bb      	ldr	r3, [r7, #8]
 8011208:	691b      	ldr	r3, [r3, #16]
 801120a:	021a      	lsls	r2, r3, #8
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	430a      	orrs	r2, r1
 8011212:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8011214:	e002      	b.n	801121c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8011216:	2301      	movs	r3, #1
 8011218:	75fb      	strb	r3, [r7, #23]
      break;
 801121a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	2200      	movs	r2, #0
 8011220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8011224:	7dfb      	ldrb	r3, [r7, #23]
}
 8011226:	4618      	mov	r0, r3
 8011228:	3718      	adds	r7, #24
 801122a:	46bd      	mov	sp, r7
 801122c:	bd80      	pop	{r7, pc}
 801122e:	bf00      	nop

08011230 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8011230:	b580      	push	{r7, lr}
 8011232:	b082      	sub	sp, #8
 8011234:	af00      	add	r7, sp, #0
 8011236:	6078      	str	r0, [r7, #4]
 8011238:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8011240:	2b01      	cmp	r3, #1
 8011242:	d101      	bne.n	8011248 <HAL_TIM_SlaveConfigSynchro+0x18>
 8011244:	2302      	movs	r3, #2
 8011246:	e031      	b.n	80112ac <HAL_TIM_SlaveConfigSynchro+0x7c>
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	2201      	movs	r2, #1
 801124c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	2202      	movs	r2, #2
 8011254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8011258:	6839      	ldr	r1, [r7, #0]
 801125a:	6878      	ldr	r0, [r7, #4]
 801125c:	f000 fbae 	bl	80119bc <TIM_SlaveTimer_SetConfig>
 8011260:	4603      	mov	r3, r0
 8011262:	2b00      	cmp	r3, #0
 8011264:	d009      	beq.n	801127a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	2201      	movs	r2, #1
 801126a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	2200      	movs	r2, #0
 8011272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8011276:	2301      	movs	r3, #1
 8011278:	e018      	b.n	80112ac <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	68da      	ldr	r2, [r3, #12]
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	681b      	ldr	r3, [r3, #0]
 8011284:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011288:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	68da      	ldr	r2, [r3, #12]
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8011298:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	2201      	movs	r2, #1
 801129e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	2200      	movs	r2, #0
 80112a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80112aa:	2300      	movs	r3, #0
}
 80112ac:	4618      	mov	r0, r3
 80112ae:	3708      	adds	r7, #8
 80112b0:	46bd      	mov	sp, r7
 80112b2:	bd80      	pop	{r7, pc}

080112b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80112b4:	b480      	push	{r7}
 80112b6:	b083      	sub	sp, #12
 80112b8:	af00      	add	r7, sp, #0
 80112ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80112bc:	bf00      	nop
 80112be:	370c      	adds	r7, #12
 80112c0:	46bd      	mov	sp, r7
 80112c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c6:	4770      	bx	lr

080112c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80112c8:	b480      	push	{r7}
 80112ca:	b083      	sub	sp, #12
 80112cc:	af00      	add	r7, sp, #0
 80112ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80112d0:	bf00      	nop
 80112d2:	370c      	adds	r7, #12
 80112d4:	46bd      	mov	sp, r7
 80112d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112da:	4770      	bx	lr

080112dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80112dc:	b480      	push	{r7}
 80112de:	b085      	sub	sp, #20
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	6078      	str	r0, [r7, #4]
 80112e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	4a40      	ldr	r2, [pc, #256]	; (80113f0 <TIM_Base_SetConfig+0x114>)
 80112f0:	4293      	cmp	r3, r2
 80112f2:	d013      	beq.n	801131c <TIM_Base_SetConfig+0x40>
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80112fa:	d00f      	beq.n	801131c <TIM_Base_SetConfig+0x40>
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	4a3d      	ldr	r2, [pc, #244]	; (80113f4 <TIM_Base_SetConfig+0x118>)
 8011300:	4293      	cmp	r3, r2
 8011302:	d00b      	beq.n	801131c <TIM_Base_SetConfig+0x40>
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	4a3c      	ldr	r2, [pc, #240]	; (80113f8 <TIM_Base_SetConfig+0x11c>)
 8011308:	4293      	cmp	r3, r2
 801130a:	d007      	beq.n	801131c <TIM_Base_SetConfig+0x40>
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	4a3b      	ldr	r2, [pc, #236]	; (80113fc <TIM_Base_SetConfig+0x120>)
 8011310:	4293      	cmp	r3, r2
 8011312:	d003      	beq.n	801131c <TIM_Base_SetConfig+0x40>
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	4a3a      	ldr	r2, [pc, #232]	; (8011400 <TIM_Base_SetConfig+0x124>)
 8011318:	4293      	cmp	r3, r2
 801131a:	d108      	bne.n	801132e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8011324:	683b      	ldr	r3, [r7, #0]
 8011326:	685b      	ldr	r3, [r3, #4]
 8011328:	68fa      	ldr	r2, [r7, #12]
 801132a:	4313      	orrs	r3, r2
 801132c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	4a2f      	ldr	r2, [pc, #188]	; (80113f0 <TIM_Base_SetConfig+0x114>)
 8011332:	4293      	cmp	r3, r2
 8011334:	d01f      	beq.n	8011376 <TIM_Base_SetConfig+0x9a>
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801133c:	d01b      	beq.n	8011376 <TIM_Base_SetConfig+0x9a>
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	4a2c      	ldr	r2, [pc, #176]	; (80113f4 <TIM_Base_SetConfig+0x118>)
 8011342:	4293      	cmp	r3, r2
 8011344:	d017      	beq.n	8011376 <TIM_Base_SetConfig+0x9a>
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	4a2b      	ldr	r2, [pc, #172]	; (80113f8 <TIM_Base_SetConfig+0x11c>)
 801134a:	4293      	cmp	r3, r2
 801134c:	d013      	beq.n	8011376 <TIM_Base_SetConfig+0x9a>
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	4a2a      	ldr	r2, [pc, #168]	; (80113fc <TIM_Base_SetConfig+0x120>)
 8011352:	4293      	cmp	r3, r2
 8011354:	d00f      	beq.n	8011376 <TIM_Base_SetConfig+0x9a>
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	4a29      	ldr	r2, [pc, #164]	; (8011400 <TIM_Base_SetConfig+0x124>)
 801135a:	4293      	cmp	r3, r2
 801135c:	d00b      	beq.n	8011376 <TIM_Base_SetConfig+0x9a>
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	4a28      	ldr	r2, [pc, #160]	; (8011404 <TIM_Base_SetConfig+0x128>)
 8011362:	4293      	cmp	r3, r2
 8011364:	d007      	beq.n	8011376 <TIM_Base_SetConfig+0x9a>
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	4a27      	ldr	r2, [pc, #156]	; (8011408 <TIM_Base_SetConfig+0x12c>)
 801136a:	4293      	cmp	r3, r2
 801136c:	d003      	beq.n	8011376 <TIM_Base_SetConfig+0x9a>
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	4a26      	ldr	r2, [pc, #152]	; (801140c <TIM_Base_SetConfig+0x130>)
 8011372:	4293      	cmp	r3, r2
 8011374:	d108      	bne.n	8011388 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801137c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801137e:	683b      	ldr	r3, [r7, #0]
 8011380:	68db      	ldr	r3, [r3, #12]
 8011382:	68fa      	ldr	r2, [r7, #12]
 8011384:	4313      	orrs	r3, r2
 8011386:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 801138e:	683b      	ldr	r3, [r7, #0]
 8011390:	695b      	ldr	r3, [r3, #20]
 8011392:	4313      	orrs	r3, r2
 8011394:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	68fa      	ldr	r2, [r7, #12]
 801139a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801139c:	683b      	ldr	r3, [r7, #0]
 801139e:	689a      	ldr	r2, [r3, #8]
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80113a4:	683b      	ldr	r3, [r7, #0]
 80113a6:	681a      	ldr	r2, [r3, #0]
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	4a10      	ldr	r2, [pc, #64]	; (80113f0 <TIM_Base_SetConfig+0x114>)
 80113b0:	4293      	cmp	r3, r2
 80113b2:	d00f      	beq.n	80113d4 <TIM_Base_SetConfig+0xf8>
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	4a12      	ldr	r2, [pc, #72]	; (8011400 <TIM_Base_SetConfig+0x124>)
 80113b8:	4293      	cmp	r3, r2
 80113ba:	d00b      	beq.n	80113d4 <TIM_Base_SetConfig+0xf8>
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	4a11      	ldr	r2, [pc, #68]	; (8011404 <TIM_Base_SetConfig+0x128>)
 80113c0:	4293      	cmp	r3, r2
 80113c2:	d007      	beq.n	80113d4 <TIM_Base_SetConfig+0xf8>
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	4a10      	ldr	r2, [pc, #64]	; (8011408 <TIM_Base_SetConfig+0x12c>)
 80113c8:	4293      	cmp	r3, r2
 80113ca:	d003      	beq.n	80113d4 <TIM_Base_SetConfig+0xf8>
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	4a0f      	ldr	r2, [pc, #60]	; (801140c <TIM_Base_SetConfig+0x130>)
 80113d0:	4293      	cmp	r3, r2
 80113d2:	d103      	bne.n	80113dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80113d4:	683b      	ldr	r3, [r7, #0]
 80113d6:	691a      	ldr	r2, [r3, #16]
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	2201      	movs	r2, #1
 80113e0:	615a      	str	r2, [r3, #20]
}
 80113e2:	bf00      	nop
 80113e4:	3714      	adds	r7, #20
 80113e6:	46bd      	mov	sp, r7
 80113e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ec:	4770      	bx	lr
 80113ee:	bf00      	nop
 80113f0:	40010000 	.word	0x40010000
 80113f4:	40000400 	.word	0x40000400
 80113f8:	40000800 	.word	0x40000800
 80113fc:	40000c00 	.word	0x40000c00
 8011400:	40010400 	.word	0x40010400
 8011404:	40014000 	.word	0x40014000
 8011408:	40014400 	.word	0x40014400
 801140c:	40014800 	.word	0x40014800

08011410 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011410:	b480      	push	{r7}
 8011412:	b087      	sub	sp, #28
 8011414:	af00      	add	r7, sp, #0
 8011416:	6078      	str	r0, [r7, #4]
 8011418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	6a1b      	ldr	r3, [r3, #32]
 801141e:	f023 0201 	bic.w	r2, r3, #1
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	6a1b      	ldr	r3, [r3, #32]
 801142a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	685b      	ldr	r3, [r3, #4]
 8011430:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	699b      	ldr	r3, [r3, #24]
 8011436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8011438:	68fa      	ldr	r2, [r7, #12]
 801143a:	4b37      	ldr	r3, [pc, #220]	; (8011518 <TIM_OC1_SetConfig+0x108>)
 801143c:	4013      	ands	r3, r2
 801143e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	f023 0303 	bic.w	r3, r3, #3
 8011446:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011448:	683b      	ldr	r3, [r7, #0]
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	68fa      	ldr	r2, [r7, #12]
 801144e:	4313      	orrs	r3, r2
 8011450:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8011452:	697b      	ldr	r3, [r7, #20]
 8011454:	f023 0302 	bic.w	r3, r3, #2
 8011458:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801145a:	683b      	ldr	r3, [r7, #0]
 801145c:	689b      	ldr	r3, [r3, #8]
 801145e:	697a      	ldr	r2, [r7, #20]
 8011460:	4313      	orrs	r3, r2
 8011462:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	4a2d      	ldr	r2, [pc, #180]	; (801151c <TIM_OC1_SetConfig+0x10c>)
 8011468:	4293      	cmp	r3, r2
 801146a:	d00f      	beq.n	801148c <TIM_OC1_SetConfig+0x7c>
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	4a2c      	ldr	r2, [pc, #176]	; (8011520 <TIM_OC1_SetConfig+0x110>)
 8011470:	4293      	cmp	r3, r2
 8011472:	d00b      	beq.n	801148c <TIM_OC1_SetConfig+0x7c>
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	4a2b      	ldr	r2, [pc, #172]	; (8011524 <TIM_OC1_SetConfig+0x114>)
 8011478:	4293      	cmp	r3, r2
 801147a:	d007      	beq.n	801148c <TIM_OC1_SetConfig+0x7c>
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	4a2a      	ldr	r2, [pc, #168]	; (8011528 <TIM_OC1_SetConfig+0x118>)
 8011480:	4293      	cmp	r3, r2
 8011482:	d003      	beq.n	801148c <TIM_OC1_SetConfig+0x7c>
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	4a29      	ldr	r2, [pc, #164]	; (801152c <TIM_OC1_SetConfig+0x11c>)
 8011488:	4293      	cmp	r3, r2
 801148a:	d10c      	bne.n	80114a6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 801148c:	697b      	ldr	r3, [r7, #20]
 801148e:	f023 0308 	bic.w	r3, r3, #8
 8011492:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8011494:	683b      	ldr	r3, [r7, #0]
 8011496:	68db      	ldr	r3, [r3, #12]
 8011498:	697a      	ldr	r2, [r7, #20]
 801149a:	4313      	orrs	r3, r2
 801149c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801149e:	697b      	ldr	r3, [r7, #20]
 80114a0:	f023 0304 	bic.w	r3, r3, #4
 80114a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	4a1c      	ldr	r2, [pc, #112]	; (801151c <TIM_OC1_SetConfig+0x10c>)
 80114aa:	4293      	cmp	r3, r2
 80114ac:	d00f      	beq.n	80114ce <TIM_OC1_SetConfig+0xbe>
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	4a1b      	ldr	r2, [pc, #108]	; (8011520 <TIM_OC1_SetConfig+0x110>)
 80114b2:	4293      	cmp	r3, r2
 80114b4:	d00b      	beq.n	80114ce <TIM_OC1_SetConfig+0xbe>
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	4a1a      	ldr	r2, [pc, #104]	; (8011524 <TIM_OC1_SetConfig+0x114>)
 80114ba:	4293      	cmp	r3, r2
 80114bc:	d007      	beq.n	80114ce <TIM_OC1_SetConfig+0xbe>
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	4a19      	ldr	r2, [pc, #100]	; (8011528 <TIM_OC1_SetConfig+0x118>)
 80114c2:	4293      	cmp	r3, r2
 80114c4:	d003      	beq.n	80114ce <TIM_OC1_SetConfig+0xbe>
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	4a18      	ldr	r2, [pc, #96]	; (801152c <TIM_OC1_SetConfig+0x11c>)
 80114ca:	4293      	cmp	r3, r2
 80114cc:	d111      	bne.n	80114f2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80114ce:	693b      	ldr	r3, [r7, #16]
 80114d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80114d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80114d6:	693b      	ldr	r3, [r7, #16]
 80114d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80114dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80114de:	683b      	ldr	r3, [r7, #0]
 80114e0:	695b      	ldr	r3, [r3, #20]
 80114e2:	693a      	ldr	r2, [r7, #16]
 80114e4:	4313      	orrs	r3, r2
 80114e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80114e8:	683b      	ldr	r3, [r7, #0]
 80114ea:	699b      	ldr	r3, [r3, #24]
 80114ec:	693a      	ldr	r2, [r7, #16]
 80114ee:	4313      	orrs	r3, r2
 80114f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	693a      	ldr	r2, [r7, #16]
 80114f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	68fa      	ldr	r2, [r7, #12]
 80114fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80114fe:	683b      	ldr	r3, [r7, #0]
 8011500:	685a      	ldr	r2, [r3, #4]
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	697a      	ldr	r2, [r7, #20]
 801150a:	621a      	str	r2, [r3, #32]
}
 801150c:	bf00      	nop
 801150e:	371c      	adds	r7, #28
 8011510:	46bd      	mov	sp, r7
 8011512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011516:	4770      	bx	lr
 8011518:	fffeff8f 	.word	0xfffeff8f
 801151c:	40010000 	.word	0x40010000
 8011520:	40010400 	.word	0x40010400
 8011524:	40014000 	.word	0x40014000
 8011528:	40014400 	.word	0x40014400
 801152c:	40014800 	.word	0x40014800

08011530 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011530:	b480      	push	{r7}
 8011532:	b087      	sub	sp, #28
 8011534:	af00      	add	r7, sp, #0
 8011536:	6078      	str	r0, [r7, #4]
 8011538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	6a1b      	ldr	r3, [r3, #32]
 801153e:	f023 0210 	bic.w	r2, r3, #16
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	6a1b      	ldr	r3, [r3, #32]
 801154a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	685b      	ldr	r3, [r3, #4]
 8011550:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	699b      	ldr	r3, [r3, #24]
 8011556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8011558:	68fa      	ldr	r2, [r7, #12]
 801155a:	4b34      	ldr	r3, [pc, #208]	; (801162c <TIM_OC2_SetConfig+0xfc>)
 801155c:	4013      	ands	r3, r2
 801155e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011566:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011568:	683b      	ldr	r3, [r7, #0]
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	021b      	lsls	r3, r3, #8
 801156e:	68fa      	ldr	r2, [r7, #12]
 8011570:	4313      	orrs	r3, r2
 8011572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8011574:	697b      	ldr	r3, [r7, #20]
 8011576:	f023 0320 	bic.w	r3, r3, #32
 801157a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801157c:	683b      	ldr	r3, [r7, #0]
 801157e:	689b      	ldr	r3, [r3, #8]
 8011580:	011b      	lsls	r3, r3, #4
 8011582:	697a      	ldr	r2, [r7, #20]
 8011584:	4313      	orrs	r3, r2
 8011586:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	4a29      	ldr	r2, [pc, #164]	; (8011630 <TIM_OC2_SetConfig+0x100>)
 801158c:	4293      	cmp	r3, r2
 801158e:	d003      	beq.n	8011598 <TIM_OC2_SetConfig+0x68>
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	4a28      	ldr	r2, [pc, #160]	; (8011634 <TIM_OC2_SetConfig+0x104>)
 8011594:	4293      	cmp	r3, r2
 8011596:	d10d      	bne.n	80115b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8011598:	697b      	ldr	r3, [r7, #20]
 801159a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801159e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80115a0:	683b      	ldr	r3, [r7, #0]
 80115a2:	68db      	ldr	r3, [r3, #12]
 80115a4:	011b      	lsls	r3, r3, #4
 80115a6:	697a      	ldr	r2, [r7, #20]
 80115a8:	4313      	orrs	r3, r2
 80115aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80115ac:	697b      	ldr	r3, [r7, #20]
 80115ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80115b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	4a1e      	ldr	r2, [pc, #120]	; (8011630 <TIM_OC2_SetConfig+0x100>)
 80115b8:	4293      	cmp	r3, r2
 80115ba:	d00f      	beq.n	80115dc <TIM_OC2_SetConfig+0xac>
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	4a1d      	ldr	r2, [pc, #116]	; (8011634 <TIM_OC2_SetConfig+0x104>)
 80115c0:	4293      	cmp	r3, r2
 80115c2:	d00b      	beq.n	80115dc <TIM_OC2_SetConfig+0xac>
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	4a1c      	ldr	r2, [pc, #112]	; (8011638 <TIM_OC2_SetConfig+0x108>)
 80115c8:	4293      	cmp	r3, r2
 80115ca:	d007      	beq.n	80115dc <TIM_OC2_SetConfig+0xac>
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	4a1b      	ldr	r2, [pc, #108]	; (801163c <TIM_OC2_SetConfig+0x10c>)
 80115d0:	4293      	cmp	r3, r2
 80115d2:	d003      	beq.n	80115dc <TIM_OC2_SetConfig+0xac>
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	4a1a      	ldr	r2, [pc, #104]	; (8011640 <TIM_OC2_SetConfig+0x110>)
 80115d8:	4293      	cmp	r3, r2
 80115da:	d113      	bne.n	8011604 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80115dc:	693b      	ldr	r3, [r7, #16]
 80115de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80115e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80115e4:	693b      	ldr	r3, [r7, #16]
 80115e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80115ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80115ec:	683b      	ldr	r3, [r7, #0]
 80115ee:	695b      	ldr	r3, [r3, #20]
 80115f0:	009b      	lsls	r3, r3, #2
 80115f2:	693a      	ldr	r2, [r7, #16]
 80115f4:	4313      	orrs	r3, r2
 80115f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80115f8:	683b      	ldr	r3, [r7, #0]
 80115fa:	699b      	ldr	r3, [r3, #24]
 80115fc:	009b      	lsls	r3, r3, #2
 80115fe:	693a      	ldr	r2, [r7, #16]
 8011600:	4313      	orrs	r3, r2
 8011602:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	693a      	ldr	r2, [r7, #16]
 8011608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	68fa      	ldr	r2, [r7, #12]
 801160e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8011610:	683b      	ldr	r3, [r7, #0]
 8011612:	685a      	ldr	r2, [r3, #4]
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	697a      	ldr	r2, [r7, #20]
 801161c:	621a      	str	r2, [r3, #32]
}
 801161e:	bf00      	nop
 8011620:	371c      	adds	r7, #28
 8011622:	46bd      	mov	sp, r7
 8011624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011628:	4770      	bx	lr
 801162a:	bf00      	nop
 801162c:	feff8fff 	.word	0xfeff8fff
 8011630:	40010000 	.word	0x40010000
 8011634:	40010400 	.word	0x40010400
 8011638:	40014000 	.word	0x40014000
 801163c:	40014400 	.word	0x40014400
 8011640:	40014800 	.word	0x40014800

08011644 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011644:	b480      	push	{r7}
 8011646:	b087      	sub	sp, #28
 8011648:	af00      	add	r7, sp, #0
 801164a:	6078      	str	r0, [r7, #4]
 801164c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	6a1b      	ldr	r3, [r3, #32]
 8011652:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	6a1b      	ldr	r3, [r3, #32]
 801165e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	685b      	ldr	r3, [r3, #4]
 8011664:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	69db      	ldr	r3, [r3, #28]
 801166a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 801166c:	68fa      	ldr	r2, [r7, #12]
 801166e:	4b33      	ldr	r3, [pc, #204]	; (801173c <TIM_OC3_SetConfig+0xf8>)
 8011670:	4013      	ands	r3, r2
 8011672:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	f023 0303 	bic.w	r3, r3, #3
 801167a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801167c:	683b      	ldr	r3, [r7, #0]
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	68fa      	ldr	r2, [r7, #12]
 8011682:	4313      	orrs	r3, r2
 8011684:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8011686:	697b      	ldr	r3, [r7, #20]
 8011688:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801168c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801168e:	683b      	ldr	r3, [r7, #0]
 8011690:	689b      	ldr	r3, [r3, #8]
 8011692:	021b      	lsls	r3, r3, #8
 8011694:	697a      	ldr	r2, [r7, #20]
 8011696:	4313      	orrs	r3, r2
 8011698:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	4a28      	ldr	r2, [pc, #160]	; (8011740 <TIM_OC3_SetConfig+0xfc>)
 801169e:	4293      	cmp	r3, r2
 80116a0:	d003      	beq.n	80116aa <TIM_OC3_SetConfig+0x66>
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	4a27      	ldr	r2, [pc, #156]	; (8011744 <TIM_OC3_SetConfig+0x100>)
 80116a6:	4293      	cmp	r3, r2
 80116a8:	d10d      	bne.n	80116c6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80116aa:	697b      	ldr	r3, [r7, #20]
 80116ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80116b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80116b2:	683b      	ldr	r3, [r7, #0]
 80116b4:	68db      	ldr	r3, [r3, #12]
 80116b6:	021b      	lsls	r3, r3, #8
 80116b8:	697a      	ldr	r2, [r7, #20]
 80116ba:	4313      	orrs	r3, r2
 80116bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80116be:	697b      	ldr	r3, [r7, #20]
 80116c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80116c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	4a1d      	ldr	r2, [pc, #116]	; (8011740 <TIM_OC3_SetConfig+0xfc>)
 80116ca:	4293      	cmp	r3, r2
 80116cc:	d00f      	beq.n	80116ee <TIM_OC3_SetConfig+0xaa>
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	4a1c      	ldr	r2, [pc, #112]	; (8011744 <TIM_OC3_SetConfig+0x100>)
 80116d2:	4293      	cmp	r3, r2
 80116d4:	d00b      	beq.n	80116ee <TIM_OC3_SetConfig+0xaa>
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	4a1b      	ldr	r2, [pc, #108]	; (8011748 <TIM_OC3_SetConfig+0x104>)
 80116da:	4293      	cmp	r3, r2
 80116dc:	d007      	beq.n	80116ee <TIM_OC3_SetConfig+0xaa>
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	4a1a      	ldr	r2, [pc, #104]	; (801174c <TIM_OC3_SetConfig+0x108>)
 80116e2:	4293      	cmp	r3, r2
 80116e4:	d003      	beq.n	80116ee <TIM_OC3_SetConfig+0xaa>
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	4a19      	ldr	r2, [pc, #100]	; (8011750 <TIM_OC3_SetConfig+0x10c>)
 80116ea:	4293      	cmp	r3, r2
 80116ec:	d113      	bne.n	8011716 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80116ee:	693b      	ldr	r3, [r7, #16]
 80116f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80116f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80116f6:	693b      	ldr	r3, [r7, #16]
 80116f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80116fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80116fe:	683b      	ldr	r3, [r7, #0]
 8011700:	695b      	ldr	r3, [r3, #20]
 8011702:	011b      	lsls	r3, r3, #4
 8011704:	693a      	ldr	r2, [r7, #16]
 8011706:	4313      	orrs	r3, r2
 8011708:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801170a:	683b      	ldr	r3, [r7, #0]
 801170c:	699b      	ldr	r3, [r3, #24]
 801170e:	011b      	lsls	r3, r3, #4
 8011710:	693a      	ldr	r2, [r7, #16]
 8011712:	4313      	orrs	r3, r2
 8011714:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	693a      	ldr	r2, [r7, #16]
 801171a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	68fa      	ldr	r2, [r7, #12]
 8011720:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	685a      	ldr	r2, [r3, #4]
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	697a      	ldr	r2, [r7, #20]
 801172e:	621a      	str	r2, [r3, #32]
}
 8011730:	bf00      	nop
 8011732:	371c      	adds	r7, #28
 8011734:	46bd      	mov	sp, r7
 8011736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801173a:	4770      	bx	lr
 801173c:	fffeff8f 	.word	0xfffeff8f
 8011740:	40010000 	.word	0x40010000
 8011744:	40010400 	.word	0x40010400
 8011748:	40014000 	.word	0x40014000
 801174c:	40014400 	.word	0x40014400
 8011750:	40014800 	.word	0x40014800

08011754 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011754:	b480      	push	{r7}
 8011756:	b087      	sub	sp, #28
 8011758:	af00      	add	r7, sp, #0
 801175a:	6078      	str	r0, [r7, #4]
 801175c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	6a1b      	ldr	r3, [r3, #32]
 8011762:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	6a1b      	ldr	r3, [r3, #32]
 801176e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	685b      	ldr	r3, [r3, #4]
 8011774:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	69db      	ldr	r3, [r3, #28]
 801177a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 801177c:	68fa      	ldr	r2, [r7, #12]
 801177e:	4b24      	ldr	r3, [pc, #144]	; (8011810 <TIM_OC4_SetConfig+0xbc>)
 8011780:	4013      	ands	r3, r2
 8011782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8011784:	68fb      	ldr	r3, [r7, #12]
 8011786:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801178a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801178c:	683b      	ldr	r3, [r7, #0]
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	021b      	lsls	r3, r3, #8
 8011792:	68fa      	ldr	r2, [r7, #12]
 8011794:	4313      	orrs	r3, r2
 8011796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8011798:	693b      	ldr	r3, [r7, #16]
 801179a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801179e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80117a0:	683b      	ldr	r3, [r7, #0]
 80117a2:	689b      	ldr	r3, [r3, #8]
 80117a4:	031b      	lsls	r3, r3, #12
 80117a6:	693a      	ldr	r2, [r7, #16]
 80117a8:	4313      	orrs	r3, r2
 80117aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	4a19      	ldr	r2, [pc, #100]	; (8011814 <TIM_OC4_SetConfig+0xc0>)
 80117b0:	4293      	cmp	r3, r2
 80117b2:	d00f      	beq.n	80117d4 <TIM_OC4_SetConfig+0x80>
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	4a18      	ldr	r2, [pc, #96]	; (8011818 <TIM_OC4_SetConfig+0xc4>)
 80117b8:	4293      	cmp	r3, r2
 80117ba:	d00b      	beq.n	80117d4 <TIM_OC4_SetConfig+0x80>
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	4a17      	ldr	r2, [pc, #92]	; (801181c <TIM_OC4_SetConfig+0xc8>)
 80117c0:	4293      	cmp	r3, r2
 80117c2:	d007      	beq.n	80117d4 <TIM_OC4_SetConfig+0x80>
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	4a16      	ldr	r2, [pc, #88]	; (8011820 <TIM_OC4_SetConfig+0xcc>)
 80117c8:	4293      	cmp	r3, r2
 80117ca:	d003      	beq.n	80117d4 <TIM_OC4_SetConfig+0x80>
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	4a15      	ldr	r2, [pc, #84]	; (8011824 <TIM_OC4_SetConfig+0xd0>)
 80117d0:	4293      	cmp	r3, r2
 80117d2:	d109      	bne.n	80117e8 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80117d4:	697b      	ldr	r3, [r7, #20]
 80117d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80117da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80117dc:	683b      	ldr	r3, [r7, #0]
 80117de:	695b      	ldr	r3, [r3, #20]
 80117e0:	019b      	lsls	r3, r3, #6
 80117e2:	697a      	ldr	r2, [r7, #20]
 80117e4:	4313      	orrs	r3, r2
 80117e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	697a      	ldr	r2, [r7, #20]
 80117ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	68fa      	ldr	r2, [r7, #12]
 80117f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80117f4:	683b      	ldr	r3, [r7, #0]
 80117f6:	685a      	ldr	r2, [r3, #4]
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	693a      	ldr	r2, [r7, #16]
 8011800:	621a      	str	r2, [r3, #32]
}
 8011802:	bf00      	nop
 8011804:	371c      	adds	r7, #28
 8011806:	46bd      	mov	sp, r7
 8011808:	f85d 7b04 	ldr.w	r7, [sp], #4
 801180c:	4770      	bx	lr
 801180e:	bf00      	nop
 8011810:	feff8fff 	.word	0xfeff8fff
 8011814:	40010000 	.word	0x40010000
 8011818:	40010400 	.word	0x40010400
 801181c:	40014000 	.word	0x40014000
 8011820:	40014400 	.word	0x40014400
 8011824:	40014800 	.word	0x40014800

08011828 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8011828:	b480      	push	{r7}
 801182a:	b087      	sub	sp, #28
 801182c:	af00      	add	r7, sp, #0
 801182e:	6078      	str	r0, [r7, #4]
 8011830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	6a1b      	ldr	r3, [r3, #32]
 8011836:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	6a1b      	ldr	r3, [r3, #32]
 8011842:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	685b      	ldr	r3, [r3, #4]
 8011848:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801184e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8011850:	68fa      	ldr	r2, [r7, #12]
 8011852:	4b21      	ldr	r3, [pc, #132]	; (80118d8 <TIM_OC5_SetConfig+0xb0>)
 8011854:	4013      	ands	r3, r2
 8011856:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011858:	683b      	ldr	r3, [r7, #0]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	68fa      	ldr	r2, [r7, #12]
 801185e:	4313      	orrs	r3, r2
 8011860:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8011862:	693b      	ldr	r3, [r7, #16]
 8011864:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8011868:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801186a:	683b      	ldr	r3, [r7, #0]
 801186c:	689b      	ldr	r3, [r3, #8]
 801186e:	041b      	lsls	r3, r3, #16
 8011870:	693a      	ldr	r2, [r7, #16]
 8011872:	4313      	orrs	r3, r2
 8011874:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	4a18      	ldr	r2, [pc, #96]	; (80118dc <TIM_OC5_SetConfig+0xb4>)
 801187a:	4293      	cmp	r3, r2
 801187c:	d00f      	beq.n	801189e <TIM_OC5_SetConfig+0x76>
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	4a17      	ldr	r2, [pc, #92]	; (80118e0 <TIM_OC5_SetConfig+0xb8>)
 8011882:	4293      	cmp	r3, r2
 8011884:	d00b      	beq.n	801189e <TIM_OC5_SetConfig+0x76>
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	4a16      	ldr	r2, [pc, #88]	; (80118e4 <TIM_OC5_SetConfig+0xbc>)
 801188a:	4293      	cmp	r3, r2
 801188c:	d007      	beq.n	801189e <TIM_OC5_SetConfig+0x76>
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	4a15      	ldr	r2, [pc, #84]	; (80118e8 <TIM_OC5_SetConfig+0xc0>)
 8011892:	4293      	cmp	r3, r2
 8011894:	d003      	beq.n	801189e <TIM_OC5_SetConfig+0x76>
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	4a14      	ldr	r2, [pc, #80]	; (80118ec <TIM_OC5_SetConfig+0xc4>)
 801189a:	4293      	cmp	r3, r2
 801189c:	d109      	bne.n	80118b2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801189e:	697b      	ldr	r3, [r7, #20]
 80118a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80118a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80118a6:	683b      	ldr	r3, [r7, #0]
 80118a8:	695b      	ldr	r3, [r3, #20]
 80118aa:	021b      	lsls	r3, r3, #8
 80118ac:	697a      	ldr	r2, [r7, #20]
 80118ae:	4313      	orrs	r3, r2
 80118b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	697a      	ldr	r2, [r7, #20]
 80118b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	68fa      	ldr	r2, [r7, #12]
 80118bc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80118be:	683b      	ldr	r3, [r7, #0]
 80118c0:	685a      	ldr	r2, [r3, #4]
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	693a      	ldr	r2, [r7, #16]
 80118ca:	621a      	str	r2, [r3, #32]
}
 80118cc:	bf00      	nop
 80118ce:	371c      	adds	r7, #28
 80118d0:	46bd      	mov	sp, r7
 80118d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d6:	4770      	bx	lr
 80118d8:	fffeff8f 	.word	0xfffeff8f
 80118dc:	40010000 	.word	0x40010000
 80118e0:	40010400 	.word	0x40010400
 80118e4:	40014000 	.word	0x40014000
 80118e8:	40014400 	.word	0x40014400
 80118ec:	40014800 	.word	0x40014800

080118f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80118f0:	b480      	push	{r7}
 80118f2:	b087      	sub	sp, #28
 80118f4:	af00      	add	r7, sp, #0
 80118f6:	6078      	str	r0, [r7, #4]
 80118f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	6a1b      	ldr	r3, [r3, #32]
 80118fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	6a1b      	ldr	r3, [r3, #32]
 801190a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	685b      	ldr	r3, [r3, #4]
 8011910:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8011918:	68fa      	ldr	r2, [r7, #12]
 801191a:	4b22      	ldr	r3, [pc, #136]	; (80119a4 <TIM_OC6_SetConfig+0xb4>)
 801191c:	4013      	ands	r3, r2
 801191e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011920:	683b      	ldr	r3, [r7, #0]
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	021b      	lsls	r3, r3, #8
 8011926:	68fa      	ldr	r2, [r7, #12]
 8011928:	4313      	orrs	r3, r2
 801192a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801192c:	693b      	ldr	r3, [r7, #16]
 801192e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8011932:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8011934:	683b      	ldr	r3, [r7, #0]
 8011936:	689b      	ldr	r3, [r3, #8]
 8011938:	051b      	lsls	r3, r3, #20
 801193a:	693a      	ldr	r2, [r7, #16]
 801193c:	4313      	orrs	r3, r2
 801193e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	4a19      	ldr	r2, [pc, #100]	; (80119a8 <TIM_OC6_SetConfig+0xb8>)
 8011944:	4293      	cmp	r3, r2
 8011946:	d00f      	beq.n	8011968 <TIM_OC6_SetConfig+0x78>
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	4a18      	ldr	r2, [pc, #96]	; (80119ac <TIM_OC6_SetConfig+0xbc>)
 801194c:	4293      	cmp	r3, r2
 801194e:	d00b      	beq.n	8011968 <TIM_OC6_SetConfig+0x78>
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	4a17      	ldr	r2, [pc, #92]	; (80119b0 <TIM_OC6_SetConfig+0xc0>)
 8011954:	4293      	cmp	r3, r2
 8011956:	d007      	beq.n	8011968 <TIM_OC6_SetConfig+0x78>
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	4a16      	ldr	r2, [pc, #88]	; (80119b4 <TIM_OC6_SetConfig+0xc4>)
 801195c:	4293      	cmp	r3, r2
 801195e:	d003      	beq.n	8011968 <TIM_OC6_SetConfig+0x78>
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	4a15      	ldr	r2, [pc, #84]	; (80119b8 <TIM_OC6_SetConfig+0xc8>)
 8011964:	4293      	cmp	r3, r2
 8011966:	d109      	bne.n	801197c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8011968:	697b      	ldr	r3, [r7, #20]
 801196a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801196e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8011970:	683b      	ldr	r3, [r7, #0]
 8011972:	695b      	ldr	r3, [r3, #20]
 8011974:	029b      	lsls	r3, r3, #10
 8011976:	697a      	ldr	r2, [r7, #20]
 8011978:	4313      	orrs	r3, r2
 801197a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	697a      	ldr	r2, [r7, #20]
 8011980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	68fa      	ldr	r2, [r7, #12]
 8011986:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	685a      	ldr	r2, [r3, #4]
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	693a      	ldr	r2, [r7, #16]
 8011994:	621a      	str	r2, [r3, #32]
}
 8011996:	bf00      	nop
 8011998:	371c      	adds	r7, #28
 801199a:	46bd      	mov	sp, r7
 801199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119a0:	4770      	bx	lr
 80119a2:	bf00      	nop
 80119a4:	feff8fff 	.word	0xfeff8fff
 80119a8:	40010000 	.word	0x40010000
 80119ac:	40010400 	.word	0x40010400
 80119b0:	40014000 	.word	0x40014000
 80119b4:	40014400 	.word	0x40014400
 80119b8:	40014800 	.word	0x40014800

080119bc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80119bc:	b580      	push	{r7, lr}
 80119be:	b086      	sub	sp, #24
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
 80119c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80119c6:	2300      	movs	r3, #0
 80119c8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	689b      	ldr	r3, [r3, #8]
 80119d0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80119d2:	693a      	ldr	r2, [r7, #16]
 80119d4:	4b65      	ldr	r3, [pc, #404]	; (8011b6c <TIM_SlaveTimer_SetConfig+0x1b0>)
 80119d6:	4013      	ands	r3, r2
 80119d8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80119da:	683b      	ldr	r3, [r7, #0]
 80119dc:	685b      	ldr	r3, [r3, #4]
 80119de:	693a      	ldr	r2, [r7, #16]
 80119e0:	4313      	orrs	r3, r2
 80119e2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80119e4:	693a      	ldr	r2, [r7, #16]
 80119e6:	4b62      	ldr	r3, [pc, #392]	; (8011b70 <TIM_SlaveTimer_SetConfig+0x1b4>)
 80119e8:	4013      	ands	r3, r2
 80119ea:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80119ec:	683b      	ldr	r3, [r7, #0]
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	693a      	ldr	r2, [r7, #16]
 80119f2:	4313      	orrs	r3, r2
 80119f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	681b      	ldr	r3, [r3, #0]
 80119fa:	693a      	ldr	r2, [r7, #16]
 80119fc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80119fe:	683b      	ldr	r3, [r7, #0]
 8011a00:	685b      	ldr	r3, [r3, #4]
 8011a02:	4a5c      	ldr	r2, [pc, #368]	; (8011b74 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8011a04:	4293      	cmp	r3, r2
 8011a06:	f000 80ab 	beq.w	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011a0a:	4a5a      	ldr	r2, [pc, #360]	; (8011b74 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8011a0c:	4293      	cmp	r3, r2
 8011a0e:	f200 80a4 	bhi.w	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a12:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011a16:	f000 80a3 	beq.w	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011a1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011a1e:	f200 809c 	bhi.w	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a22:	4a55      	ldr	r2, [pc, #340]	; (8011b78 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8011a24:	4293      	cmp	r3, r2
 8011a26:	f000 809b 	beq.w	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011a2a:	4a53      	ldr	r2, [pc, #332]	; (8011b78 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8011a2c:	4293      	cmp	r3, r2
 8011a2e:	f200 8094 	bhi.w	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a32:	4a52      	ldr	r2, [pc, #328]	; (8011b7c <TIM_SlaveTimer_SetConfig+0x1c0>)
 8011a34:	4293      	cmp	r3, r2
 8011a36:	f000 8093 	beq.w	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011a3a:	4a50      	ldr	r2, [pc, #320]	; (8011b7c <TIM_SlaveTimer_SetConfig+0x1c0>)
 8011a3c:	4293      	cmp	r3, r2
 8011a3e:	f200 808c 	bhi.w	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a42:	4a4f      	ldr	r2, [pc, #316]	; (8011b80 <TIM_SlaveTimer_SetConfig+0x1c4>)
 8011a44:	4293      	cmp	r3, r2
 8011a46:	f000 808b 	beq.w	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011a4a:	4a4d      	ldr	r2, [pc, #308]	; (8011b80 <TIM_SlaveTimer_SetConfig+0x1c4>)
 8011a4c:	4293      	cmp	r3, r2
 8011a4e:	f200 8084 	bhi.w	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a52:	4a4c      	ldr	r2, [pc, #304]	; (8011b84 <TIM_SlaveTimer_SetConfig+0x1c8>)
 8011a54:	4293      	cmp	r3, r2
 8011a56:	f000 8083 	beq.w	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011a5a:	4a4a      	ldr	r2, [pc, #296]	; (8011b84 <TIM_SlaveTimer_SetConfig+0x1c8>)
 8011a5c:	4293      	cmp	r3, r2
 8011a5e:	d87c      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a60:	4a49      	ldr	r2, [pc, #292]	; (8011b88 <TIM_SlaveTimer_SetConfig+0x1cc>)
 8011a62:	4293      	cmp	r3, r2
 8011a64:	d07c      	beq.n	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011a66:	4a48      	ldr	r2, [pc, #288]	; (8011b88 <TIM_SlaveTimer_SetConfig+0x1cc>)
 8011a68:	4293      	cmp	r3, r2
 8011a6a:	d876      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a6c:	4a47      	ldr	r2, [pc, #284]	; (8011b8c <TIM_SlaveTimer_SetConfig+0x1d0>)
 8011a6e:	4293      	cmp	r3, r2
 8011a70:	d076      	beq.n	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011a72:	4a46      	ldr	r2, [pc, #280]	; (8011b8c <TIM_SlaveTimer_SetConfig+0x1d0>)
 8011a74:	4293      	cmp	r3, r2
 8011a76:	d870      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a78:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8011a7c:	d070      	beq.n	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011a7e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8011a82:	d86a      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011a88:	d06a      	beq.n	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011a8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011a8e:	d864      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a90:	2b70      	cmp	r3, #112	; 0x70
 8011a92:	d01a      	beq.n	8011aca <TIM_SlaveTimer_SetConfig+0x10e>
 8011a94:	2b70      	cmp	r3, #112	; 0x70
 8011a96:	d860      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011a98:	2b60      	cmp	r3, #96	; 0x60
 8011a9a:	d054      	beq.n	8011b46 <TIM_SlaveTimer_SetConfig+0x18a>
 8011a9c:	2b60      	cmp	r3, #96	; 0x60
 8011a9e:	d85c      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011aa0:	2b50      	cmp	r3, #80	; 0x50
 8011aa2:	d046      	beq.n	8011b32 <TIM_SlaveTimer_SetConfig+0x176>
 8011aa4:	2b50      	cmp	r3, #80	; 0x50
 8011aa6:	d858      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011aa8:	2b40      	cmp	r3, #64	; 0x40
 8011aaa:	d019      	beq.n	8011ae0 <TIM_SlaveTimer_SetConfig+0x124>
 8011aac:	2b40      	cmp	r3, #64	; 0x40
 8011aae:	d854      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011ab0:	2b30      	cmp	r3, #48	; 0x30
 8011ab2:	d055      	beq.n	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011ab4:	2b30      	cmp	r3, #48	; 0x30
 8011ab6:	d850      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011ab8:	2b20      	cmp	r3, #32
 8011aba:	d051      	beq.n	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011abc:	2b20      	cmp	r3, #32
 8011abe:	d84c      	bhi.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d04d      	beq.n	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011ac4:	2b10      	cmp	r3, #16
 8011ac6:	d04b      	beq.n	8011b60 <TIM_SlaveTimer_SetConfig+0x1a4>
 8011ac8:	e047      	b.n	8011b5a <TIM_SlaveTimer_SetConfig+0x19e>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8011ad2:	683b      	ldr	r3, [r7, #0]
 8011ad4:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8011ad6:	683b      	ldr	r3, [r7, #0]
 8011ad8:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8011ada:	f000 f9e2 	bl	8011ea2 <TIM_ETR_SetConfig>
      break;
 8011ade:	e040      	b.n	8011b62 <TIM_SlaveTimer_SetConfig+0x1a6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8011ae0:	683b      	ldr	r3, [r7, #0]
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	2b05      	cmp	r3, #5
 8011ae6:	d101      	bne.n	8011aec <TIM_SlaveTimer_SetConfig+0x130>
      {
        return HAL_ERROR;
 8011ae8:	2301      	movs	r3, #1
 8011aea:	e03b      	b.n	8011b64 <TIM_SlaveTimer_SetConfig+0x1a8>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	6a1b      	ldr	r3, [r3, #32]
 8011af2:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	6a1a      	ldr	r2, [r3, #32]
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	681b      	ldr	r3, [r3, #0]
 8011afe:	f022 0201 	bic.w	r2, r2, #1
 8011b02:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	699b      	ldr	r3, [r3, #24]
 8011b0a:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8011b0c:	68bb      	ldr	r3, [r7, #8]
 8011b0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011b12:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8011b14:	683b      	ldr	r3, [r7, #0]
 8011b16:	691b      	ldr	r3, [r3, #16]
 8011b18:	011b      	lsls	r3, r3, #4
 8011b1a:	68ba      	ldr	r2, [r7, #8]
 8011b1c:	4313      	orrs	r3, r2
 8011b1e:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	68ba      	ldr	r2, [r7, #8]
 8011b26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	681b      	ldr	r3, [r3, #0]
 8011b2c:	68fa      	ldr	r2, [r7, #12]
 8011b2e:	621a      	str	r2, [r3, #32]
      break;
 8011b30:	e017      	b.n	8011b62 <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8011b36:	683b      	ldr	r3, [r7, #0]
 8011b38:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8011b3a:	683b      	ldr	r3, [r7, #0]
 8011b3c:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8011b3e:	461a      	mov	r2, r3
 8011b40:	f000 f89a 	bl	8011c78 <TIM_TI1_ConfigInputStage>
      break;
 8011b44:	e00d      	b.n	8011b62 <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8011b4a:	683b      	ldr	r3, [r7, #0]
 8011b4c:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8011b4e:	683b      	ldr	r3, [r7, #0]
 8011b50:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8011b52:	461a      	mov	r2, r3
 8011b54:	f000 f8fc 	bl	8011d50 <TIM_TI2_ConfigInputStage>
      break;
 8011b58:	e003      	b.n	8011b62 <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8011b5a:	2301      	movs	r3, #1
 8011b5c:	75fb      	strb	r3, [r7, #23]
      break;
 8011b5e:	e000      	b.n	8011b62 <TIM_SlaveTimer_SetConfig+0x1a6>
      break;
 8011b60:	bf00      	nop
  }

  return status;
 8011b62:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b64:	4618      	mov	r0, r3
 8011b66:	3718      	adds	r7, #24
 8011b68:	46bd      	mov	sp, r7
 8011b6a:	bd80      	pop	{r7, pc}
 8011b6c:	ffcfff8f 	.word	0xffcfff8f
 8011b70:	fffefff8 	.word	0xfffefff8
 8011b74:	00200010 	.word	0x00200010
 8011b78:	00100070 	.word	0x00100070
 8011b7c:	00100060 	.word	0x00100060
 8011b80:	00100050 	.word	0x00100050
 8011b84:	00100040 	.word	0x00100040
 8011b88:	00100030 	.word	0x00100030
 8011b8c:	00100020 	.word	0x00100020

08011b90 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8011b90:	b480      	push	{r7}
 8011b92:	b087      	sub	sp, #28
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	60f8      	str	r0, [r7, #12]
 8011b98:	60b9      	str	r1, [r7, #8]
 8011b9a:	607a      	str	r2, [r7, #4]
 8011b9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	6a1b      	ldr	r3, [r3, #32]
 8011ba2:	f023 0201 	bic.w	r2, r3, #1
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	699b      	ldr	r3, [r3, #24]
 8011bae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	6a1b      	ldr	r3, [r3, #32]
 8011bb4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	4a28      	ldr	r2, [pc, #160]	; (8011c5c <TIM_TI1_SetConfig+0xcc>)
 8011bba:	4293      	cmp	r3, r2
 8011bbc:	d01b      	beq.n	8011bf6 <TIM_TI1_SetConfig+0x66>
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011bc4:	d017      	beq.n	8011bf6 <TIM_TI1_SetConfig+0x66>
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	4a25      	ldr	r2, [pc, #148]	; (8011c60 <TIM_TI1_SetConfig+0xd0>)
 8011bca:	4293      	cmp	r3, r2
 8011bcc:	d013      	beq.n	8011bf6 <TIM_TI1_SetConfig+0x66>
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	4a24      	ldr	r2, [pc, #144]	; (8011c64 <TIM_TI1_SetConfig+0xd4>)
 8011bd2:	4293      	cmp	r3, r2
 8011bd4:	d00f      	beq.n	8011bf6 <TIM_TI1_SetConfig+0x66>
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	4a23      	ldr	r2, [pc, #140]	; (8011c68 <TIM_TI1_SetConfig+0xd8>)
 8011bda:	4293      	cmp	r3, r2
 8011bdc:	d00b      	beq.n	8011bf6 <TIM_TI1_SetConfig+0x66>
 8011bde:	68fb      	ldr	r3, [r7, #12]
 8011be0:	4a22      	ldr	r2, [pc, #136]	; (8011c6c <TIM_TI1_SetConfig+0xdc>)
 8011be2:	4293      	cmp	r3, r2
 8011be4:	d007      	beq.n	8011bf6 <TIM_TI1_SetConfig+0x66>
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	4a21      	ldr	r2, [pc, #132]	; (8011c70 <TIM_TI1_SetConfig+0xe0>)
 8011bea:	4293      	cmp	r3, r2
 8011bec:	d003      	beq.n	8011bf6 <TIM_TI1_SetConfig+0x66>
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	4a20      	ldr	r2, [pc, #128]	; (8011c74 <TIM_TI1_SetConfig+0xe4>)
 8011bf2:	4293      	cmp	r3, r2
 8011bf4:	d101      	bne.n	8011bfa <TIM_TI1_SetConfig+0x6a>
 8011bf6:	2301      	movs	r3, #1
 8011bf8:	e000      	b.n	8011bfc <TIM_TI1_SetConfig+0x6c>
 8011bfa:	2300      	movs	r3, #0
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d008      	beq.n	8011c12 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8011c00:	697b      	ldr	r3, [r7, #20]
 8011c02:	f023 0303 	bic.w	r3, r3, #3
 8011c06:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8011c08:	697a      	ldr	r2, [r7, #20]
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	4313      	orrs	r3, r2
 8011c0e:	617b      	str	r3, [r7, #20]
 8011c10:	e003      	b.n	8011c1a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8011c12:	697b      	ldr	r3, [r7, #20]
 8011c14:	f043 0301 	orr.w	r3, r3, #1
 8011c18:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8011c1a:	697b      	ldr	r3, [r7, #20]
 8011c1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011c20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8011c22:	683b      	ldr	r3, [r7, #0]
 8011c24:	011b      	lsls	r3, r3, #4
 8011c26:	b2db      	uxtb	r3, r3
 8011c28:	697a      	ldr	r2, [r7, #20]
 8011c2a:	4313      	orrs	r3, r2
 8011c2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8011c2e:	693b      	ldr	r3, [r7, #16]
 8011c30:	f023 030a 	bic.w	r3, r3, #10
 8011c34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8011c36:	68bb      	ldr	r3, [r7, #8]
 8011c38:	f003 030a 	and.w	r3, r3, #10
 8011c3c:	693a      	ldr	r2, [r7, #16]
 8011c3e:	4313      	orrs	r3, r2
 8011c40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	697a      	ldr	r2, [r7, #20]
 8011c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	693a      	ldr	r2, [r7, #16]
 8011c4c:	621a      	str	r2, [r3, #32]
}
 8011c4e:	bf00      	nop
 8011c50:	371c      	adds	r7, #28
 8011c52:	46bd      	mov	sp, r7
 8011c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c58:	4770      	bx	lr
 8011c5a:	bf00      	nop
 8011c5c:	40010000 	.word	0x40010000
 8011c60:	40000400 	.word	0x40000400
 8011c64:	40000800 	.word	0x40000800
 8011c68:	40000c00 	.word	0x40000c00
 8011c6c:	40010400 	.word	0x40010400
 8011c70:	40001800 	.word	0x40001800
 8011c74:	40014000 	.word	0x40014000

08011c78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011c78:	b480      	push	{r7}
 8011c7a:	b087      	sub	sp, #28
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	60f8      	str	r0, [r7, #12]
 8011c80:	60b9      	str	r1, [r7, #8]
 8011c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	6a1b      	ldr	r3, [r3, #32]
 8011c88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011c8a:	68fb      	ldr	r3, [r7, #12]
 8011c8c:	6a1b      	ldr	r3, [r3, #32]
 8011c8e:	f023 0201 	bic.w	r2, r3, #1
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	699b      	ldr	r3, [r3, #24]
 8011c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8011c9c:	693b      	ldr	r3, [r7, #16]
 8011c9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	011b      	lsls	r3, r3, #4
 8011ca8:	693a      	ldr	r2, [r7, #16]
 8011caa:	4313      	orrs	r3, r2
 8011cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8011cae:	697b      	ldr	r3, [r7, #20]
 8011cb0:	f023 030a 	bic.w	r3, r3, #10
 8011cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8011cb6:	697a      	ldr	r2, [r7, #20]
 8011cb8:	68bb      	ldr	r3, [r7, #8]
 8011cba:	4313      	orrs	r3, r2
 8011cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	693a      	ldr	r2, [r7, #16]
 8011cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011cc4:	68fb      	ldr	r3, [r7, #12]
 8011cc6:	697a      	ldr	r2, [r7, #20]
 8011cc8:	621a      	str	r2, [r3, #32]
}
 8011cca:	bf00      	nop
 8011ccc:	371c      	adds	r7, #28
 8011cce:	46bd      	mov	sp, r7
 8011cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd4:	4770      	bx	lr

08011cd6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8011cd6:	b480      	push	{r7}
 8011cd8:	b087      	sub	sp, #28
 8011cda:	af00      	add	r7, sp, #0
 8011cdc:	60f8      	str	r0, [r7, #12]
 8011cde:	60b9      	str	r1, [r7, #8]
 8011ce0:	607a      	str	r2, [r7, #4]
 8011ce2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	6a1b      	ldr	r3, [r3, #32]
 8011ce8:	f023 0210 	bic.w	r2, r3, #16
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	699b      	ldr	r3, [r3, #24]
 8011cf4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8011cf6:	68fb      	ldr	r3, [r7, #12]
 8011cf8:	6a1b      	ldr	r3, [r3, #32]
 8011cfa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8011cfc:	697b      	ldr	r3, [r7, #20]
 8011cfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011d02:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	021b      	lsls	r3, r3, #8
 8011d08:	697a      	ldr	r2, [r7, #20]
 8011d0a:	4313      	orrs	r3, r2
 8011d0c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8011d0e:	697b      	ldr	r3, [r7, #20]
 8011d10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8011d14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8011d16:	683b      	ldr	r3, [r7, #0]
 8011d18:	031b      	lsls	r3, r3, #12
 8011d1a:	b29b      	uxth	r3, r3
 8011d1c:	697a      	ldr	r2, [r7, #20]
 8011d1e:	4313      	orrs	r3, r2
 8011d20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011d22:	693b      	ldr	r3, [r7, #16]
 8011d24:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8011d28:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8011d2a:	68bb      	ldr	r3, [r7, #8]
 8011d2c:	011b      	lsls	r3, r3, #4
 8011d2e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8011d32:	693a      	ldr	r2, [r7, #16]
 8011d34:	4313      	orrs	r3, r2
 8011d36:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	697a      	ldr	r2, [r7, #20]
 8011d3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011d3e:	68fb      	ldr	r3, [r7, #12]
 8011d40:	693a      	ldr	r2, [r7, #16]
 8011d42:	621a      	str	r2, [r3, #32]
}
 8011d44:	bf00      	nop
 8011d46:	371c      	adds	r7, #28
 8011d48:	46bd      	mov	sp, r7
 8011d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d4e:	4770      	bx	lr

08011d50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011d50:	b480      	push	{r7}
 8011d52:	b087      	sub	sp, #28
 8011d54:	af00      	add	r7, sp, #0
 8011d56:	60f8      	str	r0, [r7, #12]
 8011d58:	60b9      	str	r1, [r7, #8]
 8011d5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011d5c:	68fb      	ldr	r3, [r7, #12]
 8011d5e:	6a1b      	ldr	r3, [r3, #32]
 8011d60:	f023 0210 	bic.w	r2, r3, #16
 8011d64:	68fb      	ldr	r3, [r7, #12]
 8011d66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011d68:	68fb      	ldr	r3, [r7, #12]
 8011d6a:	699b      	ldr	r3, [r3, #24]
 8011d6c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	6a1b      	ldr	r3, [r3, #32]
 8011d72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8011d74:	697b      	ldr	r3, [r7, #20]
 8011d76:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8011d7a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	031b      	lsls	r3, r3, #12
 8011d80:	697a      	ldr	r2, [r7, #20]
 8011d82:	4313      	orrs	r3, r2
 8011d84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011d86:	693b      	ldr	r3, [r7, #16]
 8011d88:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8011d8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011d8e:	68bb      	ldr	r3, [r7, #8]
 8011d90:	011b      	lsls	r3, r3, #4
 8011d92:	693a      	ldr	r2, [r7, #16]
 8011d94:	4313      	orrs	r3, r2
 8011d96:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	697a      	ldr	r2, [r7, #20]
 8011d9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	693a      	ldr	r2, [r7, #16]
 8011da2:	621a      	str	r2, [r3, #32]
}
 8011da4:	bf00      	nop
 8011da6:	371c      	adds	r7, #28
 8011da8:	46bd      	mov	sp, r7
 8011daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dae:	4770      	bx	lr

08011db0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8011db0:	b480      	push	{r7}
 8011db2:	b087      	sub	sp, #28
 8011db4:	af00      	add	r7, sp, #0
 8011db6:	60f8      	str	r0, [r7, #12]
 8011db8:	60b9      	str	r1, [r7, #8]
 8011dba:	607a      	str	r2, [r7, #4]
 8011dbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8011dbe:	68fb      	ldr	r3, [r7, #12]
 8011dc0:	6a1b      	ldr	r3, [r3, #32]
 8011dc2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8011dc6:	68fb      	ldr	r3, [r7, #12]
 8011dc8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	69db      	ldr	r3, [r3, #28]
 8011dce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8011dd0:	68fb      	ldr	r3, [r7, #12]
 8011dd2:	6a1b      	ldr	r3, [r3, #32]
 8011dd4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8011dd6:	697b      	ldr	r3, [r7, #20]
 8011dd8:	f023 0303 	bic.w	r3, r3, #3
 8011ddc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8011dde:	697a      	ldr	r2, [r7, #20]
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	4313      	orrs	r3, r2
 8011de4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8011de6:	697b      	ldr	r3, [r7, #20]
 8011de8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011dec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8011dee:	683b      	ldr	r3, [r7, #0]
 8011df0:	011b      	lsls	r3, r3, #4
 8011df2:	b2db      	uxtb	r3, r3
 8011df4:	697a      	ldr	r2, [r7, #20]
 8011df6:	4313      	orrs	r3, r2
 8011df8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8011dfa:	693b      	ldr	r3, [r7, #16]
 8011dfc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8011e00:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8011e02:	68bb      	ldr	r3, [r7, #8]
 8011e04:	021b      	lsls	r3, r3, #8
 8011e06:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8011e0a:	693a      	ldr	r2, [r7, #16]
 8011e0c:	4313      	orrs	r3, r2
 8011e0e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	697a      	ldr	r2, [r7, #20]
 8011e14:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	693a      	ldr	r2, [r7, #16]
 8011e1a:	621a      	str	r2, [r3, #32]
}
 8011e1c:	bf00      	nop
 8011e1e:	371c      	adds	r7, #28
 8011e20:	46bd      	mov	sp, r7
 8011e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e26:	4770      	bx	lr

08011e28 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8011e28:	b480      	push	{r7}
 8011e2a:	b087      	sub	sp, #28
 8011e2c:	af00      	add	r7, sp, #0
 8011e2e:	60f8      	str	r0, [r7, #12]
 8011e30:	60b9      	str	r1, [r7, #8]
 8011e32:	607a      	str	r2, [r7, #4]
 8011e34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	6a1b      	ldr	r3, [r3, #32]
 8011e3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	69db      	ldr	r3, [r3, #28]
 8011e46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	6a1b      	ldr	r3, [r3, #32]
 8011e4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8011e4e:	697b      	ldr	r3, [r7, #20]
 8011e50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011e54:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	021b      	lsls	r3, r3, #8
 8011e5a:	697a      	ldr	r2, [r7, #20]
 8011e5c:	4313      	orrs	r3, r2
 8011e5e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8011e60:	697b      	ldr	r3, [r7, #20]
 8011e62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8011e66:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8011e68:	683b      	ldr	r3, [r7, #0]
 8011e6a:	031b      	lsls	r3, r3, #12
 8011e6c:	b29b      	uxth	r3, r3
 8011e6e:	697a      	ldr	r2, [r7, #20]
 8011e70:	4313      	orrs	r3, r2
 8011e72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8011e74:	693b      	ldr	r3, [r7, #16]
 8011e76:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8011e7a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8011e7c:	68bb      	ldr	r3, [r7, #8]
 8011e7e:	031b      	lsls	r3, r3, #12
 8011e80:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8011e84:	693a      	ldr	r2, [r7, #16]
 8011e86:	4313      	orrs	r3, r2
 8011e88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	697a      	ldr	r2, [r7, #20]
 8011e8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8011e90:	68fb      	ldr	r3, [r7, #12]
 8011e92:	693a      	ldr	r2, [r7, #16]
 8011e94:	621a      	str	r2, [r3, #32]
}
 8011e96:	bf00      	nop
 8011e98:	371c      	adds	r7, #28
 8011e9a:	46bd      	mov	sp, r7
 8011e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea0:	4770      	bx	lr

08011ea2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8011ea2:	b480      	push	{r7}
 8011ea4:	b087      	sub	sp, #28
 8011ea6:	af00      	add	r7, sp, #0
 8011ea8:	60f8      	str	r0, [r7, #12]
 8011eaa:	60b9      	str	r1, [r7, #8]
 8011eac:	607a      	str	r2, [r7, #4]
 8011eae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8011eb0:	68fb      	ldr	r3, [r7, #12]
 8011eb2:	689b      	ldr	r3, [r3, #8]
 8011eb4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011eb6:	697b      	ldr	r3, [r7, #20]
 8011eb8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8011ebc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8011ebe:	683b      	ldr	r3, [r7, #0]
 8011ec0:	021a      	lsls	r2, r3, #8
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	431a      	orrs	r2, r3
 8011ec6:	68bb      	ldr	r3, [r7, #8]
 8011ec8:	4313      	orrs	r3, r2
 8011eca:	697a      	ldr	r2, [r7, #20]
 8011ecc:	4313      	orrs	r3, r2
 8011ece:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	697a      	ldr	r2, [r7, #20]
 8011ed4:	609a      	str	r2, [r3, #8]
}
 8011ed6:	bf00      	nop
 8011ed8:	371c      	adds	r7, #28
 8011eda:	46bd      	mov	sp, r7
 8011edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ee0:	4770      	bx	lr

08011ee2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8011ee2:	b480      	push	{r7}
 8011ee4:	b087      	sub	sp, #28
 8011ee6:	af00      	add	r7, sp, #0
 8011ee8:	60f8      	str	r0, [r7, #12]
 8011eea:	60b9      	str	r1, [r7, #8]
 8011eec:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8011eee:	68bb      	ldr	r3, [r7, #8]
 8011ef0:	f003 031f 	and.w	r3, r3, #31
 8011ef4:	2201      	movs	r2, #1
 8011ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8011efa:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	6a1a      	ldr	r2, [r3, #32]
 8011f00:	697b      	ldr	r3, [r7, #20]
 8011f02:	43db      	mvns	r3, r3
 8011f04:	401a      	ands	r2, r3
 8011f06:	68fb      	ldr	r3, [r7, #12]
 8011f08:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	6a1a      	ldr	r2, [r3, #32]
 8011f0e:	68bb      	ldr	r3, [r7, #8]
 8011f10:	f003 031f 	and.w	r3, r3, #31
 8011f14:	6879      	ldr	r1, [r7, #4]
 8011f16:	fa01 f303 	lsl.w	r3, r1, r3
 8011f1a:	431a      	orrs	r2, r3
 8011f1c:	68fb      	ldr	r3, [r7, #12]
 8011f1e:	621a      	str	r2, [r3, #32]
}
 8011f20:	bf00      	nop
 8011f22:	371c      	adds	r7, #28
 8011f24:	46bd      	mov	sp, r7
 8011f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f2a:	4770      	bx	lr

08011f2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8011f2c:	b480      	push	{r7}
 8011f2e:	b085      	sub	sp, #20
 8011f30:	af00      	add	r7, sp, #0
 8011f32:	6078      	str	r0, [r7, #4]
 8011f34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8011f3c:	2b01      	cmp	r3, #1
 8011f3e:	d101      	bne.n	8011f44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8011f40:	2302      	movs	r3, #2
 8011f42:	e06d      	b.n	8012020 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	2201      	movs	r2, #1
 8011f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	2202      	movs	r2, #2
 8011f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	681b      	ldr	r3, [r3, #0]
 8011f58:	685b      	ldr	r3, [r3, #4]
 8011f5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	689b      	ldr	r3, [r3, #8]
 8011f62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	681b      	ldr	r3, [r3, #0]
 8011f68:	4a30      	ldr	r2, [pc, #192]	; (801202c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011f6a:	4293      	cmp	r3, r2
 8011f6c:	d004      	beq.n	8011f78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	4a2f      	ldr	r2, [pc, #188]	; (8012030 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011f74:	4293      	cmp	r3, r2
 8011f76:	d108      	bne.n	8011f8a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011f78:	68fb      	ldr	r3, [r7, #12]
 8011f7a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8011f7e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011f80:	683b      	ldr	r3, [r7, #0]
 8011f82:	685b      	ldr	r3, [r3, #4]
 8011f84:	68fa      	ldr	r2, [r7, #12]
 8011f86:	4313      	orrs	r3, r2
 8011f88:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011f90:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011f92:	683b      	ldr	r3, [r7, #0]
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	68fa      	ldr	r2, [r7, #12]
 8011f98:	4313      	orrs	r3, r2
 8011f9a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	68fa      	ldr	r2, [r7, #12]
 8011fa2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	681b      	ldr	r3, [r3, #0]
 8011fa8:	4a20      	ldr	r2, [pc, #128]	; (801202c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011faa:	4293      	cmp	r3, r2
 8011fac:	d022      	beq.n	8011ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011fb6:	d01d      	beq.n	8011ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	681b      	ldr	r3, [r3, #0]
 8011fbc:	4a1d      	ldr	r2, [pc, #116]	; (8012034 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8011fbe:	4293      	cmp	r3, r2
 8011fc0:	d018      	beq.n	8011ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	681b      	ldr	r3, [r3, #0]
 8011fc6:	4a1c      	ldr	r2, [pc, #112]	; (8012038 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8011fc8:	4293      	cmp	r3, r2
 8011fca:	d013      	beq.n	8011ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	4a1a      	ldr	r2, [pc, #104]	; (801203c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8011fd2:	4293      	cmp	r3, r2
 8011fd4:	d00e      	beq.n	8011ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	4a15      	ldr	r2, [pc, #84]	; (8012030 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011fdc:	4293      	cmp	r3, r2
 8011fde:	d009      	beq.n	8011ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	4a16      	ldr	r2, [pc, #88]	; (8012040 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011fe6:	4293      	cmp	r3, r2
 8011fe8:	d004      	beq.n	8011ff4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	4a15      	ldr	r2, [pc, #84]	; (8012044 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011ff0:	4293      	cmp	r3, r2
 8011ff2:	d10c      	bne.n	801200e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011ff4:	68bb      	ldr	r3, [r7, #8]
 8011ff6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011ffa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011ffc:	683b      	ldr	r3, [r7, #0]
 8011ffe:	689b      	ldr	r3, [r3, #8]
 8012000:	68ba      	ldr	r2, [r7, #8]
 8012002:	4313      	orrs	r3, r2
 8012004:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	68ba      	ldr	r2, [r7, #8]
 801200c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	2201      	movs	r2, #1
 8012012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	2200      	movs	r2, #0
 801201a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801201e:	2300      	movs	r3, #0
}
 8012020:	4618      	mov	r0, r3
 8012022:	3714      	adds	r7, #20
 8012024:	46bd      	mov	sp, r7
 8012026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801202a:	4770      	bx	lr
 801202c:	40010000 	.word	0x40010000
 8012030:	40010400 	.word	0x40010400
 8012034:	40000400 	.word	0x40000400
 8012038:	40000800 	.word	0x40000800
 801203c:	40000c00 	.word	0x40000c00
 8012040:	40001800 	.word	0x40001800
 8012044:	40014000 	.word	0x40014000

08012048 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8012048:	b480      	push	{r7}
 801204a:	b083      	sub	sp, #12
 801204c:	af00      	add	r7, sp, #0
 801204e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8012050:	bf00      	nop
 8012052:	370c      	adds	r7, #12
 8012054:	46bd      	mov	sp, r7
 8012056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801205a:	4770      	bx	lr

0801205c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 801205c:	b480      	push	{r7}
 801205e:	b083      	sub	sp, #12
 8012060:	af00      	add	r7, sp, #0
 8012062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8012064:	bf00      	nop
 8012066:	370c      	adds	r7, #12
 8012068:	46bd      	mov	sp, r7
 801206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801206e:	4770      	bx	lr

08012070 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8012070:	b480      	push	{r7}
 8012072:	b083      	sub	sp, #12
 8012074:	af00      	add	r7, sp, #0
 8012076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8012078:	bf00      	nop
 801207a:	370c      	adds	r7, #12
 801207c:	46bd      	mov	sp, r7
 801207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012082:	4770      	bx	lr

08012084 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012084:	b580      	push	{r7, lr}
 8012086:	b082      	sub	sp, #8
 8012088:	af00      	add	r7, sp, #0
 801208a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	2b00      	cmp	r3, #0
 8012090:	d101      	bne.n	8012096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8012092:	2301      	movs	r3, #1
 8012094:	e042      	b.n	801211c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801209c:	2b00      	cmp	r3, #0
 801209e:	d106      	bne.n	80120ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	2200      	movs	r2, #0
 80120a4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80120a8:	6878      	ldr	r0, [r7, #4]
 80120aa:	f7f3 fb7d 	bl	80057a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	2224      	movs	r2, #36	; 0x24
 80120b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	681a      	ldr	r2, [r3, #0]
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	f022 0201 	bic.w	r2, r2, #1
 80120c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80120c6:	6878      	ldr	r0, [r7, #4]
 80120c8:	f000 fd54 	bl	8012b74 <UART_SetConfig>
 80120cc:	4603      	mov	r3, r0
 80120ce:	2b01      	cmp	r3, #1
 80120d0:	d101      	bne.n	80120d6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80120d2:	2301      	movs	r3, #1
 80120d4:	e022      	b.n	801211c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d002      	beq.n	80120e4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80120de:	6878      	ldr	r0, [r7, #4]
 80120e0:	f001 fab0 	bl	8013644 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	685a      	ldr	r2, [r3, #4]
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80120f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	681b      	ldr	r3, [r3, #0]
 80120f8:	689a      	ldr	r2, [r3, #8]
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8012102:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	681a      	ldr	r2, [r3, #0]
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	f042 0201 	orr.w	r2, r2, #1
 8012112:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8012114:	6878      	ldr	r0, [r7, #4]
 8012116:	f001 fb37 	bl	8013788 <UART_CheckIdleState>
 801211a:	4603      	mov	r3, r0
}
 801211c:	4618      	mov	r0, r3
 801211e:	3708      	adds	r7, #8
 8012120:	46bd      	mov	sp, r7
 8012122:	bd80      	pop	{r7, pc}

08012124 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012124:	b580      	push	{r7, lr}
 8012126:	b08a      	sub	sp, #40	; 0x28
 8012128:	af02      	add	r7, sp, #8
 801212a:	60f8      	str	r0, [r7, #12]
 801212c:	60b9      	str	r1, [r7, #8]
 801212e:	603b      	str	r3, [r7, #0]
 8012130:	4613      	mov	r3, r2
 8012132:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801213a:	2b20      	cmp	r3, #32
 801213c:	d17b      	bne.n	8012236 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 801213e:	68bb      	ldr	r3, [r7, #8]
 8012140:	2b00      	cmp	r3, #0
 8012142:	d002      	beq.n	801214a <HAL_UART_Transmit+0x26>
 8012144:	88fb      	ldrh	r3, [r7, #6]
 8012146:	2b00      	cmp	r3, #0
 8012148:	d101      	bne.n	801214e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 801214a:	2301      	movs	r3, #1
 801214c:	e074      	b.n	8012238 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	2200      	movs	r2, #0
 8012152:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8012156:	68fb      	ldr	r3, [r7, #12]
 8012158:	2221      	movs	r2, #33	; 0x21
 801215a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801215e:	f7f4 feb7 	bl	8006ed0 <HAL_GetTick>
 8012162:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8012164:	68fb      	ldr	r3, [r7, #12]
 8012166:	88fa      	ldrh	r2, [r7, #6]
 8012168:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	88fa      	ldrh	r2, [r7, #6]
 8012170:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	689b      	ldr	r3, [r3, #8]
 8012178:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801217c:	d108      	bne.n	8012190 <HAL_UART_Transmit+0x6c>
 801217e:	68fb      	ldr	r3, [r7, #12]
 8012180:	691b      	ldr	r3, [r3, #16]
 8012182:	2b00      	cmp	r3, #0
 8012184:	d104      	bne.n	8012190 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8012186:	2300      	movs	r3, #0
 8012188:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801218a:	68bb      	ldr	r3, [r7, #8]
 801218c:	61bb      	str	r3, [r7, #24]
 801218e:	e003      	b.n	8012198 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8012190:	68bb      	ldr	r3, [r7, #8]
 8012192:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8012194:	2300      	movs	r3, #0
 8012196:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8012198:	e030      	b.n	80121fc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801219a:	683b      	ldr	r3, [r7, #0]
 801219c:	9300      	str	r3, [sp, #0]
 801219e:	697b      	ldr	r3, [r7, #20]
 80121a0:	2200      	movs	r2, #0
 80121a2:	2180      	movs	r1, #128	; 0x80
 80121a4:	68f8      	ldr	r0, [r7, #12]
 80121a6:	f001 fb99 	bl	80138dc <UART_WaitOnFlagUntilTimeout>
 80121aa:	4603      	mov	r3, r0
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d005      	beq.n	80121bc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	2220      	movs	r2, #32
 80121b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80121b8:	2303      	movs	r3, #3
 80121ba:	e03d      	b.n	8012238 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80121bc:	69fb      	ldr	r3, [r7, #28]
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d10b      	bne.n	80121da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80121c2:	69bb      	ldr	r3, [r7, #24]
 80121c4:	881b      	ldrh	r3, [r3, #0]
 80121c6:	461a      	mov	r2, r3
 80121c8:	68fb      	ldr	r3, [r7, #12]
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80121d0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80121d2:	69bb      	ldr	r3, [r7, #24]
 80121d4:	3302      	adds	r3, #2
 80121d6:	61bb      	str	r3, [r7, #24]
 80121d8:	e007      	b.n	80121ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80121da:	69fb      	ldr	r3, [r7, #28]
 80121dc:	781a      	ldrb	r2, [r3, #0]
 80121de:	68fb      	ldr	r3, [r7, #12]
 80121e0:	681b      	ldr	r3, [r3, #0]
 80121e2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80121e4:	69fb      	ldr	r3, [r7, #28]
 80121e6:	3301      	adds	r3, #1
 80121e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80121ea:	68fb      	ldr	r3, [r7, #12]
 80121ec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80121f0:	b29b      	uxth	r3, r3
 80121f2:	3b01      	subs	r3, #1
 80121f4:	b29a      	uxth	r2, r3
 80121f6:	68fb      	ldr	r3, [r7, #12]
 80121f8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8012202:	b29b      	uxth	r3, r3
 8012204:	2b00      	cmp	r3, #0
 8012206:	d1c8      	bne.n	801219a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8012208:	683b      	ldr	r3, [r7, #0]
 801220a:	9300      	str	r3, [sp, #0]
 801220c:	697b      	ldr	r3, [r7, #20]
 801220e:	2200      	movs	r2, #0
 8012210:	2140      	movs	r1, #64	; 0x40
 8012212:	68f8      	ldr	r0, [r7, #12]
 8012214:	f001 fb62 	bl	80138dc <UART_WaitOnFlagUntilTimeout>
 8012218:	4603      	mov	r3, r0
 801221a:	2b00      	cmp	r3, #0
 801221c:	d005      	beq.n	801222a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 801221e:	68fb      	ldr	r3, [r7, #12]
 8012220:	2220      	movs	r2, #32
 8012222:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8012226:	2303      	movs	r3, #3
 8012228:	e006      	b.n	8012238 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	2220      	movs	r2, #32
 801222e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8012232:	2300      	movs	r3, #0
 8012234:	e000      	b.n	8012238 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8012236:	2302      	movs	r3, #2
  }
}
 8012238:	4618      	mov	r0, r3
 801223a:	3720      	adds	r7, #32
 801223c:	46bd      	mov	sp, r7
 801223e:	bd80      	pop	{r7, pc}

08012240 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8012240:	b580      	push	{r7, lr}
 8012242:	b08a      	sub	sp, #40	; 0x28
 8012244:	af00      	add	r7, sp, #0
 8012246:	60f8      	str	r0, [r7, #12]
 8012248:	60b9      	str	r1, [r7, #8]
 801224a:	4613      	mov	r3, r2
 801224c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012254:	2b20      	cmp	r3, #32
 8012256:	d167      	bne.n	8012328 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8012258:	68bb      	ldr	r3, [r7, #8]
 801225a:	2b00      	cmp	r3, #0
 801225c:	d002      	beq.n	8012264 <HAL_UART_Transmit_DMA+0x24>
 801225e:	88fb      	ldrh	r3, [r7, #6]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d101      	bne.n	8012268 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8012264:	2301      	movs	r3, #1
 8012266:	e060      	b.n	801232a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	68ba      	ldr	r2, [r7, #8]
 801226c:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	88fa      	ldrh	r2, [r7, #6]
 8012272:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8012276:	68fb      	ldr	r3, [r7, #12]
 8012278:	88fa      	ldrh	r2, [r7, #6]
 801227a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801227e:	68fb      	ldr	r3, [r7, #12]
 8012280:	2200      	movs	r2, #0
 8012282:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	2221      	movs	r2, #33	; 0x21
 801228a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 801228e:	68fb      	ldr	r3, [r7, #12]
 8012290:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012292:	2b00      	cmp	r3, #0
 8012294:	d028      	beq.n	80122e8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8012296:	68fb      	ldr	r3, [r7, #12]
 8012298:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801229a:	4a26      	ldr	r2, [pc, #152]	; (8012334 <HAL_UART_Transmit_DMA+0xf4>)
 801229c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80122a2:	4a25      	ldr	r2, [pc, #148]	; (8012338 <HAL_UART_Transmit_DMA+0xf8>)
 80122a4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80122aa:	4a24      	ldr	r2, [pc, #144]	; (801233c <HAL_UART_Transmit_DMA+0xfc>)
 80122ac:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80122b2:	2200      	movs	r2, #0
 80122b4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 80122ba:	68fb      	ldr	r3, [r7, #12]
 80122bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80122be:	4619      	mov	r1, r3
 80122c0:	68fb      	ldr	r3, [r7, #12]
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	3328      	adds	r3, #40	; 0x28
 80122c6:	461a      	mov	r2, r3
 80122c8:	88fb      	ldrh	r3, [r7, #6]
 80122ca:	f7f6 fe03 	bl	8008ed4 <HAL_DMA_Start_IT>
 80122ce:	4603      	mov	r3, r0
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d009      	beq.n	80122e8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	2210      	movs	r2, #16
 80122d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80122dc:	68fb      	ldr	r3, [r7, #12]
 80122de:	2220      	movs	r2, #32
 80122e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 80122e4:	2301      	movs	r3, #1
 80122e6:	e020      	b.n	801232a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80122e8:	68fb      	ldr	r3, [r7, #12]
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	2240      	movs	r2, #64	; 0x40
 80122ee:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80122f0:	68fb      	ldr	r3, [r7, #12]
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	3308      	adds	r3, #8
 80122f6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80122f8:	697b      	ldr	r3, [r7, #20]
 80122fa:	e853 3f00 	ldrex	r3, [r3]
 80122fe:	613b      	str	r3, [r7, #16]
   return(result);
 8012300:	693b      	ldr	r3, [r7, #16]
 8012302:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012306:	627b      	str	r3, [r7, #36]	; 0x24
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	681b      	ldr	r3, [r3, #0]
 801230c:	3308      	adds	r3, #8
 801230e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012310:	623a      	str	r2, [r7, #32]
 8012312:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012314:	69f9      	ldr	r1, [r7, #28]
 8012316:	6a3a      	ldr	r2, [r7, #32]
 8012318:	e841 2300 	strex	r3, r2, [r1]
 801231c:	61bb      	str	r3, [r7, #24]
   return(result);
 801231e:	69bb      	ldr	r3, [r7, #24]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d1e5      	bne.n	80122f0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8012324:	2300      	movs	r3, #0
 8012326:	e000      	b.n	801232a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8012328:	2302      	movs	r3, #2
  }
}
 801232a:	4618      	mov	r0, r3
 801232c:	3728      	adds	r7, #40	; 0x28
 801232e:	46bd      	mov	sp, r7
 8012330:	bd80      	pop	{r7, pc}
 8012332:	bf00      	nop
 8012334:	08013c49 	.word	0x08013c49
 8012338:	08013cdf 	.word	0x08013cdf
 801233c:	08013e61 	.word	0x08013e61

08012340 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012340:	b580      	push	{r7, lr}
 8012342:	b08a      	sub	sp, #40	; 0x28
 8012344:	af00      	add	r7, sp, #0
 8012346:	60f8      	str	r0, [r7, #12]
 8012348:	60b9      	str	r1, [r7, #8]
 801234a:	4613      	mov	r3, r2
 801234c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801234e:	68fb      	ldr	r3, [r7, #12]
 8012350:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012354:	2b20      	cmp	r3, #32
 8012356:	d137      	bne.n	80123c8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8012358:	68bb      	ldr	r3, [r7, #8]
 801235a:	2b00      	cmp	r3, #0
 801235c:	d002      	beq.n	8012364 <HAL_UART_Receive_DMA+0x24>
 801235e:	88fb      	ldrh	r3, [r7, #6]
 8012360:	2b00      	cmp	r3, #0
 8012362:	d101      	bne.n	8012368 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8012364:	2301      	movs	r3, #1
 8012366:	e030      	b.n	80123ca <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	2200      	movs	r2, #0
 801236c:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801236e:	68fb      	ldr	r3, [r7, #12]
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	4a18      	ldr	r2, [pc, #96]	; (80123d4 <HAL_UART_Receive_DMA+0x94>)
 8012374:	4293      	cmp	r3, r2
 8012376:	d01f      	beq.n	80123b8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012378:	68fb      	ldr	r3, [r7, #12]
 801237a:	681b      	ldr	r3, [r3, #0]
 801237c:	685b      	ldr	r3, [r3, #4]
 801237e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012382:	2b00      	cmp	r3, #0
 8012384:	d018      	beq.n	80123b8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	681b      	ldr	r3, [r3, #0]
 801238a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801238c:	697b      	ldr	r3, [r7, #20]
 801238e:	e853 3f00 	ldrex	r3, [r3]
 8012392:	613b      	str	r3, [r7, #16]
   return(result);
 8012394:	693b      	ldr	r3, [r7, #16]
 8012396:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 801239a:	627b      	str	r3, [r7, #36]	; 0x24
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	461a      	mov	r2, r3
 80123a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123a4:	623b      	str	r3, [r7, #32]
 80123a6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123a8:	69f9      	ldr	r1, [r7, #28]
 80123aa:	6a3a      	ldr	r2, [r7, #32]
 80123ac:	e841 2300 	strex	r3, r2, [r1]
 80123b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80123b2:	69bb      	ldr	r3, [r7, #24]
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d1e6      	bne.n	8012386 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80123b8:	88fb      	ldrh	r3, [r7, #6]
 80123ba:	461a      	mov	r2, r3
 80123bc:	68b9      	ldr	r1, [r7, #8]
 80123be:	68f8      	ldr	r0, [r7, #12]
 80123c0:	f001 faf4 	bl	80139ac <UART_Start_Receive_DMA>
 80123c4:	4603      	mov	r3, r0
 80123c6:	e000      	b.n	80123ca <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80123c8:	2302      	movs	r3, #2
  }
}
 80123ca:	4618      	mov	r0, r3
 80123cc:	3728      	adds	r7, #40	; 0x28
 80123ce:	46bd      	mov	sp, r7
 80123d0:	bd80      	pop	{r7, pc}
 80123d2:	bf00      	nop
 80123d4:	58000c00 	.word	0x58000c00

080123d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80123d8:	b580      	push	{r7, lr}
 80123da:	b0ba      	sub	sp, #232	; 0xe8
 80123dc:	af00      	add	r7, sp, #0
 80123de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	69db      	ldr	r3, [r3, #28]
 80123e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	681b      	ldr	r3, [r3, #0]
 80123f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	689b      	ldr	r3, [r3, #8]
 80123fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80123fe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8012402:	f640 030f 	movw	r3, #2063	; 0x80f
 8012406:	4013      	ands	r3, r2
 8012408:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 801240c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8012410:	2b00      	cmp	r3, #0
 8012412:	d11b      	bne.n	801244c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8012414:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012418:	f003 0320 	and.w	r3, r3, #32
 801241c:	2b00      	cmp	r3, #0
 801241e:	d015      	beq.n	801244c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8012420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012424:	f003 0320 	and.w	r3, r3, #32
 8012428:	2b00      	cmp	r3, #0
 801242a:	d105      	bne.n	8012438 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801242c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8012430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012434:	2b00      	cmp	r3, #0
 8012436:	d009      	beq.n	801244c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801243c:	2b00      	cmp	r3, #0
 801243e:	f000 8377 	beq.w	8012b30 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012446:	6878      	ldr	r0, [r7, #4]
 8012448:	4798      	blx	r3
      }
      return;
 801244a:	e371      	b.n	8012b30 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 801244c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8012450:	2b00      	cmp	r3, #0
 8012452:	f000 8123 	beq.w	801269c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8012456:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 801245a:	4b8d      	ldr	r3, [pc, #564]	; (8012690 <HAL_UART_IRQHandler+0x2b8>)
 801245c:	4013      	ands	r3, r2
 801245e:	2b00      	cmp	r3, #0
 8012460:	d106      	bne.n	8012470 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8012462:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8012466:	4b8b      	ldr	r3, [pc, #556]	; (8012694 <HAL_UART_IRQHandler+0x2bc>)
 8012468:	4013      	ands	r3, r2
 801246a:	2b00      	cmp	r3, #0
 801246c:	f000 8116 	beq.w	801269c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8012470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012474:	f003 0301 	and.w	r3, r3, #1
 8012478:	2b00      	cmp	r3, #0
 801247a:	d011      	beq.n	80124a0 <HAL_UART_IRQHandler+0xc8>
 801247c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012484:	2b00      	cmp	r3, #0
 8012486:	d00b      	beq.n	80124a0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	2201      	movs	r2, #1
 801248e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012496:	f043 0201 	orr.w	r2, r3, #1
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80124a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80124a4:	f003 0302 	and.w	r3, r3, #2
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d011      	beq.n	80124d0 <HAL_UART_IRQHandler+0xf8>
 80124ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80124b0:	f003 0301 	and.w	r3, r3, #1
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d00b      	beq.n	80124d0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	2202      	movs	r2, #2
 80124be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80124c6:	f043 0204 	orr.w	r2, r3, #4
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80124d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80124d4:	f003 0304 	and.w	r3, r3, #4
 80124d8:	2b00      	cmp	r3, #0
 80124da:	d011      	beq.n	8012500 <HAL_UART_IRQHandler+0x128>
 80124dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80124e0:	f003 0301 	and.w	r3, r3, #1
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d00b      	beq.n	8012500 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	2204      	movs	r2, #4
 80124ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80124f6:	f043 0202 	orr.w	r2, r3, #2
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8012500:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012504:	f003 0308 	and.w	r3, r3, #8
 8012508:	2b00      	cmp	r3, #0
 801250a:	d017      	beq.n	801253c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 801250c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012510:	f003 0320 	and.w	r3, r3, #32
 8012514:	2b00      	cmp	r3, #0
 8012516:	d105      	bne.n	8012524 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8012518:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 801251c:	4b5c      	ldr	r3, [pc, #368]	; (8012690 <HAL_UART_IRQHandler+0x2b8>)
 801251e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8012520:	2b00      	cmp	r3, #0
 8012522:	d00b      	beq.n	801253c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	2208      	movs	r2, #8
 801252a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012532:	f043 0208 	orr.w	r2, r3, #8
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801253c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012540:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8012544:	2b00      	cmp	r3, #0
 8012546:	d012      	beq.n	801256e <HAL_UART_IRQHandler+0x196>
 8012548:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801254c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8012550:	2b00      	cmp	r3, #0
 8012552:	d00c      	beq.n	801256e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801255c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012564:	f043 0220 	orr.w	r2, r3, #32
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012574:	2b00      	cmp	r3, #0
 8012576:	f000 82dd 	beq.w	8012b34 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801257a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801257e:	f003 0320 	and.w	r3, r3, #32
 8012582:	2b00      	cmp	r3, #0
 8012584:	d013      	beq.n	80125ae <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8012586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801258a:	f003 0320 	and.w	r3, r3, #32
 801258e:	2b00      	cmp	r3, #0
 8012590:	d105      	bne.n	801259e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8012592:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8012596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801259a:	2b00      	cmp	r3, #0
 801259c:	d007      	beq.n	80125ae <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d003      	beq.n	80125ae <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80125aa:	6878      	ldr	r0, [r7, #4]
 80125ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80125b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	689b      	ldr	r3, [r3, #8]
 80125be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80125c2:	2b40      	cmp	r3, #64	; 0x40
 80125c4:	d005      	beq.n	80125d2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80125c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80125ca:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d054      	beq.n	801267c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80125d2:	6878      	ldr	r0, [r7, #4]
 80125d4:	f001 fad2 	bl	8013b7c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	689b      	ldr	r3, [r3, #8]
 80125de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80125e2:	2b40      	cmp	r3, #64	; 0x40
 80125e4:	d146      	bne.n	8012674 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	3308      	adds	r3, #8
 80125ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80125f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80125f4:	e853 3f00 	ldrex	r3, [r3]
 80125f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80125fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012600:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012604:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	3308      	adds	r3, #8
 801260e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8012612:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8012616:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801261a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 801261e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8012622:	e841 2300 	strex	r3, r2, [r1]
 8012626:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 801262a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801262e:	2b00      	cmp	r3, #0
 8012630:	d1d9      	bne.n	80125e6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012638:	2b00      	cmp	r3, #0
 801263a:	d017      	beq.n	801266c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012642:	4a15      	ldr	r2, [pc, #84]	; (8012698 <HAL_UART_IRQHandler+0x2c0>)
 8012644:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8012646:	687b      	ldr	r3, [r7, #4]
 8012648:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801264c:	4618      	mov	r0, r3
 801264e:	f7f7 f9c9 	bl	80099e4 <HAL_DMA_Abort_IT>
 8012652:	4603      	mov	r3, r0
 8012654:	2b00      	cmp	r3, #0
 8012656:	d019      	beq.n	801268c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801265e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012660:	687a      	ldr	r2, [r7, #4]
 8012662:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8012666:	4610      	mov	r0, r2
 8012668:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801266a:	e00f      	b.n	801268c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801266c:	6878      	ldr	r0, [r7, #4]
 801266e:	f7f1 fbd7 	bl	8003e20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012672:	e00b      	b.n	801268c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012674:	6878      	ldr	r0, [r7, #4]
 8012676:	f7f1 fbd3 	bl	8003e20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801267a:	e007      	b.n	801268c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801267c:	6878      	ldr	r0, [r7, #4]
 801267e:	f7f1 fbcf 	bl	8003e20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	2200      	movs	r2, #0
 8012686:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 801268a:	e253      	b.n	8012b34 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801268c:	bf00      	nop
    return;
 801268e:	e251      	b.n	8012b34 <HAL_UART_IRQHandler+0x75c>
 8012690:	10000001 	.word	0x10000001
 8012694:	04000120 	.word	0x04000120
 8012698:	08013ee1 	.word	0x08013ee1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80126a0:	2b01      	cmp	r3, #1
 80126a2:	f040 81e7 	bne.w	8012a74 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80126a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80126aa:	f003 0310 	and.w	r3, r3, #16
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	f000 81e0 	beq.w	8012a74 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80126b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80126b8:	f003 0310 	and.w	r3, r3, #16
 80126bc:	2b00      	cmp	r3, #0
 80126be:	f000 81d9 	beq.w	8012a74 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	681b      	ldr	r3, [r3, #0]
 80126c6:	2210      	movs	r2, #16
 80126c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	689b      	ldr	r3, [r3, #8]
 80126d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80126d4:	2b40      	cmp	r3, #64	; 0x40
 80126d6:	f040 8151 	bne.w	801297c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80126e0:	681b      	ldr	r3, [r3, #0]
 80126e2:	4a96      	ldr	r2, [pc, #600]	; (801293c <HAL_UART_IRQHandler+0x564>)
 80126e4:	4293      	cmp	r3, r2
 80126e6:	d068      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80126ee:	681b      	ldr	r3, [r3, #0]
 80126f0:	4a93      	ldr	r2, [pc, #588]	; (8012940 <HAL_UART_IRQHandler+0x568>)
 80126f2:	4293      	cmp	r3, r2
 80126f4:	d061      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	4a91      	ldr	r2, [pc, #580]	; (8012944 <HAL_UART_IRQHandler+0x56c>)
 8012700:	4293      	cmp	r3, r2
 8012702:	d05a      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	4a8e      	ldr	r2, [pc, #568]	; (8012948 <HAL_UART_IRQHandler+0x570>)
 801270e:	4293      	cmp	r3, r2
 8012710:	d053      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	4a8c      	ldr	r2, [pc, #560]	; (801294c <HAL_UART_IRQHandler+0x574>)
 801271c:	4293      	cmp	r3, r2
 801271e:	d04c      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	4a89      	ldr	r2, [pc, #548]	; (8012950 <HAL_UART_IRQHandler+0x578>)
 801272a:	4293      	cmp	r3, r2
 801272c:	d045      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	4a87      	ldr	r2, [pc, #540]	; (8012954 <HAL_UART_IRQHandler+0x57c>)
 8012738:	4293      	cmp	r3, r2
 801273a:	d03e      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	4a84      	ldr	r2, [pc, #528]	; (8012958 <HAL_UART_IRQHandler+0x580>)
 8012746:	4293      	cmp	r3, r2
 8012748:	d037      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	4a82      	ldr	r2, [pc, #520]	; (801295c <HAL_UART_IRQHandler+0x584>)
 8012754:	4293      	cmp	r3, r2
 8012756:	d030      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	4a7f      	ldr	r2, [pc, #508]	; (8012960 <HAL_UART_IRQHandler+0x588>)
 8012762:	4293      	cmp	r3, r2
 8012764:	d029      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801276c:	681b      	ldr	r3, [r3, #0]
 801276e:	4a7d      	ldr	r2, [pc, #500]	; (8012964 <HAL_UART_IRQHandler+0x58c>)
 8012770:	4293      	cmp	r3, r2
 8012772:	d022      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	4a7a      	ldr	r2, [pc, #488]	; (8012968 <HAL_UART_IRQHandler+0x590>)
 801277e:	4293      	cmp	r3, r2
 8012780:	d01b      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	4a78      	ldr	r2, [pc, #480]	; (801296c <HAL_UART_IRQHandler+0x594>)
 801278c:	4293      	cmp	r3, r2
 801278e:	d014      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012796:	681b      	ldr	r3, [r3, #0]
 8012798:	4a75      	ldr	r2, [pc, #468]	; (8012970 <HAL_UART_IRQHandler+0x598>)
 801279a:	4293      	cmp	r3, r2
 801279c:	d00d      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	4a73      	ldr	r2, [pc, #460]	; (8012974 <HAL_UART_IRQHandler+0x59c>)
 80127a8:	4293      	cmp	r3, r2
 80127aa:	d006      	beq.n	80127ba <HAL_UART_IRQHandler+0x3e2>
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	4a70      	ldr	r2, [pc, #448]	; (8012978 <HAL_UART_IRQHandler+0x5a0>)
 80127b6:	4293      	cmp	r3, r2
 80127b8:	d106      	bne.n	80127c8 <HAL_UART_IRQHandler+0x3f0>
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	685b      	ldr	r3, [r3, #4]
 80127c4:	b29b      	uxth	r3, r3
 80127c6:	e005      	b.n	80127d4 <HAL_UART_IRQHandler+0x3fc>
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	685b      	ldr	r3, [r3, #4]
 80127d2:	b29b      	uxth	r3, r3
 80127d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80127d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80127dc:	2b00      	cmp	r3, #0
 80127de:	f000 81ab 	beq.w	8012b38 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80127e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80127ec:	429a      	cmp	r2, r3
 80127ee:	f080 81a3 	bcs.w	8012b38 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80127f8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012802:	69db      	ldr	r3, [r3, #28]
 8012804:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012808:	f000 8087 	beq.w	801291a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012814:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8012818:	e853 3f00 	ldrex	r3, [r3]
 801281c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8012820:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012824:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012828:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	461a      	mov	r2, r3
 8012832:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8012836:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 801283a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801283e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8012842:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8012846:	e841 2300 	strex	r3, r2, [r1]
 801284a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 801284e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8012852:	2b00      	cmp	r3, #0
 8012854:	d1da      	bne.n	801280c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	3308      	adds	r3, #8
 801285c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801285e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012860:	e853 3f00 	ldrex	r3, [r3]
 8012864:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8012866:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012868:	f023 0301 	bic.w	r3, r3, #1
 801286c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	681b      	ldr	r3, [r3, #0]
 8012874:	3308      	adds	r3, #8
 8012876:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801287a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 801287e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012880:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8012882:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8012886:	e841 2300 	strex	r3, r2, [r1]
 801288a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 801288c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801288e:	2b00      	cmp	r3, #0
 8012890:	d1e1      	bne.n	8012856 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	3308      	adds	r3, #8
 8012898:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801289a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801289c:	e853 3f00 	ldrex	r3, [r3]
 80128a0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80128a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80128a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80128a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	3308      	adds	r3, #8
 80128b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80128b6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80128b8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128ba:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80128bc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80128be:	e841 2300 	strex	r3, r2, [r1]
 80128c2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80128c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d1e3      	bne.n	8012892 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	2220      	movs	r2, #32
 80128ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	2200      	movs	r2, #0
 80128d6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80128de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80128e0:	e853 3f00 	ldrex	r3, [r3]
 80128e4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80128e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80128e8:	f023 0310 	bic.w	r3, r3, #16
 80128ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	681b      	ldr	r3, [r3, #0]
 80128f4:	461a      	mov	r2, r3
 80128f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80128fa:	65bb      	str	r3, [r7, #88]	; 0x58
 80128fc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128fe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8012900:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012902:	e841 2300 	strex	r3, r2, [r1]
 8012906:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8012908:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801290a:	2b00      	cmp	r3, #0
 801290c:	d1e4      	bne.n	80128d8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012914:	4618      	mov	r0, r3
 8012916:	f7f6 fd47 	bl	80093a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	2202      	movs	r2, #2
 801291e:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801292c:	b29b      	uxth	r3, r3
 801292e:	1ad3      	subs	r3, r2, r3
 8012930:	b29b      	uxth	r3, r3
 8012932:	4619      	mov	r1, r3
 8012934:	6878      	ldr	r0, [r7, #4]
 8012936:	f7f1 f941 	bl	8003bbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801293a:	e0fd      	b.n	8012b38 <HAL_UART_IRQHandler+0x760>
 801293c:	40020010 	.word	0x40020010
 8012940:	40020028 	.word	0x40020028
 8012944:	40020040 	.word	0x40020040
 8012948:	40020058 	.word	0x40020058
 801294c:	40020070 	.word	0x40020070
 8012950:	40020088 	.word	0x40020088
 8012954:	400200a0 	.word	0x400200a0
 8012958:	400200b8 	.word	0x400200b8
 801295c:	40020410 	.word	0x40020410
 8012960:	40020428 	.word	0x40020428
 8012964:	40020440 	.word	0x40020440
 8012968:	40020458 	.word	0x40020458
 801296c:	40020470 	.word	0x40020470
 8012970:	40020488 	.word	0x40020488
 8012974:	400204a0 	.word	0x400204a0
 8012978:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801297c:	687b      	ldr	r3, [r7, #4]
 801297e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012988:	b29b      	uxth	r3, r3
 801298a:	1ad3      	subs	r3, r2, r3
 801298c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012996:	b29b      	uxth	r3, r3
 8012998:	2b00      	cmp	r3, #0
 801299a:	f000 80cf 	beq.w	8012b3c <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 801299e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	f000 80ca 	beq.w	8012b3c <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80129ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129b0:	e853 3f00 	ldrex	r3, [r3]
 80129b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80129b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80129b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80129bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	461a      	mov	r2, r3
 80129c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80129ca:	647b      	str	r3, [r7, #68]	; 0x44
 80129cc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80129ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80129d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80129d2:	e841 2300 	strex	r3, r2, [r1]
 80129d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80129d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d1e4      	bne.n	80129a8 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	3308      	adds	r3, #8
 80129e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80129e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129e8:	e853 3f00 	ldrex	r3, [r3]
 80129ec:	623b      	str	r3, [r7, #32]
   return(result);
 80129ee:	6a3a      	ldr	r2, [r7, #32]
 80129f0:	4b55      	ldr	r3, [pc, #340]	; (8012b48 <HAL_UART_IRQHandler+0x770>)
 80129f2:	4013      	ands	r3, r2
 80129f4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	681b      	ldr	r3, [r3, #0]
 80129fc:	3308      	adds	r3, #8
 80129fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8012a02:	633a      	str	r2, [r7, #48]	; 0x30
 8012a04:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012a08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012a0a:	e841 2300 	strex	r3, r2, [r1]
 8012a0e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8012a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d1e3      	bne.n	80129de <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	2220      	movs	r2, #32
 8012a1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	2200      	movs	r2, #0
 8012a22:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	2200      	movs	r2, #0
 8012a28:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a30:	693b      	ldr	r3, [r7, #16]
 8012a32:	e853 3f00 	ldrex	r3, [r3]
 8012a36:	60fb      	str	r3, [r7, #12]
   return(result);
 8012a38:	68fb      	ldr	r3, [r7, #12]
 8012a3a:	f023 0310 	bic.w	r3, r3, #16
 8012a3e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	461a      	mov	r2, r3
 8012a48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8012a4c:	61fb      	str	r3, [r7, #28]
 8012a4e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a50:	69b9      	ldr	r1, [r7, #24]
 8012a52:	69fa      	ldr	r2, [r7, #28]
 8012a54:	e841 2300 	strex	r3, r2, [r1]
 8012a58:	617b      	str	r3, [r7, #20]
   return(result);
 8012a5a:	697b      	ldr	r3, [r7, #20]
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	d1e4      	bne.n	8012a2a <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	2202      	movs	r2, #2
 8012a64:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8012a66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8012a6a:	4619      	mov	r1, r3
 8012a6c:	6878      	ldr	r0, [r7, #4]
 8012a6e:	f7f1 f8a5 	bl	8003bbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8012a72:	e063      	b.n	8012b3c <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8012a74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012a78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d00e      	beq.n	8012a9e <HAL_UART_IRQHandler+0x6c6>
 8012a80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8012a84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d008      	beq.n	8012a9e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8012a94:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8012a96:	6878      	ldr	r0, [r7, #4]
 8012a98:	f001 fa63 	bl	8013f62 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012a9c:	e051      	b.n	8012b42 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8012a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d014      	beq.n	8012ad4 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8012aaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d105      	bne.n	8012ac2 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8012ab6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8012aba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d008      	beq.n	8012ad4 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d03a      	beq.n	8012b40 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012ace:	6878      	ldr	r0, [r7, #4]
 8012ad0:	4798      	blx	r3
    }
    return;
 8012ad2:	e035      	b.n	8012b40 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8012ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012ad8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d009      	beq.n	8012af4 <HAL_UART_IRQHandler+0x71c>
 8012ae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012ae8:	2b00      	cmp	r3, #0
 8012aea:	d003      	beq.n	8012af4 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8012aec:	6878      	ldr	r0, [r7, #4]
 8012aee:	f001 fa0d 	bl	8013f0c <UART_EndTransmit_IT>
    return;
 8012af2:	e026      	b.n	8012b42 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8012af4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012af8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d009      	beq.n	8012b14 <HAL_UART_IRQHandler+0x73c>
 8012b00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012b04:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	d003      	beq.n	8012b14 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8012b0c:	6878      	ldr	r0, [r7, #4]
 8012b0e:	f001 fa3c 	bl	8013f8a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012b12:	e016      	b.n	8012b42 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8012b14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8012b18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d010      	beq.n	8012b42 <HAL_UART_IRQHandler+0x76a>
 8012b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	da0c      	bge.n	8012b42 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8012b28:	6878      	ldr	r0, [r7, #4]
 8012b2a:	f001 fa24 	bl	8013f76 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012b2e:	e008      	b.n	8012b42 <HAL_UART_IRQHandler+0x76a>
      return;
 8012b30:	bf00      	nop
 8012b32:	e006      	b.n	8012b42 <HAL_UART_IRQHandler+0x76a>
    return;
 8012b34:	bf00      	nop
 8012b36:	e004      	b.n	8012b42 <HAL_UART_IRQHandler+0x76a>
      return;
 8012b38:	bf00      	nop
 8012b3a:	e002      	b.n	8012b42 <HAL_UART_IRQHandler+0x76a>
      return;
 8012b3c:	bf00      	nop
 8012b3e:	e000      	b.n	8012b42 <HAL_UART_IRQHandler+0x76a>
    return;
 8012b40:	bf00      	nop
  }
}
 8012b42:	37e8      	adds	r7, #232	; 0xe8
 8012b44:	46bd      	mov	sp, r7
 8012b46:	bd80      	pop	{r7, pc}
 8012b48:	effffffe 	.word	0xeffffffe

08012b4c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8012b4c:	b480      	push	{r7}
 8012b4e:	b083      	sub	sp, #12
 8012b50:	af00      	add	r7, sp, #0
 8012b52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8012b54:	bf00      	nop
 8012b56:	370c      	adds	r7, #12
 8012b58:	46bd      	mov	sp, r7
 8012b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b5e:	4770      	bx	lr

08012b60 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8012b60:	b480      	push	{r7}
 8012b62:	b083      	sub	sp, #12
 8012b64:	af00      	add	r7, sp, #0
 8012b66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8012b68:	bf00      	nop
 8012b6a:	370c      	adds	r7, #12
 8012b6c:	46bd      	mov	sp, r7
 8012b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b72:	4770      	bx	lr

08012b74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012b74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012b78:	b092      	sub	sp, #72	; 0x48
 8012b7a:	af00      	add	r7, sp, #0
 8012b7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8012b7e:	2300      	movs	r3, #0
 8012b80:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012b84:	697b      	ldr	r3, [r7, #20]
 8012b86:	689a      	ldr	r2, [r3, #8]
 8012b88:	697b      	ldr	r3, [r7, #20]
 8012b8a:	691b      	ldr	r3, [r3, #16]
 8012b8c:	431a      	orrs	r2, r3
 8012b8e:	697b      	ldr	r3, [r7, #20]
 8012b90:	695b      	ldr	r3, [r3, #20]
 8012b92:	431a      	orrs	r2, r3
 8012b94:	697b      	ldr	r3, [r7, #20]
 8012b96:	69db      	ldr	r3, [r3, #28]
 8012b98:	4313      	orrs	r3, r2
 8012b9a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012b9c:	697b      	ldr	r3, [r7, #20]
 8012b9e:	681b      	ldr	r3, [r3, #0]
 8012ba0:	681a      	ldr	r2, [r3, #0]
 8012ba2:	4bbe      	ldr	r3, [pc, #760]	; (8012e9c <UART_SetConfig+0x328>)
 8012ba4:	4013      	ands	r3, r2
 8012ba6:	697a      	ldr	r2, [r7, #20]
 8012ba8:	6812      	ldr	r2, [r2, #0]
 8012baa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8012bac:	430b      	orrs	r3, r1
 8012bae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8012bb0:	697b      	ldr	r3, [r7, #20]
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	685b      	ldr	r3, [r3, #4]
 8012bb6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8012bba:	697b      	ldr	r3, [r7, #20]
 8012bbc:	68da      	ldr	r2, [r3, #12]
 8012bbe:	697b      	ldr	r3, [r7, #20]
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	430a      	orrs	r2, r1
 8012bc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8012bc6:	697b      	ldr	r3, [r7, #20]
 8012bc8:	699b      	ldr	r3, [r3, #24]
 8012bca:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8012bcc:	697b      	ldr	r3, [r7, #20]
 8012bce:	681b      	ldr	r3, [r3, #0]
 8012bd0:	4ab3      	ldr	r2, [pc, #716]	; (8012ea0 <UART_SetConfig+0x32c>)
 8012bd2:	4293      	cmp	r3, r2
 8012bd4:	d004      	beq.n	8012be0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8012bd6:	697b      	ldr	r3, [r7, #20]
 8012bd8:	6a1b      	ldr	r3, [r3, #32]
 8012bda:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012bdc:	4313      	orrs	r3, r2
 8012bde:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8012be0:	697b      	ldr	r3, [r7, #20]
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	689a      	ldr	r2, [r3, #8]
 8012be6:	4baf      	ldr	r3, [pc, #700]	; (8012ea4 <UART_SetConfig+0x330>)
 8012be8:	4013      	ands	r3, r2
 8012bea:	697a      	ldr	r2, [r7, #20]
 8012bec:	6812      	ldr	r2, [r2, #0]
 8012bee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8012bf0:	430b      	orrs	r3, r1
 8012bf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8012bf4:	697b      	ldr	r3, [r7, #20]
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012bfa:	f023 010f 	bic.w	r1, r3, #15
 8012bfe:	697b      	ldr	r3, [r7, #20]
 8012c00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012c02:	697b      	ldr	r3, [r7, #20]
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	430a      	orrs	r2, r1
 8012c08:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012c0a:	697b      	ldr	r3, [r7, #20]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	4aa6      	ldr	r2, [pc, #664]	; (8012ea8 <UART_SetConfig+0x334>)
 8012c10:	4293      	cmp	r3, r2
 8012c12:	d177      	bne.n	8012d04 <UART_SetConfig+0x190>
 8012c14:	4ba5      	ldr	r3, [pc, #660]	; (8012eac <UART_SetConfig+0x338>)
 8012c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012c18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8012c1c:	2b28      	cmp	r3, #40	; 0x28
 8012c1e:	d86d      	bhi.n	8012cfc <UART_SetConfig+0x188>
 8012c20:	a201      	add	r2, pc, #4	; (adr r2, 8012c28 <UART_SetConfig+0xb4>)
 8012c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c26:	bf00      	nop
 8012c28:	08012ccd 	.word	0x08012ccd
 8012c2c:	08012cfd 	.word	0x08012cfd
 8012c30:	08012cfd 	.word	0x08012cfd
 8012c34:	08012cfd 	.word	0x08012cfd
 8012c38:	08012cfd 	.word	0x08012cfd
 8012c3c:	08012cfd 	.word	0x08012cfd
 8012c40:	08012cfd 	.word	0x08012cfd
 8012c44:	08012cfd 	.word	0x08012cfd
 8012c48:	08012cd5 	.word	0x08012cd5
 8012c4c:	08012cfd 	.word	0x08012cfd
 8012c50:	08012cfd 	.word	0x08012cfd
 8012c54:	08012cfd 	.word	0x08012cfd
 8012c58:	08012cfd 	.word	0x08012cfd
 8012c5c:	08012cfd 	.word	0x08012cfd
 8012c60:	08012cfd 	.word	0x08012cfd
 8012c64:	08012cfd 	.word	0x08012cfd
 8012c68:	08012cdd 	.word	0x08012cdd
 8012c6c:	08012cfd 	.word	0x08012cfd
 8012c70:	08012cfd 	.word	0x08012cfd
 8012c74:	08012cfd 	.word	0x08012cfd
 8012c78:	08012cfd 	.word	0x08012cfd
 8012c7c:	08012cfd 	.word	0x08012cfd
 8012c80:	08012cfd 	.word	0x08012cfd
 8012c84:	08012cfd 	.word	0x08012cfd
 8012c88:	08012ce5 	.word	0x08012ce5
 8012c8c:	08012cfd 	.word	0x08012cfd
 8012c90:	08012cfd 	.word	0x08012cfd
 8012c94:	08012cfd 	.word	0x08012cfd
 8012c98:	08012cfd 	.word	0x08012cfd
 8012c9c:	08012cfd 	.word	0x08012cfd
 8012ca0:	08012cfd 	.word	0x08012cfd
 8012ca4:	08012cfd 	.word	0x08012cfd
 8012ca8:	08012ced 	.word	0x08012ced
 8012cac:	08012cfd 	.word	0x08012cfd
 8012cb0:	08012cfd 	.word	0x08012cfd
 8012cb4:	08012cfd 	.word	0x08012cfd
 8012cb8:	08012cfd 	.word	0x08012cfd
 8012cbc:	08012cfd 	.word	0x08012cfd
 8012cc0:	08012cfd 	.word	0x08012cfd
 8012cc4:	08012cfd 	.word	0x08012cfd
 8012cc8:	08012cf5 	.word	0x08012cf5
 8012ccc:	2301      	movs	r3, #1
 8012cce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012cd2:	e222      	b.n	801311a <UART_SetConfig+0x5a6>
 8012cd4:	2304      	movs	r3, #4
 8012cd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012cda:	e21e      	b.n	801311a <UART_SetConfig+0x5a6>
 8012cdc:	2308      	movs	r3, #8
 8012cde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012ce2:	e21a      	b.n	801311a <UART_SetConfig+0x5a6>
 8012ce4:	2310      	movs	r3, #16
 8012ce6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012cea:	e216      	b.n	801311a <UART_SetConfig+0x5a6>
 8012cec:	2320      	movs	r3, #32
 8012cee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012cf2:	e212      	b.n	801311a <UART_SetConfig+0x5a6>
 8012cf4:	2340      	movs	r3, #64	; 0x40
 8012cf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012cfa:	e20e      	b.n	801311a <UART_SetConfig+0x5a6>
 8012cfc:	2380      	movs	r3, #128	; 0x80
 8012cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012d02:	e20a      	b.n	801311a <UART_SetConfig+0x5a6>
 8012d04:	697b      	ldr	r3, [r7, #20]
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	4a69      	ldr	r2, [pc, #420]	; (8012eb0 <UART_SetConfig+0x33c>)
 8012d0a:	4293      	cmp	r3, r2
 8012d0c:	d130      	bne.n	8012d70 <UART_SetConfig+0x1fc>
 8012d0e:	4b67      	ldr	r3, [pc, #412]	; (8012eac <UART_SetConfig+0x338>)
 8012d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012d12:	f003 0307 	and.w	r3, r3, #7
 8012d16:	2b05      	cmp	r3, #5
 8012d18:	d826      	bhi.n	8012d68 <UART_SetConfig+0x1f4>
 8012d1a:	a201      	add	r2, pc, #4	; (adr r2, 8012d20 <UART_SetConfig+0x1ac>)
 8012d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d20:	08012d39 	.word	0x08012d39
 8012d24:	08012d41 	.word	0x08012d41
 8012d28:	08012d49 	.word	0x08012d49
 8012d2c:	08012d51 	.word	0x08012d51
 8012d30:	08012d59 	.word	0x08012d59
 8012d34:	08012d61 	.word	0x08012d61
 8012d38:	2300      	movs	r3, #0
 8012d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012d3e:	e1ec      	b.n	801311a <UART_SetConfig+0x5a6>
 8012d40:	2304      	movs	r3, #4
 8012d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012d46:	e1e8      	b.n	801311a <UART_SetConfig+0x5a6>
 8012d48:	2308      	movs	r3, #8
 8012d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012d4e:	e1e4      	b.n	801311a <UART_SetConfig+0x5a6>
 8012d50:	2310      	movs	r3, #16
 8012d52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012d56:	e1e0      	b.n	801311a <UART_SetConfig+0x5a6>
 8012d58:	2320      	movs	r3, #32
 8012d5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012d5e:	e1dc      	b.n	801311a <UART_SetConfig+0x5a6>
 8012d60:	2340      	movs	r3, #64	; 0x40
 8012d62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012d66:	e1d8      	b.n	801311a <UART_SetConfig+0x5a6>
 8012d68:	2380      	movs	r3, #128	; 0x80
 8012d6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012d6e:	e1d4      	b.n	801311a <UART_SetConfig+0x5a6>
 8012d70:	697b      	ldr	r3, [r7, #20]
 8012d72:	681b      	ldr	r3, [r3, #0]
 8012d74:	4a4f      	ldr	r2, [pc, #316]	; (8012eb4 <UART_SetConfig+0x340>)
 8012d76:	4293      	cmp	r3, r2
 8012d78:	d130      	bne.n	8012ddc <UART_SetConfig+0x268>
 8012d7a:	4b4c      	ldr	r3, [pc, #304]	; (8012eac <UART_SetConfig+0x338>)
 8012d7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012d7e:	f003 0307 	and.w	r3, r3, #7
 8012d82:	2b05      	cmp	r3, #5
 8012d84:	d826      	bhi.n	8012dd4 <UART_SetConfig+0x260>
 8012d86:	a201      	add	r2, pc, #4	; (adr r2, 8012d8c <UART_SetConfig+0x218>)
 8012d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d8c:	08012da5 	.word	0x08012da5
 8012d90:	08012dad 	.word	0x08012dad
 8012d94:	08012db5 	.word	0x08012db5
 8012d98:	08012dbd 	.word	0x08012dbd
 8012d9c:	08012dc5 	.word	0x08012dc5
 8012da0:	08012dcd 	.word	0x08012dcd
 8012da4:	2300      	movs	r3, #0
 8012da6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012daa:	e1b6      	b.n	801311a <UART_SetConfig+0x5a6>
 8012dac:	2304      	movs	r3, #4
 8012dae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012db2:	e1b2      	b.n	801311a <UART_SetConfig+0x5a6>
 8012db4:	2308      	movs	r3, #8
 8012db6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012dba:	e1ae      	b.n	801311a <UART_SetConfig+0x5a6>
 8012dbc:	2310      	movs	r3, #16
 8012dbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012dc2:	e1aa      	b.n	801311a <UART_SetConfig+0x5a6>
 8012dc4:	2320      	movs	r3, #32
 8012dc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012dca:	e1a6      	b.n	801311a <UART_SetConfig+0x5a6>
 8012dcc:	2340      	movs	r3, #64	; 0x40
 8012dce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012dd2:	e1a2      	b.n	801311a <UART_SetConfig+0x5a6>
 8012dd4:	2380      	movs	r3, #128	; 0x80
 8012dd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012dda:	e19e      	b.n	801311a <UART_SetConfig+0x5a6>
 8012ddc:	697b      	ldr	r3, [r7, #20]
 8012dde:	681b      	ldr	r3, [r3, #0]
 8012de0:	4a35      	ldr	r2, [pc, #212]	; (8012eb8 <UART_SetConfig+0x344>)
 8012de2:	4293      	cmp	r3, r2
 8012de4:	d130      	bne.n	8012e48 <UART_SetConfig+0x2d4>
 8012de6:	4b31      	ldr	r3, [pc, #196]	; (8012eac <UART_SetConfig+0x338>)
 8012de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012dea:	f003 0307 	and.w	r3, r3, #7
 8012dee:	2b05      	cmp	r3, #5
 8012df0:	d826      	bhi.n	8012e40 <UART_SetConfig+0x2cc>
 8012df2:	a201      	add	r2, pc, #4	; (adr r2, 8012df8 <UART_SetConfig+0x284>)
 8012df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012df8:	08012e11 	.word	0x08012e11
 8012dfc:	08012e19 	.word	0x08012e19
 8012e00:	08012e21 	.word	0x08012e21
 8012e04:	08012e29 	.word	0x08012e29
 8012e08:	08012e31 	.word	0x08012e31
 8012e0c:	08012e39 	.word	0x08012e39
 8012e10:	2300      	movs	r3, #0
 8012e12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e16:	e180      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e18:	2304      	movs	r3, #4
 8012e1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e1e:	e17c      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e20:	2308      	movs	r3, #8
 8012e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e26:	e178      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e28:	2310      	movs	r3, #16
 8012e2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e2e:	e174      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e30:	2320      	movs	r3, #32
 8012e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e36:	e170      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e38:	2340      	movs	r3, #64	; 0x40
 8012e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e3e:	e16c      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e40:	2380      	movs	r3, #128	; 0x80
 8012e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e46:	e168      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e48:	697b      	ldr	r3, [r7, #20]
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	4a1b      	ldr	r2, [pc, #108]	; (8012ebc <UART_SetConfig+0x348>)
 8012e4e:	4293      	cmp	r3, r2
 8012e50:	d142      	bne.n	8012ed8 <UART_SetConfig+0x364>
 8012e52:	4b16      	ldr	r3, [pc, #88]	; (8012eac <UART_SetConfig+0x338>)
 8012e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012e56:	f003 0307 	and.w	r3, r3, #7
 8012e5a:	2b05      	cmp	r3, #5
 8012e5c:	d838      	bhi.n	8012ed0 <UART_SetConfig+0x35c>
 8012e5e:	a201      	add	r2, pc, #4	; (adr r2, 8012e64 <UART_SetConfig+0x2f0>)
 8012e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e64:	08012e7d 	.word	0x08012e7d
 8012e68:	08012e85 	.word	0x08012e85
 8012e6c:	08012e8d 	.word	0x08012e8d
 8012e70:	08012e95 	.word	0x08012e95
 8012e74:	08012ec1 	.word	0x08012ec1
 8012e78:	08012ec9 	.word	0x08012ec9
 8012e7c:	2300      	movs	r3, #0
 8012e7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e82:	e14a      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e84:	2304      	movs	r3, #4
 8012e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e8a:	e146      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e8c:	2308      	movs	r3, #8
 8012e8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e92:	e142      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e94:	2310      	movs	r3, #16
 8012e96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012e9a:	e13e      	b.n	801311a <UART_SetConfig+0x5a6>
 8012e9c:	cfff69f3 	.word	0xcfff69f3
 8012ea0:	58000c00 	.word	0x58000c00
 8012ea4:	11fff4ff 	.word	0x11fff4ff
 8012ea8:	40011000 	.word	0x40011000
 8012eac:	58024400 	.word	0x58024400
 8012eb0:	40004400 	.word	0x40004400
 8012eb4:	40004800 	.word	0x40004800
 8012eb8:	40004c00 	.word	0x40004c00
 8012ebc:	40005000 	.word	0x40005000
 8012ec0:	2320      	movs	r3, #32
 8012ec2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012ec6:	e128      	b.n	801311a <UART_SetConfig+0x5a6>
 8012ec8:	2340      	movs	r3, #64	; 0x40
 8012eca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012ece:	e124      	b.n	801311a <UART_SetConfig+0x5a6>
 8012ed0:	2380      	movs	r3, #128	; 0x80
 8012ed2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012ed6:	e120      	b.n	801311a <UART_SetConfig+0x5a6>
 8012ed8:	697b      	ldr	r3, [r7, #20]
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	4acb      	ldr	r2, [pc, #812]	; (801320c <UART_SetConfig+0x698>)
 8012ede:	4293      	cmp	r3, r2
 8012ee0:	d176      	bne.n	8012fd0 <UART_SetConfig+0x45c>
 8012ee2:	4bcb      	ldr	r3, [pc, #812]	; (8013210 <UART_SetConfig+0x69c>)
 8012ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012ee6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8012eea:	2b28      	cmp	r3, #40	; 0x28
 8012eec:	d86c      	bhi.n	8012fc8 <UART_SetConfig+0x454>
 8012eee:	a201      	add	r2, pc, #4	; (adr r2, 8012ef4 <UART_SetConfig+0x380>)
 8012ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ef4:	08012f99 	.word	0x08012f99
 8012ef8:	08012fc9 	.word	0x08012fc9
 8012efc:	08012fc9 	.word	0x08012fc9
 8012f00:	08012fc9 	.word	0x08012fc9
 8012f04:	08012fc9 	.word	0x08012fc9
 8012f08:	08012fc9 	.word	0x08012fc9
 8012f0c:	08012fc9 	.word	0x08012fc9
 8012f10:	08012fc9 	.word	0x08012fc9
 8012f14:	08012fa1 	.word	0x08012fa1
 8012f18:	08012fc9 	.word	0x08012fc9
 8012f1c:	08012fc9 	.word	0x08012fc9
 8012f20:	08012fc9 	.word	0x08012fc9
 8012f24:	08012fc9 	.word	0x08012fc9
 8012f28:	08012fc9 	.word	0x08012fc9
 8012f2c:	08012fc9 	.word	0x08012fc9
 8012f30:	08012fc9 	.word	0x08012fc9
 8012f34:	08012fa9 	.word	0x08012fa9
 8012f38:	08012fc9 	.word	0x08012fc9
 8012f3c:	08012fc9 	.word	0x08012fc9
 8012f40:	08012fc9 	.word	0x08012fc9
 8012f44:	08012fc9 	.word	0x08012fc9
 8012f48:	08012fc9 	.word	0x08012fc9
 8012f4c:	08012fc9 	.word	0x08012fc9
 8012f50:	08012fc9 	.word	0x08012fc9
 8012f54:	08012fb1 	.word	0x08012fb1
 8012f58:	08012fc9 	.word	0x08012fc9
 8012f5c:	08012fc9 	.word	0x08012fc9
 8012f60:	08012fc9 	.word	0x08012fc9
 8012f64:	08012fc9 	.word	0x08012fc9
 8012f68:	08012fc9 	.word	0x08012fc9
 8012f6c:	08012fc9 	.word	0x08012fc9
 8012f70:	08012fc9 	.word	0x08012fc9
 8012f74:	08012fb9 	.word	0x08012fb9
 8012f78:	08012fc9 	.word	0x08012fc9
 8012f7c:	08012fc9 	.word	0x08012fc9
 8012f80:	08012fc9 	.word	0x08012fc9
 8012f84:	08012fc9 	.word	0x08012fc9
 8012f88:	08012fc9 	.word	0x08012fc9
 8012f8c:	08012fc9 	.word	0x08012fc9
 8012f90:	08012fc9 	.word	0x08012fc9
 8012f94:	08012fc1 	.word	0x08012fc1
 8012f98:	2301      	movs	r3, #1
 8012f9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012f9e:	e0bc      	b.n	801311a <UART_SetConfig+0x5a6>
 8012fa0:	2304      	movs	r3, #4
 8012fa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012fa6:	e0b8      	b.n	801311a <UART_SetConfig+0x5a6>
 8012fa8:	2308      	movs	r3, #8
 8012faa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012fae:	e0b4      	b.n	801311a <UART_SetConfig+0x5a6>
 8012fb0:	2310      	movs	r3, #16
 8012fb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012fb6:	e0b0      	b.n	801311a <UART_SetConfig+0x5a6>
 8012fb8:	2320      	movs	r3, #32
 8012fba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012fbe:	e0ac      	b.n	801311a <UART_SetConfig+0x5a6>
 8012fc0:	2340      	movs	r3, #64	; 0x40
 8012fc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012fc6:	e0a8      	b.n	801311a <UART_SetConfig+0x5a6>
 8012fc8:	2380      	movs	r3, #128	; 0x80
 8012fca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012fce:	e0a4      	b.n	801311a <UART_SetConfig+0x5a6>
 8012fd0:	697b      	ldr	r3, [r7, #20]
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	4a8f      	ldr	r2, [pc, #572]	; (8013214 <UART_SetConfig+0x6a0>)
 8012fd6:	4293      	cmp	r3, r2
 8012fd8:	d130      	bne.n	801303c <UART_SetConfig+0x4c8>
 8012fda:	4b8d      	ldr	r3, [pc, #564]	; (8013210 <UART_SetConfig+0x69c>)
 8012fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012fde:	f003 0307 	and.w	r3, r3, #7
 8012fe2:	2b05      	cmp	r3, #5
 8012fe4:	d826      	bhi.n	8013034 <UART_SetConfig+0x4c0>
 8012fe6:	a201      	add	r2, pc, #4	; (adr r2, 8012fec <UART_SetConfig+0x478>)
 8012fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012fec:	08013005 	.word	0x08013005
 8012ff0:	0801300d 	.word	0x0801300d
 8012ff4:	08013015 	.word	0x08013015
 8012ff8:	0801301d 	.word	0x0801301d
 8012ffc:	08013025 	.word	0x08013025
 8013000:	0801302d 	.word	0x0801302d
 8013004:	2300      	movs	r3, #0
 8013006:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801300a:	e086      	b.n	801311a <UART_SetConfig+0x5a6>
 801300c:	2304      	movs	r3, #4
 801300e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8013012:	e082      	b.n	801311a <UART_SetConfig+0x5a6>
 8013014:	2308      	movs	r3, #8
 8013016:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801301a:	e07e      	b.n	801311a <UART_SetConfig+0x5a6>
 801301c:	2310      	movs	r3, #16
 801301e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8013022:	e07a      	b.n	801311a <UART_SetConfig+0x5a6>
 8013024:	2320      	movs	r3, #32
 8013026:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801302a:	e076      	b.n	801311a <UART_SetConfig+0x5a6>
 801302c:	2340      	movs	r3, #64	; 0x40
 801302e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8013032:	e072      	b.n	801311a <UART_SetConfig+0x5a6>
 8013034:	2380      	movs	r3, #128	; 0x80
 8013036:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801303a:	e06e      	b.n	801311a <UART_SetConfig+0x5a6>
 801303c:	697b      	ldr	r3, [r7, #20]
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	4a75      	ldr	r2, [pc, #468]	; (8013218 <UART_SetConfig+0x6a4>)
 8013042:	4293      	cmp	r3, r2
 8013044:	d130      	bne.n	80130a8 <UART_SetConfig+0x534>
 8013046:	4b72      	ldr	r3, [pc, #456]	; (8013210 <UART_SetConfig+0x69c>)
 8013048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801304a:	f003 0307 	and.w	r3, r3, #7
 801304e:	2b05      	cmp	r3, #5
 8013050:	d826      	bhi.n	80130a0 <UART_SetConfig+0x52c>
 8013052:	a201      	add	r2, pc, #4	; (adr r2, 8013058 <UART_SetConfig+0x4e4>)
 8013054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013058:	08013071 	.word	0x08013071
 801305c:	08013079 	.word	0x08013079
 8013060:	08013081 	.word	0x08013081
 8013064:	08013089 	.word	0x08013089
 8013068:	08013091 	.word	0x08013091
 801306c:	08013099 	.word	0x08013099
 8013070:	2300      	movs	r3, #0
 8013072:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8013076:	e050      	b.n	801311a <UART_SetConfig+0x5a6>
 8013078:	2304      	movs	r3, #4
 801307a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801307e:	e04c      	b.n	801311a <UART_SetConfig+0x5a6>
 8013080:	2308      	movs	r3, #8
 8013082:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8013086:	e048      	b.n	801311a <UART_SetConfig+0x5a6>
 8013088:	2310      	movs	r3, #16
 801308a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801308e:	e044      	b.n	801311a <UART_SetConfig+0x5a6>
 8013090:	2320      	movs	r3, #32
 8013092:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8013096:	e040      	b.n	801311a <UART_SetConfig+0x5a6>
 8013098:	2340      	movs	r3, #64	; 0x40
 801309a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801309e:	e03c      	b.n	801311a <UART_SetConfig+0x5a6>
 80130a0:	2380      	movs	r3, #128	; 0x80
 80130a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80130a6:	e038      	b.n	801311a <UART_SetConfig+0x5a6>
 80130a8:	697b      	ldr	r3, [r7, #20]
 80130aa:	681b      	ldr	r3, [r3, #0]
 80130ac:	4a5b      	ldr	r2, [pc, #364]	; (801321c <UART_SetConfig+0x6a8>)
 80130ae:	4293      	cmp	r3, r2
 80130b0:	d130      	bne.n	8013114 <UART_SetConfig+0x5a0>
 80130b2:	4b57      	ldr	r3, [pc, #348]	; (8013210 <UART_SetConfig+0x69c>)
 80130b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80130b6:	f003 0307 	and.w	r3, r3, #7
 80130ba:	2b05      	cmp	r3, #5
 80130bc:	d826      	bhi.n	801310c <UART_SetConfig+0x598>
 80130be:	a201      	add	r2, pc, #4	; (adr r2, 80130c4 <UART_SetConfig+0x550>)
 80130c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80130c4:	080130dd 	.word	0x080130dd
 80130c8:	080130e5 	.word	0x080130e5
 80130cc:	080130ed 	.word	0x080130ed
 80130d0:	080130f5 	.word	0x080130f5
 80130d4:	080130fd 	.word	0x080130fd
 80130d8:	08013105 	.word	0x08013105
 80130dc:	2302      	movs	r3, #2
 80130de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80130e2:	e01a      	b.n	801311a <UART_SetConfig+0x5a6>
 80130e4:	2304      	movs	r3, #4
 80130e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80130ea:	e016      	b.n	801311a <UART_SetConfig+0x5a6>
 80130ec:	2308      	movs	r3, #8
 80130ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80130f2:	e012      	b.n	801311a <UART_SetConfig+0x5a6>
 80130f4:	2310      	movs	r3, #16
 80130f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80130fa:	e00e      	b.n	801311a <UART_SetConfig+0x5a6>
 80130fc:	2320      	movs	r3, #32
 80130fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8013102:	e00a      	b.n	801311a <UART_SetConfig+0x5a6>
 8013104:	2340      	movs	r3, #64	; 0x40
 8013106:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801310a:	e006      	b.n	801311a <UART_SetConfig+0x5a6>
 801310c:	2380      	movs	r3, #128	; 0x80
 801310e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8013112:	e002      	b.n	801311a <UART_SetConfig+0x5a6>
 8013114:	2380      	movs	r3, #128	; 0x80
 8013116:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801311a:	697b      	ldr	r3, [r7, #20]
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	4a3f      	ldr	r2, [pc, #252]	; (801321c <UART_SetConfig+0x6a8>)
 8013120:	4293      	cmp	r3, r2
 8013122:	f040 80f8 	bne.w	8013316 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8013126:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801312a:	2b20      	cmp	r3, #32
 801312c:	dc46      	bgt.n	80131bc <UART_SetConfig+0x648>
 801312e:	2b02      	cmp	r3, #2
 8013130:	f2c0 8082 	blt.w	8013238 <UART_SetConfig+0x6c4>
 8013134:	3b02      	subs	r3, #2
 8013136:	2b1e      	cmp	r3, #30
 8013138:	d87e      	bhi.n	8013238 <UART_SetConfig+0x6c4>
 801313a:	a201      	add	r2, pc, #4	; (adr r2, 8013140 <UART_SetConfig+0x5cc>)
 801313c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013140:	080131c3 	.word	0x080131c3
 8013144:	08013239 	.word	0x08013239
 8013148:	080131cb 	.word	0x080131cb
 801314c:	08013239 	.word	0x08013239
 8013150:	08013239 	.word	0x08013239
 8013154:	08013239 	.word	0x08013239
 8013158:	080131db 	.word	0x080131db
 801315c:	08013239 	.word	0x08013239
 8013160:	08013239 	.word	0x08013239
 8013164:	08013239 	.word	0x08013239
 8013168:	08013239 	.word	0x08013239
 801316c:	08013239 	.word	0x08013239
 8013170:	08013239 	.word	0x08013239
 8013174:	08013239 	.word	0x08013239
 8013178:	080131eb 	.word	0x080131eb
 801317c:	08013239 	.word	0x08013239
 8013180:	08013239 	.word	0x08013239
 8013184:	08013239 	.word	0x08013239
 8013188:	08013239 	.word	0x08013239
 801318c:	08013239 	.word	0x08013239
 8013190:	08013239 	.word	0x08013239
 8013194:	08013239 	.word	0x08013239
 8013198:	08013239 	.word	0x08013239
 801319c:	08013239 	.word	0x08013239
 80131a0:	08013239 	.word	0x08013239
 80131a4:	08013239 	.word	0x08013239
 80131a8:	08013239 	.word	0x08013239
 80131ac:	08013239 	.word	0x08013239
 80131b0:	08013239 	.word	0x08013239
 80131b4:	08013239 	.word	0x08013239
 80131b8:	0801322b 	.word	0x0801322b
 80131bc:	2b40      	cmp	r3, #64	; 0x40
 80131be:	d037      	beq.n	8013230 <UART_SetConfig+0x6bc>
 80131c0:	e03a      	b.n	8013238 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80131c2:	f7fc f9d1 	bl	800f568 <HAL_RCCEx_GetD3PCLK1Freq>
 80131c6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80131c8:	e03c      	b.n	8013244 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80131ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80131ce:	4618      	mov	r0, r3
 80131d0:	f7fc f9e0 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80131d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80131d8:	e034      	b.n	8013244 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80131da:	f107 0318 	add.w	r3, r7, #24
 80131de:	4618      	mov	r0, r3
 80131e0:	f7fc fb2c 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80131e4:	69fb      	ldr	r3, [r7, #28]
 80131e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80131e8:	e02c      	b.n	8013244 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80131ea:	4b09      	ldr	r3, [pc, #36]	; (8013210 <UART_SetConfig+0x69c>)
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	f003 0320 	and.w	r3, r3, #32
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d016      	beq.n	8013224 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80131f6:	4b06      	ldr	r3, [pc, #24]	; (8013210 <UART_SetConfig+0x69c>)
 80131f8:	681b      	ldr	r3, [r3, #0]
 80131fa:	08db      	lsrs	r3, r3, #3
 80131fc:	f003 0303 	and.w	r3, r3, #3
 8013200:	4a07      	ldr	r2, [pc, #28]	; (8013220 <UART_SetConfig+0x6ac>)
 8013202:	fa22 f303 	lsr.w	r3, r2, r3
 8013206:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013208:	e01c      	b.n	8013244 <UART_SetConfig+0x6d0>
 801320a:	bf00      	nop
 801320c:	40011400 	.word	0x40011400
 8013210:	58024400 	.word	0x58024400
 8013214:	40007800 	.word	0x40007800
 8013218:	40007c00 	.word	0x40007c00
 801321c:	58000c00 	.word	0x58000c00
 8013220:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8013224:	4b9d      	ldr	r3, [pc, #628]	; (801349c <UART_SetConfig+0x928>)
 8013226:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8013228:	e00c      	b.n	8013244 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801322a:	4b9d      	ldr	r3, [pc, #628]	; (80134a0 <UART_SetConfig+0x92c>)
 801322c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801322e:	e009      	b.n	8013244 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8013234:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8013236:	e005      	b.n	8013244 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8013238:	2300      	movs	r3, #0
 801323a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801323c:	2301      	movs	r3, #1
 801323e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8013242:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8013244:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013246:	2b00      	cmp	r3, #0
 8013248:	f000 81de 	beq.w	8013608 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801324c:	697b      	ldr	r3, [r7, #20]
 801324e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013250:	4a94      	ldr	r2, [pc, #592]	; (80134a4 <UART_SetConfig+0x930>)
 8013252:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013256:	461a      	mov	r2, r3
 8013258:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801325a:	fbb3 f3f2 	udiv	r3, r3, r2
 801325e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013260:	697b      	ldr	r3, [r7, #20]
 8013262:	685a      	ldr	r2, [r3, #4]
 8013264:	4613      	mov	r3, r2
 8013266:	005b      	lsls	r3, r3, #1
 8013268:	4413      	add	r3, r2
 801326a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801326c:	429a      	cmp	r2, r3
 801326e:	d305      	bcc.n	801327c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8013270:	697b      	ldr	r3, [r7, #20]
 8013272:	685b      	ldr	r3, [r3, #4]
 8013274:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013276:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013278:	429a      	cmp	r2, r3
 801327a:	d903      	bls.n	8013284 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 801327c:	2301      	movs	r3, #1
 801327e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8013282:	e1c1      	b.n	8013608 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013284:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013286:	2200      	movs	r2, #0
 8013288:	60bb      	str	r3, [r7, #8]
 801328a:	60fa      	str	r2, [r7, #12]
 801328c:	697b      	ldr	r3, [r7, #20]
 801328e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013290:	4a84      	ldr	r2, [pc, #528]	; (80134a4 <UART_SetConfig+0x930>)
 8013292:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013296:	b29b      	uxth	r3, r3
 8013298:	2200      	movs	r2, #0
 801329a:	603b      	str	r3, [r7, #0]
 801329c:	607a      	str	r2, [r7, #4]
 801329e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80132a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80132a6:	f7ed f873 	bl	8000390 <__aeabi_uldivmod>
 80132aa:	4602      	mov	r2, r0
 80132ac:	460b      	mov	r3, r1
 80132ae:	4610      	mov	r0, r2
 80132b0:	4619      	mov	r1, r3
 80132b2:	f04f 0200 	mov.w	r2, #0
 80132b6:	f04f 0300 	mov.w	r3, #0
 80132ba:	020b      	lsls	r3, r1, #8
 80132bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80132c0:	0202      	lsls	r2, r0, #8
 80132c2:	6979      	ldr	r1, [r7, #20]
 80132c4:	6849      	ldr	r1, [r1, #4]
 80132c6:	0849      	lsrs	r1, r1, #1
 80132c8:	2000      	movs	r0, #0
 80132ca:	460c      	mov	r4, r1
 80132cc:	4605      	mov	r5, r0
 80132ce:	eb12 0804 	adds.w	r8, r2, r4
 80132d2:	eb43 0905 	adc.w	r9, r3, r5
 80132d6:	697b      	ldr	r3, [r7, #20]
 80132d8:	685b      	ldr	r3, [r3, #4]
 80132da:	2200      	movs	r2, #0
 80132dc:	469a      	mov	sl, r3
 80132de:	4693      	mov	fp, r2
 80132e0:	4652      	mov	r2, sl
 80132e2:	465b      	mov	r3, fp
 80132e4:	4640      	mov	r0, r8
 80132e6:	4649      	mov	r1, r9
 80132e8:	f7ed f852 	bl	8000390 <__aeabi_uldivmod>
 80132ec:	4602      	mov	r2, r0
 80132ee:	460b      	mov	r3, r1
 80132f0:	4613      	mov	r3, r2
 80132f2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80132f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80132fa:	d308      	bcc.n	801330e <UART_SetConfig+0x79a>
 80132fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013302:	d204      	bcs.n	801330e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8013304:	697b      	ldr	r3, [r7, #20]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801330a:	60da      	str	r2, [r3, #12]
 801330c:	e17c      	b.n	8013608 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 801330e:	2301      	movs	r3, #1
 8013310:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8013314:	e178      	b.n	8013608 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013316:	697b      	ldr	r3, [r7, #20]
 8013318:	69db      	ldr	r3, [r3, #28]
 801331a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801331e:	f040 80c5 	bne.w	80134ac <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8013322:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8013326:	2b20      	cmp	r3, #32
 8013328:	dc48      	bgt.n	80133bc <UART_SetConfig+0x848>
 801332a:	2b00      	cmp	r3, #0
 801332c:	db7b      	blt.n	8013426 <UART_SetConfig+0x8b2>
 801332e:	2b20      	cmp	r3, #32
 8013330:	d879      	bhi.n	8013426 <UART_SetConfig+0x8b2>
 8013332:	a201      	add	r2, pc, #4	; (adr r2, 8013338 <UART_SetConfig+0x7c4>)
 8013334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013338:	080133c3 	.word	0x080133c3
 801333c:	080133cb 	.word	0x080133cb
 8013340:	08013427 	.word	0x08013427
 8013344:	08013427 	.word	0x08013427
 8013348:	080133d3 	.word	0x080133d3
 801334c:	08013427 	.word	0x08013427
 8013350:	08013427 	.word	0x08013427
 8013354:	08013427 	.word	0x08013427
 8013358:	080133e3 	.word	0x080133e3
 801335c:	08013427 	.word	0x08013427
 8013360:	08013427 	.word	0x08013427
 8013364:	08013427 	.word	0x08013427
 8013368:	08013427 	.word	0x08013427
 801336c:	08013427 	.word	0x08013427
 8013370:	08013427 	.word	0x08013427
 8013374:	08013427 	.word	0x08013427
 8013378:	080133f3 	.word	0x080133f3
 801337c:	08013427 	.word	0x08013427
 8013380:	08013427 	.word	0x08013427
 8013384:	08013427 	.word	0x08013427
 8013388:	08013427 	.word	0x08013427
 801338c:	08013427 	.word	0x08013427
 8013390:	08013427 	.word	0x08013427
 8013394:	08013427 	.word	0x08013427
 8013398:	08013427 	.word	0x08013427
 801339c:	08013427 	.word	0x08013427
 80133a0:	08013427 	.word	0x08013427
 80133a4:	08013427 	.word	0x08013427
 80133a8:	08013427 	.word	0x08013427
 80133ac:	08013427 	.word	0x08013427
 80133b0:	08013427 	.word	0x08013427
 80133b4:	08013427 	.word	0x08013427
 80133b8:	08013419 	.word	0x08013419
 80133bc:	2b40      	cmp	r3, #64	; 0x40
 80133be:	d02e      	beq.n	801341e <UART_SetConfig+0x8aa>
 80133c0:	e031      	b.n	8013426 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80133c2:	f7fa f91b 	bl	800d5fc <HAL_RCC_GetPCLK1Freq>
 80133c6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80133c8:	e033      	b.n	8013432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80133ca:	f7fa f92d 	bl	800d628 <HAL_RCC_GetPCLK2Freq>
 80133ce:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80133d0:	e02f      	b.n	8013432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80133d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80133d6:	4618      	mov	r0, r3
 80133d8:	f7fc f8dc 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80133dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80133e0:	e027      	b.n	8013432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80133e2:	f107 0318 	add.w	r3, r7, #24
 80133e6:	4618      	mov	r0, r3
 80133e8:	f7fc fa28 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80133ec:	69fb      	ldr	r3, [r7, #28]
 80133ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80133f0:	e01f      	b.n	8013432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80133f2:	4b2d      	ldr	r3, [pc, #180]	; (80134a8 <UART_SetConfig+0x934>)
 80133f4:	681b      	ldr	r3, [r3, #0]
 80133f6:	f003 0320 	and.w	r3, r3, #32
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d009      	beq.n	8013412 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80133fe:	4b2a      	ldr	r3, [pc, #168]	; (80134a8 <UART_SetConfig+0x934>)
 8013400:	681b      	ldr	r3, [r3, #0]
 8013402:	08db      	lsrs	r3, r3, #3
 8013404:	f003 0303 	and.w	r3, r3, #3
 8013408:	4a24      	ldr	r2, [pc, #144]	; (801349c <UART_SetConfig+0x928>)
 801340a:	fa22 f303 	lsr.w	r3, r2, r3
 801340e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013410:	e00f      	b.n	8013432 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8013412:	4b22      	ldr	r3, [pc, #136]	; (801349c <UART_SetConfig+0x928>)
 8013414:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8013416:	e00c      	b.n	8013432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013418:	4b21      	ldr	r3, [pc, #132]	; (80134a0 <UART_SetConfig+0x92c>)
 801341a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801341c:	e009      	b.n	8013432 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801341e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8013422:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8013424:	e005      	b.n	8013432 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8013426:	2300      	movs	r3, #0
 8013428:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801342a:	2301      	movs	r3, #1
 801342c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8013430:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8013432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013434:	2b00      	cmp	r3, #0
 8013436:	f000 80e7 	beq.w	8013608 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801343a:	697b      	ldr	r3, [r7, #20]
 801343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801343e:	4a19      	ldr	r2, [pc, #100]	; (80134a4 <UART_SetConfig+0x930>)
 8013440:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013444:	461a      	mov	r2, r3
 8013446:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013448:	fbb3 f3f2 	udiv	r3, r3, r2
 801344c:	005a      	lsls	r2, r3, #1
 801344e:	697b      	ldr	r3, [r7, #20]
 8013450:	685b      	ldr	r3, [r3, #4]
 8013452:	085b      	lsrs	r3, r3, #1
 8013454:	441a      	add	r2, r3
 8013456:	697b      	ldr	r3, [r7, #20]
 8013458:	685b      	ldr	r3, [r3, #4]
 801345a:	fbb2 f3f3 	udiv	r3, r2, r3
 801345e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013462:	2b0f      	cmp	r3, #15
 8013464:	d916      	bls.n	8013494 <UART_SetConfig+0x920>
 8013466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013468:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801346c:	d212      	bcs.n	8013494 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801346e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013470:	b29b      	uxth	r3, r3
 8013472:	f023 030f 	bic.w	r3, r3, #15
 8013476:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801347a:	085b      	lsrs	r3, r3, #1
 801347c:	b29b      	uxth	r3, r3
 801347e:	f003 0307 	and.w	r3, r3, #7
 8013482:	b29a      	uxth	r2, r3
 8013484:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013486:	4313      	orrs	r3, r2
 8013488:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 801348a:	697b      	ldr	r3, [r7, #20]
 801348c:	681b      	ldr	r3, [r3, #0]
 801348e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8013490:	60da      	str	r2, [r3, #12]
 8013492:	e0b9      	b.n	8013608 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8013494:	2301      	movs	r3, #1
 8013496:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 801349a:	e0b5      	b.n	8013608 <UART_SetConfig+0xa94>
 801349c:	03d09000 	.word	0x03d09000
 80134a0:	003d0900 	.word	0x003d0900
 80134a4:	08015854 	.word	0x08015854
 80134a8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80134ac:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80134b0:	2b20      	cmp	r3, #32
 80134b2:	dc49      	bgt.n	8013548 <UART_SetConfig+0x9d4>
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	db7c      	blt.n	80135b2 <UART_SetConfig+0xa3e>
 80134b8:	2b20      	cmp	r3, #32
 80134ba:	d87a      	bhi.n	80135b2 <UART_SetConfig+0xa3e>
 80134bc:	a201      	add	r2, pc, #4	; (adr r2, 80134c4 <UART_SetConfig+0x950>)
 80134be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134c2:	bf00      	nop
 80134c4:	0801354f 	.word	0x0801354f
 80134c8:	08013557 	.word	0x08013557
 80134cc:	080135b3 	.word	0x080135b3
 80134d0:	080135b3 	.word	0x080135b3
 80134d4:	0801355f 	.word	0x0801355f
 80134d8:	080135b3 	.word	0x080135b3
 80134dc:	080135b3 	.word	0x080135b3
 80134e0:	080135b3 	.word	0x080135b3
 80134e4:	0801356f 	.word	0x0801356f
 80134e8:	080135b3 	.word	0x080135b3
 80134ec:	080135b3 	.word	0x080135b3
 80134f0:	080135b3 	.word	0x080135b3
 80134f4:	080135b3 	.word	0x080135b3
 80134f8:	080135b3 	.word	0x080135b3
 80134fc:	080135b3 	.word	0x080135b3
 8013500:	080135b3 	.word	0x080135b3
 8013504:	0801357f 	.word	0x0801357f
 8013508:	080135b3 	.word	0x080135b3
 801350c:	080135b3 	.word	0x080135b3
 8013510:	080135b3 	.word	0x080135b3
 8013514:	080135b3 	.word	0x080135b3
 8013518:	080135b3 	.word	0x080135b3
 801351c:	080135b3 	.word	0x080135b3
 8013520:	080135b3 	.word	0x080135b3
 8013524:	080135b3 	.word	0x080135b3
 8013528:	080135b3 	.word	0x080135b3
 801352c:	080135b3 	.word	0x080135b3
 8013530:	080135b3 	.word	0x080135b3
 8013534:	080135b3 	.word	0x080135b3
 8013538:	080135b3 	.word	0x080135b3
 801353c:	080135b3 	.word	0x080135b3
 8013540:	080135b3 	.word	0x080135b3
 8013544:	080135a5 	.word	0x080135a5
 8013548:	2b40      	cmp	r3, #64	; 0x40
 801354a:	d02e      	beq.n	80135aa <UART_SetConfig+0xa36>
 801354c:	e031      	b.n	80135b2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801354e:	f7fa f855 	bl	800d5fc <HAL_RCC_GetPCLK1Freq>
 8013552:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8013554:	e033      	b.n	80135be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013556:	f7fa f867 	bl	800d628 <HAL_RCC_GetPCLK2Freq>
 801355a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801355c:	e02f      	b.n	80135be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801355e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8013562:	4618      	mov	r0, r3
 8013564:	f7fc f816 	bl	800f594 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801356a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801356c:	e027      	b.n	80135be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801356e:	f107 0318 	add.w	r3, r7, #24
 8013572:	4618      	mov	r0, r3
 8013574:	f7fc f962 	bl	800f83c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013578:	69fb      	ldr	r3, [r7, #28]
 801357a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801357c:	e01f      	b.n	80135be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801357e:	4b2d      	ldr	r3, [pc, #180]	; (8013634 <UART_SetConfig+0xac0>)
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	f003 0320 	and.w	r3, r3, #32
 8013586:	2b00      	cmp	r3, #0
 8013588:	d009      	beq.n	801359e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801358a:	4b2a      	ldr	r3, [pc, #168]	; (8013634 <UART_SetConfig+0xac0>)
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	08db      	lsrs	r3, r3, #3
 8013590:	f003 0303 	and.w	r3, r3, #3
 8013594:	4a28      	ldr	r2, [pc, #160]	; (8013638 <UART_SetConfig+0xac4>)
 8013596:	fa22 f303 	lsr.w	r3, r2, r3
 801359a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801359c:	e00f      	b.n	80135be <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 801359e:	4b26      	ldr	r3, [pc, #152]	; (8013638 <UART_SetConfig+0xac4>)
 80135a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80135a2:	e00c      	b.n	80135be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80135a4:	4b25      	ldr	r3, [pc, #148]	; (801363c <UART_SetConfig+0xac8>)
 80135a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80135a8:	e009      	b.n	80135be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80135aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80135ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80135b0:	e005      	b.n	80135be <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80135b2:	2300      	movs	r3, #0
 80135b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80135b6:	2301      	movs	r3, #1
 80135b8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80135bc:	bf00      	nop
    }

    if (pclk != 0U)
 80135be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80135c0:	2b00      	cmp	r3, #0
 80135c2:	d021      	beq.n	8013608 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80135c4:	697b      	ldr	r3, [r7, #20]
 80135c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80135c8:	4a1d      	ldr	r2, [pc, #116]	; (8013640 <UART_SetConfig+0xacc>)
 80135ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80135ce:	461a      	mov	r2, r3
 80135d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80135d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80135d6:	697b      	ldr	r3, [r7, #20]
 80135d8:	685b      	ldr	r3, [r3, #4]
 80135da:	085b      	lsrs	r3, r3, #1
 80135dc:	441a      	add	r2, r3
 80135de:	697b      	ldr	r3, [r7, #20]
 80135e0:	685b      	ldr	r3, [r3, #4]
 80135e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80135e6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80135e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135ea:	2b0f      	cmp	r3, #15
 80135ec:	d909      	bls.n	8013602 <UART_SetConfig+0xa8e>
 80135ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80135f4:	d205      	bcs.n	8013602 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80135f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135f8:	b29a      	uxth	r2, r3
 80135fa:	697b      	ldr	r3, [r7, #20]
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	60da      	str	r2, [r3, #12]
 8013600:	e002      	b.n	8013608 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8013602:	2301      	movs	r3, #1
 8013604:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8013608:	697b      	ldr	r3, [r7, #20]
 801360a:	2201      	movs	r2, #1
 801360c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8013610:	697b      	ldr	r3, [r7, #20]
 8013612:	2201      	movs	r2, #1
 8013614:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8013618:	697b      	ldr	r3, [r7, #20]
 801361a:	2200      	movs	r2, #0
 801361c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 801361e:	697b      	ldr	r3, [r7, #20]
 8013620:	2200      	movs	r2, #0
 8013622:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8013624:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8013628:	4618      	mov	r0, r3
 801362a:	3748      	adds	r7, #72	; 0x48
 801362c:	46bd      	mov	sp, r7
 801362e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8013632:	bf00      	nop
 8013634:	58024400 	.word	0x58024400
 8013638:	03d09000 	.word	0x03d09000
 801363c:	003d0900 	.word	0x003d0900
 8013640:	08015854 	.word	0x08015854

08013644 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8013644:	b480      	push	{r7}
 8013646:	b083      	sub	sp, #12
 8013648:	af00      	add	r7, sp, #0
 801364a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013650:	f003 0301 	and.w	r3, r3, #1
 8013654:	2b00      	cmp	r3, #0
 8013656:	d00a      	beq.n	801366e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	685b      	ldr	r3, [r3, #4]
 801365e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	430a      	orrs	r2, r1
 801366c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013672:	f003 0302 	and.w	r3, r3, #2
 8013676:	2b00      	cmp	r3, #0
 8013678:	d00a      	beq.n	8013690 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	685b      	ldr	r3, [r3, #4]
 8013680:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	430a      	orrs	r2, r1
 801368e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8013690:	687b      	ldr	r3, [r7, #4]
 8013692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013694:	f003 0304 	and.w	r3, r3, #4
 8013698:	2b00      	cmp	r3, #0
 801369a:	d00a      	beq.n	80136b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	685b      	ldr	r3, [r3, #4]
 80136a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	430a      	orrs	r2, r1
 80136b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80136b6:	f003 0308 	and.w	r3, r3, #8
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	d00a      	beq.n	80136d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	685b      	ldr	r3, [r3, #4]
 80136c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	430a      	orrs	r2, r1
 80136d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80136d8:	f003 0310 	and.w	r3, r3, #16
 80136dc:	2b00      	cmp	r3, #0
 80136de:	d00a      	beq.n	80136f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	681b      	ldr	r3, [r3, #0]
 80136e4:	689b      	ldr	r3, [r3, #8]
 80136e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	430a      	orrs	r2, r1
 80136f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80136fa:	f003 0320 	and.w	r3, r3, #32
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d00a      	beq.n	8013718 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	681b      	ldr	r3, [r3, #0]
 8013706:	689b      	ldr	r3, [r3, #8]
 8013708:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	430a      	orrs	r2, r1
 8013716:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801371c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013720:	2b00      	cmp	r3, #0
 8013722:	d01a      	beq.n	801375a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	685b      	ldr	r3, [r3, #4]
 801372a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	430a      	orrs	r2, r1
 8013738:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801373e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013742:	d10a      	bne.n	801375a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	685b      	ldr	r3, [r3, #4]
 801374a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	681b      	ldr	r3, [r3, #0]
 8013756:	430a      	orrs	r2, r1
 8013758:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801375e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013762:	2b00      	cmp	r3, #0
 8013764:	d00a      	beq.n	801377c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	681b      	ldr	r3, [r3, #0]
 801376a:	685b      	ldr	r3, [r3, #4]
 801376c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	430a      	orrs	r2, r1
 801377a:	605a      	str	r2, [r3, #4]
  }
}
 801377c:	bf00      	nop
 801377e:	370c      	adds	r7, #12
 8013780:	46bd      	mov	sp, r7
 8013782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013786:	4770      	bx	lr

08013788 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8013788:	b580      	push	{r7, lr}
 801378a:	b098      	sub	sp, #96	; 0x60
 801378c:	af02      	add	r7, sp, #8
 801378e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	2200      	movs	r2, #0
 8013794:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8013798:	f7f3 fb9a 	bl	8006ed0 <HAL_GetTick>
 801379c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	681b      	ldr	r3, [r3, #0]
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	f003 0308 	and.w	r3, r3, #8
 80137a8:	2b08      	cmp	r3, #8
 80137aa:	d12f      	bne.n	801380c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80137ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80137b0:	9300      	str	r3, [sp, #0]
 80137b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80137b4:	2200      	movs	r2, #0
 80137b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80137ba:	6878      	ldr	r0, [r7, #4]
 80137bc:	f000 f88e 	bl	80138dc <UART_WaitOnFlagUntilTimeout>
 80137c0:	4603      	mov	r3, r0
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d022      	beq.n	801380c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80137cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80137ce:	e853 3f00 	ldrex	r3, [r3]
 80137d2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80137d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80137d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80137da:	653b      	str	r3, [r7, #80]	; 0x50
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	681b      	ldr	r3, [r3, #0]
 80137e0:	461a      	mov	r2, r3
 80137e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80137e4:	647b      	str	r3, [r7, #68]	; 0x44
 80137e6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80137e8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80137ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80137ec:	e841 2300 	strex	r3, r2, [r1]
 80137f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80137f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d1e6      	bne.n	80137c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	2220      	movs	r2, #32
 80137fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	2200      	movs	r2, #0
 8013804:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8013808:	2303      	movs	r3, #3
 801380a:	e063      	b.n	80138d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	f003 0304 	and.w	r3, r3, #4
 8013816:	2b04      	cmp	r3, #4
 8013818:	d149      	bne.n	80138ae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801381a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801381e:	9300      	str	r3, [sp, #0]
 8013820:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013822:	2200      	movs	r2, #0
 8013824:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8013828:	6878      	ldr	r0, [r7, #4]
 801382a:	f000 f857 	bl	80138dc <UART_WaitOnFlagUntilTimeout>
 801382e:	4603      	mov	r3, r0
 8013830:	2b00      	cmp	r3, #0
 8013832:	d03c      	beq.n	80138ae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	681b      	ldr	r3, [r3, #0]
 8013838:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801383a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801383c:	e853 3f00 	ldrex	r3, [r3]
 8013840:	623b      	str	r3, [r7, #32]
   return(result);
 8013842:	6a3b      	ldr	r3, [r7, #32]
 8013844:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8013848:	64fb      	str	r3, [r7, #76]	; 0x4c
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	681b      	ldr	r3, [r3, #0]
 801384e:	461a      	mov	r2, r3
 8013850:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013852:	633b      	str	r3, [r7, #48]	; 0x30
 8013854:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013856:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8013858:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801385a:	e841 2300 	strex	r3, r2, [r1]
 801385e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8013860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013862:	2b00      	cmp	r3, #0
 8013864:	d1e6      	bne.n	8013834 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	681b      	ldr	r3, [r3, #0]
 801386a:	3308      	adds	r3, #8
 801386c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801386e:	693b      	ldr	r3, [r7, #16]
 8013870:	e853 3f00 	ldrex	r3, [r3]
 8013874:	60fb      	str	r3, [r7, #12]
   return(result);
 8013876:	68fb      	ldr	r3, [r7, #12]
 8013878:	f023 0301 	bic.w	r3, r3, #1
 801387c:	64bb      	str	r3, [r7, #72]	; 0x48
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	681b      	ldr	r3, [r3, #0]
 8013882:	3308      	adds	r3, #8
 8013884:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013886:	61fa      	str	r2, [r7, #28]
 8013888:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801388a:	69b9      	ldr	r1, [r7, #24]
 801388c:	69fa      	ldr	r2, [r7, #28]
 801388e:	e841 2300 	strex	r3, r2, [r1]
 8013892:	617b      	str	r3, [r7, #20]
   return(result);
 8013894:	697b      	ldr	r3, [r7, #20]
 8013896:	2b00      	cmp	r3, #0
 8013898:	d1e5      	bne.n	8013866 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	2220      	movs	r2, #32
 801389e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	2200      	movs	r2, #0
 80138a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80138aa:	2303      	movs	r3, #3
 80138ac:	e012      	b.n	80138d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	2220      	movs	r2, #32
 80138b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	2220      	movs	r2, #32
 80138ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	2200      	movs	r2, #0
 80138c2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	2200      	movs	r2, #0
 80138c8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	2200      	movs	r2, #0
 80138ce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80138d2:	2300      	movs	r3, #0
}
 80138d4:	4618      	mov	r0, r3
 80138d6:	3758      	adds	r7, #88	; 0x58
 80138d8:	46bd      	mov	sp, r7
 80138da:	bd80      	pop	{r7, pc}

080138dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b084      	sub	sp, #16
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	60f8      	str	r0, [r7, #12]
 80138e4:	60b9      	str	r1, [r7, #8]
 80138e6:	603b      	str	r3, [r7, #0]
 80138e8:	4613      	mov	r3, r2
 80138ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80138ec:	e049      	b.n	8013982 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80138ee:	69bb      	ldr	r3, [r7, #24]
 80138f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80138f4:	d045      	beq.n	8013982 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80138f6:	f7f3 faeb 	bl	8006ed0 <HAL_GetTick>
 80138fa:	4602      	mov	r2, r0
 80138fc:	683b      	ldr	r3, [r7, #0]
 80138fe:	1ad3      	subs	r3, r2, r3
 8013900:	69ba      	ldr	r2, [r7, #24]
 8013902:	429a      	cmp	r2, r3
 8013904:	d302      	bcc.n	801390c <UART_WaitOnFlagUntilTimeout+0x30>
 8013906:	69bb      	ldr	r3, [r7, #24]
 8013908:	2b00      	cmp	r3, #0
 801390a:	d101      	bne.n	8013910 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801390c:	2303      	movs	r3, #3
 801390e:	e048      	b.n	80139a2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	681b      	ldr	r3, [r3, #0]
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	f003 0304 	and.w	r3, r3, #4
 801391a:	2b00      	cmp	r3, #0
 801391c:	d031      	beq.n	8013982 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801391e:	68fb      	ldr	r3, [r7, #12]
 8013920:	681b      	ldr	r3, [r3, #0]
 8013922:	69db      	ldr	r3, [r3, #28]
 8013924:	f003 0308 	and.w	r3, r3, #8
 8013928:	2b08      	cmp	r3, #8
 801392a:	d110      	bne.n	801394e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801392c:	68fb      	ldr	r3, [r7, #12]
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	2208      	movs	r2, #8
 8013932:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8013934:	68f8      	ldr	r0, [r7, #12]
 8013936:	f000 f921 	bl	8013b7c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	2208      	movs	r2, #8
 801393e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	2200      	movs	r2, #0
 8013946:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 801394a:	2301      	movs	r3, #1
 801394c:	e029      	b.n	80139a2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801394e:	68fb      	ldr	r3, [r7, #12]
 8013950:	681b      	ldr	r3, [r3, #0]
 8013952:	69db      	ldr	r3, [r3, #28]
 8013954:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013958:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801395c:	d111      	bne.n	8013982 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8013966:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013968:	68f8      	ldr	r0, [r7, #12]
 801396a:	f000 f907 	bl	8013b7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	2220      	movs	r2, #32
 8013972:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	2200      	movs	r2, #0
 801397a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 801397e:	2303      	movs	r3, #3
 8013980:	e00f      	b.n	80139a2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	69da      	ldr	r2, [r3, #28]
 8013988:	68bb      	ldr	r3, [r7, #8]
 801398a:	4013      	ands	r3, r2
 801398c:	68ba      	ldr	r2, [r7, #8]
 801398e:	429a      	cmp	r2, r3
 8013990:	bf0c      	ite	eq
 8013992:	2301      	moveq	r3, #1
 8013994:	2300      	movne	r3, #0
 8013996:	b2db      	uxtb	r3, r3
 8013998:	461a      	mov	r2, r3
 801399a:	79fb      	ldrb	r3, [r7, #7]
 801399c:	429a      	cmp	r2, r3
 801399e:	d0a6      	beq.n	80138ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80139a0:	2300      	movs	r3, #0
}
 80139a2:	4618      	mov	r0, r3
 80139a4:	3710      	adds	r7, #16
 80139a6:	46bd      	mov	sp, r7
 80139a8:	bd80      	pop	{r7, pc}
	...

080139ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80139ac:	b580      	push	{r7, lr}
 80139ae:	b096      	sub	sp, #88	; 0x58
 80139b0:	af00      	add	r7, sp, #0
 80139b2:	60f8      	str	r0, [r7, #12]
 80139b4:	60b9      	str	r1, [r7, #8]
 80139b6:	4613      	mov	r3, r2
 80139b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80139ba:	68fb      	ldr	r3, [r7, #12]
 80139bc:	68ba      	ldr	r2, [r7, #8]
 80139be:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 80139c0:	68fb      	ldr	r3, [r7, #12]
 80139c2:	88fa      	ldrh	r2, [r7, #6]
 80139c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80139c8:	68fb      	ldr	r3, [r7, #12]
 80139ca:	2200      	movs	r2, #0
 80139cc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80139d0:	68fb      	ldr	r3, [r7, #12]
 80139d2:	2222      	movs	r2, #34	; 0x22
 80139d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80139de:	2b00      	cmp	r3, #0
 80139e0:	d02d      	beq.n	8013a3e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80139e8:	4a40      	ldr	r2, [pc, #256]	; (8013aec <UART_Start_Receive_DMA+0x140>)
 80139ea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80139ec:	68fb      	ldr	r3, [r7, #12]
 80139ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80139f2:	4a3f      	ldr	r2, [pc, #252]	; (8013af0 <UART_Start_Receive_DMA+0x144>)
 80139f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80139fc:	4a3d      	ldr	r2, [pc, #244]	; (8013af4 <UART_Start_Receive_DMA+0x148>)
 80139fe:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013a06:	2200      	movs	r2, #0
 8013a08:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8013a0a:	68fb      	ldr	r3, [r7, #12]
 8013a0c:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	3324      	adds	r3, #36	; 0x24
 8013a16:	4619      	mov	r1, r3
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013a1c:	461a      	mov	r2, r3
 8013a1e:	88fb      	ldrh	r3, [r7, #6]
 8013a20:	f7f5 fa58 	bl	8008ed4 <HAL_DMA_Start_IT>
 8013a24:	4603      	mov	r3, r0
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	d009      	beq.n	8013a3e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8013a2a:	68fb      	ldr	r3, [r7, #12]
 8013a2c:	2210      	movs	r2, #16
 8013a2e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	2220      	movs	r2, #32
 8013a36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 8013a3a:	2301      	movs	r3, #1
 8013a3c:	e051      	b.n	8013ae2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8013a3e:	68fb      	ldr	r3, [r7, #12]
 8013a40:	691b      	ldr	r3, [r3, #16]
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d018      	beq.n	8013a78 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	681b      	ldr	r3, [r3, #0]
 8013a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013a4e:	e853 3f00 	ldrex	r3, [r3]
 8013a52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8013a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013a5a:	657b      	str	r3, [r7, #84]	; 0x54
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	461a      	mov	r2, r3
 8013a62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013a64:	64bb      	str	r3, [r7, #72]	; 0x48
 8013a66:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a68:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8013a6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013a6c:	e841 2300 	strex	r3, r2, [r1]
 8013a70:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8013a72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d1e6      	bne.n	8013a46 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	3308      	adds	r3, #8
 8013a7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a82:	e853 3f00 	ldrex	r3, [r3]
 8013a86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8013a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013a8a:	f043 0301 	orr.w	r3, r3, #1
 8013a8e:	653b      	str	r3, [r7, #80]	; 0x50
 8013a90:	68fb      	ldr	r3, [r7, #12]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	3308      	adds	r3, #8
 8013a96:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8013a98:	637a      	str	r2, [r7, #52]	; 0x34
 8013a9a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a9c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013a9e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013aa0:	e841 2300 	strex	r3, r2, [r1]
 8013aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8013aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d1e5      	bne.n	8013a78 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	3308      	adds	r3, #8
 8013ab2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ab4:	697b      	ldr	r3, [r7, #20]
 8013ab6:	e853 3f00 	ldrex	r3, [r3]
 8013aba:	613b      	str	r3, [r7, #16]
   return(result);
 8013abc:	693b      	ldr	r3, [r7, #16]
 8013abe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013ac2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	681b      	ldr	r3, [r3, #0]
 8013ac8:	3308      	adds	r3, #8
 8013aca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8013acc:	623a      	str	r2, [r7, #32]
 8013ace:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ad0:	69f9      	ldr	r1, [r7, #28]
 8013ad2:	6a3a      	ldr	r2, [r7, #32]
 8013ad4:	e841 2300 	strex	r3, r2, [r1]
 8013ad8:	61bb      	str	r3, [r7, #24]
   return(result);
 8013ada:	69bb      	ldr	r3, [r7, #24]
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	d1e5      	bne.n	8013aac <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8013ae0:	2300      	movs	r3, #0
}
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	3758      	adds	r7, #88	; 0x58
 8013ae6:	46bd      	mov	sp, r7
 8013ae8:	bd80      	pop	{r7, pc}
 8013aea:	bf00      	nop
 8013aec:	08013cfb 	.word	0x08013cfb
 8013af0:	08013e23 	.word	0x08013e23
 8013af4:	08013e61 	.word	0x08013e61

08013af8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8013af8:	b480      	push	{r7}
 8013afa:	b08f      	sub	sp, #60	; 0x3c
 8013afc:	af00      	add	r7, sp, #0
 8013afe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	681b      	ldr	r3, [r3, #0]
 8013b04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b06:	6a3b      	ldr	r3, [r7, #32]
 8013b08:	e853 3f00 	ldrex	r3, [r3]
 8013b0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8013b0e:	69fb      	ldr	r3, [r7, #28]
 8013b10:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8013b14:	637b      	str	r3, [r7, #52]	; 0x34
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	681b      	ldr	r3, [r3, #0]
 8013b1a:	461a      	mov	r2, r3
 8013b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013b20:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b22:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8013b24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013b26:	e841 2300 	strex	r3, r2, [r1]
 8013b2a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8013b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d1e6      	bne.n	8013b00 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	681b      	ldr	r3, [r3, #0]
 8013b36:	3308      	adds	r3, #8
 8013b38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b3a:	68fb      	ldr	r3, [r7, #12]
 8013b3c:	e853 3f00 	ldrex	r3, [r3]
 8013b40:	60bb      	str	r3, [r7, #8]
   return(result);
 8013b42:	68bb      	ldr	r3, [r7, #8]
 8013b44:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8013b48:	633b      	str	r3, [r7, #48]	; 0x30
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	681b      	ldr	r3, [r3, #0]
 8013b4e:	3308      	adds	r3, #8
 8013b50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013b52:	61ba      	str	r2, [r7, #24]
 8013b54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b56:	6979      	ldr	r1, [r7, #20]
 8013b58:	69ba      	ldr	r2, [r7, #24]
 8013b5a:	e841 2300 	strex	r3, r2, [r1]
 8013b5e:	613b      	str	r3, [r7, #16]
   return(result);
 8013b60:	693b      	ldr	r3, [r7, #16]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d1e5      	bne.n	8013b32 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	2220      	movs	r2, #32
 8013b6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8013b6e:	bf00      	nop
 8013b70:	373c      	adds	r7, #60	; 0x3c
 8013b72:	46bd      	mov	sp, r7
 8013b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b78:	4770      	bx	lr
	...

08013b7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8013b7c:	b480      	push	{r7}
 8013b7e:	b095      	sub	sp, #84	; 0x54
 8013b80:	af00      	add	r7, sp, #0
 8013b82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	681b      	ldr	r3, [r3, #0]
 8013b88:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013b8c:	e853 3f00 	ldrex	r3, [r3]
 8013b90:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8013b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013b94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8013b98:	64fb      	str	r3, [r7, #76]	; 0x4c
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	461a      	mov	r2, r3
 8013ba0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013ba2:	643b      	str	r3, [r7, #64]	; 0x40
 8013ba4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ba6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013ba8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013baa:	e841 2300 	strex	r3, r2, [r1]
 8013bae:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8013bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d1e6      	bne.n	8013b84 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	681b      	ldr	r3, [r3, #0]
 8013bba:	3308      	adds	r3, #8
 8013bbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013bbe:	6a3b      	ldr	r3, [r7, #32]
 8013bc0:	e853 3f00 	ldrex	r3, [r3]
 8013bc4:	61fb      	str	r3, [r7, #28]
   return(result);
 8013bc6:	69fa      	ldr	r2, [r7, #28]
 8013bc8:	4b1e      	ldr	r3, [pc, #120]	; (8013c44 <UART_EndRxTransfer+0xc8>)
 8013bca:	4013      	ands	r3, r2
 8013bcc:	64bb      	str	r3, [r7, #72]	; 0x48
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	681b      	ldr	r3, [r3, #0]
 8013bd2:	3308      	adds	r3, #8
 8013bd4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013bd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8013bd8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013bda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8013bdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013bde:	e841 2300 	strex	r3, r2, [r1]
 8013be2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8013be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	d1e5      	bne.n	8013bb6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013bea:	687b      	ldr	r3, [r7, #4]
 8013bec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013bee:	2b01      	cmp	r3, #1
 8013bf0:	d118      	bne.n	8013c24 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	e853 3f00 	ldrex	r3, [r3]
 8013bfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8013c00:	68bb      	ldr	r3, [r7, #8]
 8013c02:	f023 0310 	bic.w	r3, r3, #16
 8013c06:	647b      	str	r3, [r7, #68]	; 0x44
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	461a      	mov	r2, r3
 8013c0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013c10:	61bb      	str	r3, [r7, #24]
 8013c12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c14:	6979      	ldr	r1, [r7, #20]
 8013c16:	69ba      	ldr	r2, [r7, #24]
 8013c18:	e841 2300 	strex	r3, r2, [r1]
 8013c1c:	613b      	str	r3, [r7, #16]
   return(result);
 8013c1e:	693b      	ldr	r3, [r7, #16]
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d1e6      	bne.n	8013bf2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	2220      	movs	r2, #32
 8013c28:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	2200      	movs	r2, #0
 8013c30:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	2200      	movs	r2, #0
 8013c36:	675a      	str	r2, [r3, #116]	; 0x74
}
 8013c38:	bf00      	nop
 8013c3a:	3754      	adds	r7, #84	; 0x54
 8013c3c:	46bd      	mov	sp, r7
 8013c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c42:	4770      	bx	lr
 8013c44:	effffffe 	.word	0xeffffffe

08013c48 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8013c48:	b580      	push	{r7, lr}
 8013c4a:	b090      	sub	sp, #64	; 0x40
 8013c4c:	af00      	add	r7, sp, #0
 8013c4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013c54:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	69db      	ldr	r3, [r3, #28]
 8013c5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013c5e:	d037      	beq.n	8013cd0 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8013c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013c62:	2200      	movs	r2, #0
 8013c64:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	3308      	adds	r3, #8
 8013c6e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c72:	e853 3f00 	ldrex	r3, [r3]
 8013c76:	623b      	str	r3, [r7, #32]
   return(result);
 8013c78:	6a3b      	ldr	r3, [r7, #32]
 8013c7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013c7e:	63bb      	str	r3, [r7, #56]	; 0x38
 8013c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	3308      	adds	r3, #8
 8013c86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013c88:	633a      	str	r2, [r7, #48]	; 0x30
 8013c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c8c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8013c8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013c90:	e841 2300 	strex	r3, r2, [r1]
 8013c94:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8013c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d1e5      	bne.n	8013c68 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013c9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013c9e:	681b      	ldr	r3, [r3, #0]
 8013ca0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ca2:	693b      	ldr	r3, [r7, #16]
 8013ca4:	e853 3f00 	ldrex	r3, [r3]
 8013ca8:	60fb      	str	r3, [r7, #12]
   return(result);
 8013caa:	68fb      	ldr	r3, [r7, #12]
 8013cac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013cb0:	637b      	str	r3, [r7, #52]	; 0x34
 8013cb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013cb4:	681b      	ldr	r3, [r3, #0]
 8013cb6:	461a      	mov	r2, r3
 8013cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013cba:	61fb      	str	r3, [r7, #28]
 8013cbc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013cbe:	69b9      	ldr	r1, [r7, #24]
 8013cc0:	69fa      	ldr	r2, [r7, #28]
 8013cc2:	e841 2300 	strex	r3, r2, [r1]
 8013cc6:	617b      	str	r3, [r7, #20]
   return(result);
 8013cc8:	697b      	ldr	r3, [r7, #20]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d1e6      	bne.n	8013c9c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8013cce:	e002      	b.n	8013cd6 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8013cd0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8013cd2:	f7ef ff2b 	bl	8003b2c <HAL_UART_TxCpltCallback>
}
 8013cd6:	bf00      	nop
 8013cd8:	3740      	adds	r7, #64	; 0x40
 8013cda:	46bd      	mov	sp, r7
 8013cdc:	bd80      	pop	{r7, pc}

08013cde <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8013cde:	b580      	push	{r7, lr}
 8013ce0:	b084      	sub	sp, #16
 8013ce2:	af00      	add	r7, sp, #0
 8013ce4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013cea:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8013cec:	68f8      	ldr	r0, [r7, #12]
 8013cee:	f7fe ff2d 	bl	8012b4c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013cf2:	bf00      	nop
 8013cf4:	3710      	adds	r7, #16
 8013cf6:	46bd      	mov	sp, r7
 8013cf8:	bd80      	pop	{r7, pc}

08013cfa <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8013cfa:	b580      	push	{r7, lr}
 8013cfc:	b09c      	sub	sp, #112	; 0x70
 8013cfe:	af00      	add	r7, sp, #0
 8013d00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013d06:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	69db      	ldr	r3, [r3, #28]
 8013d0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013d10:	d071      	beq.n	8013df6 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8013d12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013d14:	2200      	movs	r2, #0
 8013d16:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013d1c:	681b      	ldr	r3, [r3, #0]
 8013d1e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013d22:	e853 3f00 	ldrex	r3, [r3]
 8013d26:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8013d28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013d2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013d2e:	66bb      	str	r3, [r7, #104]	; 0x68
 8013d30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	461a      	mov	r2, r3
 8013d36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8013d38:	65bb      	str	r3, [r7, #88]	; 0x58
 8013d3a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d3c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8013d3e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8013d40:	e841 2300 	strex	r3, r2, [r1]
 8013d44:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8013d46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d1e6      	bne.n	8013d1a <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013d4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	3308      	adds	r3, #8
 8013d52:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013d56:	e853 3f00 	ldrex	r3, [r3]
 8013d5a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8013d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013d5e:	f023 0301 	bic.w	r3, r3, #1
 8013d62:	667b      	str	r3, [r7, #100]	; 0x64
 8013d64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013d66:	681b      	ldr	r3, [r3, #0]
 8013d68:	3308      	adds	r3, #8
 8013d6a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8013d6c:	647a      	str	r2, [r7, #68]	; 0x44
 8013d6e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d70:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8013d72:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013d74:	e841 2300 	strex	r3, r2, [r1]
 8013d78:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8013d7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d1e5      	bne.n	8013d4c <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013d80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	3308      	adds	r3, #8
 8013d86:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d8a:	e853 3f00 	ldrex	r3, [r3]
 8013d8e:	623b      	str	r3, [r7, #32]
   return(result);
 8013d90:	6a3b      	ldr	r3, [r7, #32]
 8013d92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013d96:	663b      	str	r3, [r7, #96]	; 0x60
 8013d98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013d9a:	681b      	ldr	r3, [r3, #0]
 8013d9c:	3308      	adds	r3, #8
 8013d9e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8013da0:	633a      	str	r2, [r7, #48]	; 0x30
 8013da2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013da4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8013da6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013da8:	e841 2300 	strex	r3, r2, [r1]
 8013dac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8013dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d1e5      	bne.n	8013d80 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8013db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013db6:	2220      	movs	r2, #32
 8013db8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013dbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013dbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013dc0:	2b01      	cmp	r3, #1
 8013dc2:	d118      	bne.n	8013df6 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013dc6:	681b      	ldr	r3, [r3, #0]
 8013dc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013dca:	693b      	ldr	r3, [r7, #16]
 8013dcc:	e853 3f00 	ldrex	r3, [r3]
 8013dd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	f023 0310 	bic.w	r3, r3, #16
 8013dd8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8013dda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013ddc:	681b      	ldr	r3, [r3, #0]
 8013dde:	461a      	mov	r2, r3
 8013de0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013de2:	61fb      	str	r3, [r7, #28]
 8013de4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013de6:	69b9      	ldr	r1, [r7, #24]
 8013de8:	69fa      	ldr	r2, [r7, #28]
 8013dea:	e841 2300 	strex	r3, r2, [r1]
 8013dee:	617b      	str	r3, [r7, #20]
   return(result);
 8013df0:	697b      	ldr	r3, [r7, #20]
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d1e6      	bne.n	8013dc4 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013df6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013df8:	2200      	movs	r2, #0
 8013dfa:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013dfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013dfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013e00:	2b01      	cmp	r3, #1
 8013e02:	d107      	bne.n	8013e14 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013e04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013e06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013e0a:	4619      	mov	r1, r3
 8013e0c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8013e0e:	f7ef fed5 	bl	8003bbc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8013e12:	e002      	b.n	8013e1a <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8013e14:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8013e16:	f7ef fea1 	bl	8003b5c <HAL_UART_RxCpltCallback>
}
 8013e1a:	bf00      	nop
 8013e1c:	3770      	adds	r7, #112	; 0x70
 8013e1e:	46bd      	mov	sp, r7
 8013e20:	bd80      	pop	{r7, pc}

08013e22 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8013e22:	b580      	push	{r7, lr}
 8013e24:	b084      	sub	sp, #16
 8013e26:	af00      	add	r7, sp, #0
 8013e28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e2e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8013e30:	68fb      	ldr	r3, [r7, #12]
 8013e32:	2201      	movs	r2, #1
 8013e34:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013e36:	68fb      	ldr	r3, [r7, #12]
 8013e38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013e3a:	2b01      	cmp	r3, #1
 8013e3c:	d109      	bne.n	8013e52 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8013e3e:	68fb      	ldr	r3, [r7, #12]
 8013e40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013e44:	085b      	lsrs	r3, r3, #1
 8013e46:	b29b      	uxth	r3, r3
 8013e48:	4619      	mov	r1, r3
 8013e4a:	68f8      	ldr	r0, [r7, #12]
 8013e4c:	f7ef feb6 	bl	8003bbc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8013e50:	e002      	b.n	8013e58 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8013e52:	68f8      	ldr	r0, [r7, #12]
 8013e54:	f7fe fe84 	bl	8012b60 <HAL_UART_RxHalfCpltCallback>
}
 8013e58:	bf00      	nop
 8013e5a:	3710      	adds	r7, #16
 8013e5c:	46bd      	mov	sp, r7
 8013e5e:	bd80      	pop	{r7, pc}

08013e60 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8013e60:	b580      	push	{r7, lr}
 8013e62:	b086      	sub	sp, #24
 8013e64:	af00      	add	r7, sp, #0
 8013e66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e6c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8013e6e:	697b      	ldr	r3, [r7, #20]
 8013e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013e74:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8013e76:	697b      	ldr	r3, [r7, #20]
 8013e78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013e7c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8013e7e:	697b      	ldr	r3, [r7, #20]
 8013e80:	681b      	ldr	r3, [r3, #0]
 8013e82:	689b      	ldr	r3, [r3, #8]
 8013e84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013e88:	2b80      	cmp	r3, #128	; 0x80
 8013e8a:	d109      	bne.n	8013ea0 <UART_DMAError+0x40>
 8013e8c:	693b      	ldr	r3, [r7, #16]
 8013e8e:	2b21      	cmp	r3, #33	; 0x21
 8013e90:	d106      	bne.n	8013ea0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8013e92:	697b      	ldr	r3, [r7, #20]
 8013e94:	2200      	movs	r2, #0
 8013e96:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8013e9a:	6978      	ldr	r0, [r7, #20]
 8013e9c:	f7ff fe2c 	bl	8013af8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8013ea0:	697b      	ldr	r3, [r7, #20]
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	689b      	ldr	r3, [r3, #8]
 8013ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013eaa:	2b40      	cmp	r3, #64	; 0x40
 8013eac:	d109      	bne.n	8013ec2 <UART_DMAError+0x62>
 8013eae:	68fb      	ldr	r3, [r7, #12]
 8013eb0:	2b22      	cmp	r3, #34	; 0x22
 8013eb2:	d106      	bne.n	8013ec2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8013eb4:	697b      	ldr	r3, [r7, #20]
 8013eb6:	2200      	movs	r2, #0
 8013eb8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8013ebc:	6978      	ldr	r0, [r7, #20]
 8013ebe:	f7ff fe5d 	bl	8013b7c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8013ec2:	697b      	ldr	r3, [r7, #20]
 8013ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013ec8:	f043 0210 	orr.w	r2, r3, #16
 8013ecc:	697b      	ldr	r3, [r7, #20]
 8013ece:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013ed2:	6978      	ldr	r0, [r7, #20]
 8013ed4:	f7ef ffa4 	bl	8003e20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013ed8:	bf00      	nop
 8013eda:	3718      	adds	r7, #24
 8013edc:	46bd      	mov	sp, r7
 8013ede:	bd80      	pop	{r7, pc}

08013ee0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8013ee0:	b580      	push	{r7, lr}
 8013ee2:	b084      	sub	sp, #16
 8013ee4:	af00      	add	r7, sp, #0
 8013ee6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013eec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013eee:	68fb      	ldr	r3, [r7, #12]
 8013ef0:	2200      	movs	r2, #0
 8013ef2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	2200      	movs	r2, #0
 8013efa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013efe:	68f8      	ldr	r0, [r7, #12]
 8013f00:	f7ef ff8e 	bl	8003e20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013f04:	bf00      	nop
 8013f06:	3710      	adds	r7, #16
 8013f08:	46bd      	mov	sp, r7
 8013f0a:	bd80      	pop	{r7, pc}

08013f0c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013f0c:	b580      	push	{r7, lr}
 8013f0e:	b088      	sub	sp, #32
 8013f10:	af00      	add	r7, sp, #0
 8013f12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	681b      	ldr	r3, [r3, #0]
 8013f18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	e853 3f00 	ldrex	r3, [r3]
 8013f20:	60bb      	str	r3, [r7, #8]
   return(result);
 8013f22:	68bb      	ldr	r3, [r7, #8]
 8013f24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013f28:	61fb      	str	r3, [r7, #28]
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	461a      	mov	r2, r3
 8013f30:	69fb      	ldr	r3, [r7, #28]
 8013f32:	61bb      	str	r3, [r7, #24]
 8013f34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f36:	6979      	ldr	r1, [r7, #20]
 8013f38:	69ba      	ldr	r2, [r7, #24]
 8013f3a:	e841 2300 	strex	r3, r2, [r1]
 8013f3e:	613b      	str	r3, [r7, #16]
   return(result);
 8013f40:	693b      	ldr	r3, [r7, #16]
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d1e6      	bne.n	8013f14 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	2220      	movs	r2, #32
 8013f4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	2200      	movs	r2, #0
 8013f52:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8013f54:	6878      	ldr	r0, [r7, #4]
 8013f56:	f7ef fde9 	bl	8003b2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013f5a:	bf00      	nop
 8013f5c:	3720      	adds	r7, #32
 8013f5e:	46bd      	mov	sp, r7
 8013f60:	bd80      	pop	{r7, pc}

08013f62 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8013f62:	b480      	push	{r7}
 8013f64:	b083      	sub	sp, #12
 8013f66:	af00      	add	r7, sp, #0
 8013f68:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8013f6a:	bf00      	nop
 8013f6c:	370c      	adds	r7, #12
 8013f6e:	46bd      	mov	sp, r7
 8013f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f74:	4770      	bx	lr

08013f76 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8013f76:	b480      	push	{r7}
 8013f78:	b083      	sub	sp, #12
 8013f7a:	af00      	add	r7, sp, #0
 8013f7c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8013f7e:	bf00      	nop
 8013f80:	370c      	adds	r7, #12
 8013f82:	46bd      	mov	sp, r7
 8013f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f88:	4770      	bx	lr

08013f8a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8013f8a:	b480      	push	{r7}
 8013f8c:	b083      	sub	sp, #12
 8013f8e:	af00      	add	r7, sp, #0
 8013f90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8013f92:	bf00      	nop
 8013f94:	370c      	adds	r7, #12
 8013f96:	46bd      	mov	sp, r7
 8013f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f9c:	4770      	bx	lr

08013f9e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8013f9e:	b480      	push	{r7}
 8013fa0:	b085      	sub	sp, #20
 8013fa2:	af00      	add	r7, sp, #0
 8013fa4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8013fa6:	687b      	ldr	r3, [r7, #4]
 8013fa8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8013fac:	2b01      	cmp	r3, #1
 8013fae:	d101      	bne.n	8013fb4 <HAL_UARTEx_DisableFifoMode+0x16>
 8013fb0:	2302      	movs	r3, #2
 8013fb2:	e027      	b.n	8014004 <HAL_UARTEx_DisableFifoMode+0x66>
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	2201      	movs	r2, #1
 8013fb8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	2224      	movs	r2, #36	; 0x24
 8013fc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	681b      	ldr	r3, [r3, #0]
 8013fc8:	681b      	ldr	r3, [r3, #0]
 8013fca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	681b      	ldr	r3, [r3, #0]
 8013fd0:	681a      	ldr	r2, [r3, #0]
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	681b      	ldr	r3, [r3, #0]
 8013fd6:	f022 0201 	bic.w	r2, r2, #1
 8013fda:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8013fdc:	68fb      	ldr	r3, [r7, #12]
 8013fde:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8013fe2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	2200      	movs	r2, #0
 8013fe8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	681b      	ldr	r3, [r3, #0]
 8013fee:	68fa      	ldr	r2, [r7, #12]
 8013ff0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	2220      	movs	r2, #32
 8013ff6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	2200      	movs	r2, #0
 8013ffe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8014002:	2300      	movs	r3, #0
}
 8014004:	4618      	mov	r0, r3
 8014006:	3714      	adds	r7, #20
 8014008:	46bd      	mov	sp, r7
 801400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801400e:	4770      	bx	lr

08014010 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8014010:	b580      	push	{r7, lr}
 8014012:	b084      	sub	sp, #16
 8014014:	af00      	add	r7, sp, #0
 8014016:	6078      	str	r0, [r7, #4]
 8014018:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8014020:	2b01      	cmp	r3, #1
 8014022:	d101      	bne.n	8014028 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8014024:	2302      	movs	r3, #2
 8014026:	e02d      	b.n	8014084 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	2201      	movs	r2, #1
 801402c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	2224      	movs	r2, #36	; 0x24
 8014034:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	681b      	ldr	r3, [r3, #0]
 801403c:	681b      	ldr	r3, [r3, #0]
 801403e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	681b      	ldr	r3, [r3, #0]
 8014044:	681a      	ldr	r2, [r3, #0]
 8014046:	687b      	ldr	r3, [r7, #4]
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	f022 0201 	bic.w	r2, r2, #1
 801404e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	681b      	ldr	r3, [r3, #0]
 8014054:	689b      	ldr	r3, [r3, #8]
 8014056:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	681b      	ldr	r3, [r3, #0]
 801405e:	683a      	ldr	r2, [r7, #0]
 8014060:	430a      	orrs	r2, r1
 8014062:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8014064:	6878      	ldr	r0, [r7, #4]
 8014066:	f000 f8a3 	bl	80141b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	68fa      	ldr	r2, [r7, #12]
 8014070:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	2220      	movs	r2, #32
 8014076:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	2200      	movs	r2, #0
 801407e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8014082:	2300      	movs	r3, #0
}
 8014084:	4618      	mov	r0, r3
 8014086:	3710      	adds	r7, #16
 8014088:	46bd      	mov	sp, r7
 801408a:	bd80      	pop	{r7, pc}

0801408c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801408c:	b580      	push	{r7, lr}
 801408e:	b084      	sub	sp, #16
 8014090:	af00      	add	r7, sp, #0
 8014092:	6078      	str	r0, [r7, #4]
 8014094:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801409c:	2b01      	cmp	r3, #1
 801409e:	d101      	bne.n	80140a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80140a0:	2302      	movs	r3, #2
 80140a2:	e02d      	b.n	8014100 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	2201      	movs	r2, #1
 80140a8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	2224      	movs	r2, #36	; 0x24
 80140b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80140b4:	687b      	ldr	r3, [r7, #4]
 80140b6:	681b      	ldr	r3, [r3, #0]
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	681b      	ldr	r3, [r3, #0]
 80140c0:	681a      	ldr	r2, [r3, #0]
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	f022 0201 	bic.w	r2, r2, #1
 80140ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	681b      	ldr	r3, [r3, #0]
 80140d0:	689b      	ldr	r3, [r3, #8]
 80140d2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	683a      	ldr	r2, [r7, #0]
 80140dc:	430a      	orrs	r2, r1
 80140de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80140e0:	6878      	ldr	r0, [r7, #4]
 80140e2:	f000 f865 	bl	80141b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	681b      	ldr	r3, [r3, #0]
 80140ea:	68fa      	ldr	r2, [r7, #12]
 80140ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	2220      	movs	r2, #32
 80140f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80140f6:	687b      	ldr	r3, [r7, #4]
 80140f8:	2200      	movs	r2, #0
 80140fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80140fe:	2300      	movs	r3, #0
}
 8014100:	4618      	mov	r0, r3
 8014102:	3710      	adds	r7, #16
 8014104:	46bd      	mov	sp, r7
 8014106:	bd80      	pop	{r7, pc}

08014108 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014108:	b580      	push	{r7, lr}
 801410a:	b08c      	sub	sp, #48	; 0x30
 801410c:	af00      	add	r7, sp, #0
 801410e:	60f8      	str	r0, [r7, #12]
 8014110:	60b9      	str	r1, [r7, #8]
 8014112:	4613      	mov	r3, r2
 8014114:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8014116:	68fb      	ldr	r3, [r7, #12]
 8014118:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801411c:	2b20      	cmp	r3, #32
 801411e:	d142      	bne.n	80141a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8014120:	68bb      	ldr	r3, [r7, #8]
 8014122:	2b00      	cmp	r3, #0
 8014124:	d002      	beq.n	801412c <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8014126:	88fb      	ldrh	r3, [r7, #6]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d101      	bne.n	8014130 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 801412c:	2301      	movs	r3, #1
 801412e:	e03b      	b.n	80141a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8014130:	68fb      	ldr	r3, [r7, #12]
 8014132:	2201      	movs	r2, #1
 8014134:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014136:	68fb      	ldr	r3, [r7, #12]
 8014138:	2200      	movs	r2, #0
 801413a:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 801413c:	88fb      	ldrh	r3, [r7, #6]
 801413e:	461a      	mov	r2, r3
 8014140:	68b9      	ldr	r1, [r7, #8]
 8014142:	68f8      	ldr	r0, [r7, #12]
 8014144:	f7ff fc32 	bl	80139ac <UART_Start_Receive_DMA>
 8014148:	4603      	mov	r3, r0
 801414a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 801414e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014152:	2b00      	cmp	r3, #0
 8014154:	d124      	bne.n	80141a0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014156:	68fb      	ldr	r3, [r7, #12]
 8014158:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801415a:	2b01      	cmp	r3, #1
 801415c:	d11d      	bne.n	801419a <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801415e:	68fb      	ldr	r3, [r7, #12]
 8014160:	681b      	ldr	r3, [r3, #0]
 8014162:	2210      	movs	r2, #16
 8014164:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014166:	68fb      	ldr	r3, [r7, #12]
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801416c:	69bb      	ldr	r3, [r7, #24]
 801416e:	e853 3f00 	ldrex	r3, [r3]
 8014172:	617b      	str	r3, [r7, #20]
   return(result);
 8014174:	697b      	ldr	r3, [r7, #20]
 8014176:	f043 0310 	orr.w	r3, r3, #16
 801417a:	62bb      	str	r3, [r7, #40]	; 0x28
 801417c:	68fb      	ldr	r3, [r7, #12]
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	461a      	mov	r2, r3
 8014182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014184:	627b      	str	r3, [r7, #36]	; 0x24
 8014186:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014188:	6a39      	ldr	r1, [r7, #32]
 801418a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801418c:	e841 2300 	strex	r3, r2, [r1]
 8014190:	61fb      	str	r3, [r7, #28]
   return(result);
 8014192:	69fb      	ldr	r3, [r7, #28]
 8014194:	2b00      	cmp	r3, #0
 8014196:	d1e6      	bne.n	8014166 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8014198:	e002      	b.n	80141a0 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 801419a:	2301      	movs	r3, #1
 801419c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80141a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80141a4:	e000      	b.n	80141a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80141a6:	2302      	movs	r3, #2
  }
}
 80141a8:	4618      	mov	r0, r3
 80141aa:	3730      	adds	r7, #48	; 0x30
 80141ac:	46bd      	mov	sp, r7
 80141ae:	bd80      	pop	{r7, pc}

080141b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80141b0:	b480      	push	{r7}
 80141b2:	b085      	sub	sp, #20
 80141b4:	af00      	add	r7, sp, #0
 80141b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d108      	bne.n	80141d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	2201      	movs	r2, #1
 80141c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	2201      	movs	r2, #1
 80141cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80141d0:	e031      	b.n	8014236 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80141d2:	2310      	movs	r3, #16
 80141d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80141d6:	2310      	movs	r3, #16
 80141d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	681b      	ldr	r3, [r3, #0]
 80141de:	689b      	ldr	r3, [r3, #8]
 80141e0:	0e5b      	lsrs	r3, r3, #25
 80141e2:	b2db      	uxtb	r3, r3
 80141e4:	f003 0307 	and.w	r3, r3, #7
 80141e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80141ea:	687b      	ldr	r3, [r7, #4]
 80141ec:	681b      	ldr	r3, [r3, #0]
 80141ee:	689b      	ldr	r3, [r3, #8]
 80141f0:	0f5b      	lsrs	r3, r3, #29
 80141f2:	b2db      	uxtb	r3, r3
 80141f4:	f003 0307 	and.w	r3, r3, #7
 80141f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80141fa:	7bbb      	ldrb	r3, [r7, #14]
 80141fc:	7b3a      	ldrb	r2, [r7, #12]
 80141fe:	4911      	ldr	r1, [pc, #68]	; (8014244 <UARTEx_SetNbDataToProcess+0x94>)
 8014200:	5c8a      	ldrb	r2, [r1, r2]
 8014202:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8014206:	7b3a      	ldrb	r2, [r7, #12]
 8014208:	490f      	ldr	r1, [pc, #60]	; (8014248 <UARTEx_SetNbDataToProcess+0x98>)
 801420a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801420c:	fb93 f3f2 	sdiv	r3, r3, r2
 8014210:	b29a      	uxth	r2, r3
 8014212:	687b      	ldr	r3, [r7, #4]
 8014214:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8014218:	7bfb      	ldrb	r3, [r7, #15]
 801421a:	7b7a      	ldrb	r2, [r7, #13]
 801421c:	4909      	ldr	r1, [pc, #36]	; (8014244 <UARTEx_SetNbDataToProcess+0x94>)
 801421e:	5c8a      	ldrb	r2, [r1, r2]
 8014220:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8014224:	7b7a      	ldrb	r2, [r7, #13]
 8014226:	4908      	ldr	r1, [pc, #32]	; (8014248 <UARTEx_SetNbDataToProcess+0x98>)
 8014228:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801422a:	fb93 f3f2 	sdiv	r3, r3, r2
 801422e:	b29a      	uxth	r2, r3
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8014236:	bf00      	nop
 8014238:	3714      	adds	r7, #20
 801423a:	46bd      	mov	sp, r7
 801423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014240:	4770      	bx	lr
 8014242:	bf00      	nop
 8014244:	0801586c 	.word	0x0801586c
 8014248:	08015874 	.word	0x08015874

0801424c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801424c:	b084      	sub	sp, #16
 801424e:	b580      	push	{r7, lr}
 8014250:	b084      	sub	sp, #16
 8014252:	af00      	add	r7, sp, #0
 8014254:	6078      	str	r0, [r7, #4]
 8014256:	f107 001c 	add.w	r0, r7, #28
 801425a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801425e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014260:	2b01      	cmp	r3, #1
 8014262:	d120      	bne.n	80142a6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8014264:	687b      	ldr	r3, [r7, #4]
 8014266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014268:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	68da      	ldr	r2, [r3, #12]
 8014274:	4b2a      	ldr	r3, [pc, #168]	; (8014320 <USB_CoreInit+0xd4>)
 8014276:	4013      	ands	r3, r2
 8014278:	687a      	ldr	r2, [r7, #4]
 801427a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	68db      	ldr	r3, [r3, #12]
 8014280:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8014288:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801428a:	2b01      	cmp	r3, #1
 801428c:	d105      	bne.n	801429a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	68db      	ldr	r3, [r3, #12]
 8014292:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801429a:	6878      	ldr	r0, [r7, #4]
 801429c:	f000 faac 	bl	80147f8 <USB_CoreReset>
 80142a0:	4603      	mov	r3, r0
 80142a2:	73fb      	strb	r3, [r7, #15]
 80142a4:	e01a      	b.n	80142dc <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	68db      	ldr	r3, [r3, #12]
 80142aa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80142b2:	6878      	ldr	r0, [r7, #4]
 80142b4:	f000 faa0 	bl	80147f8 <USB_CoreReset>
 80142b8:	4603      	mov	r3, r0
 80142ba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80142bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80142be:	2b00      	cmp	r3, #0
 80142c0:	d106      	bne.n	80142d0 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80142c6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	639a      	str	r2, [r3, #56]	; 0x38
 80142ce:	e005      	b.n	80142dc <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80142d4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80142dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142de:	2b01      	cmp	r3, #1
 80142e0:	d116      	bne.n	8014310 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80142e6:	b29a      	uxth	r2, r3
 80142e8:	687b      	ldr	r3, [r7, #4]
 80142ea:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80142f0:	4b0c      	ldr	r3, [pc, #48]	; (8014324 <USB_CoreInit+0xd8>)
 80142f2:	4313      	orrs	r3, r2
 80142f4:	687a      	ldr	r2, [r7, #4]
 80142f6:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	689b      	ldr	r3, [r3, #8]
 80142fc:	f043 0206 	orr.w	r2, r3, #6
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	689b      	ldr	r3, [r3, #8]
 8014308:	f043 0220 	orr.w	r2, r3, #32
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8014310:	7bfb      	ldrb	r3, [r7, #15]
}
 8014312:	4618      	mov	r0, r3
 8014314:	3710      	adds	r7, #16
 8014316:	46bd      	mov	sp, r7
 8014318:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801431c:	b004      	add	sp, #16
 801431e:	4770      	bx	lr
 8014320:	ffbdffbf 	.word	0xffbdffbf
 8014324:	03ee0000 	.word	0x03ee0000

08014328 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014328:	b480      	push	{r7}
 801432a:	b083      	sub	sp, #12
 801432c:	af00      	add	r7, sp, #0
 801432e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	689b      	ldr	r3, [r3, #8]
 8014334:	f023 0201 	bic.w	r2, r3, #1
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801433c:	2300      	movs	r3, #0
}
 801433e:	4618      	mov	r0, r3
 8014340:	370c      	adds	r7, #12
 8014342:	46bd      	mov	sp, r7
 8014344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014348:	4770      	bx	lr

0801434a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 801434a:	b580      	push	{r7, lr}
 801434c:	b084      	sub	sp, #16
 801434e:	af00      	add	r7, sp, #0
 8014350:	6078      	str	r0, [r7, #4]
 8014352:	460b      	mov	r3, r1
 8014354:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8014356:	2300      	movs	r3, #0
 8014358:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	68db      	ldr	r3, [r3, #12]
 801435e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8014366:	78fb      	ldrb	r3, [r7, #3]
 8014368:	2b01      	cmp	r3, #1
 801436a:	d115      	bne.n	8014398 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	68db      	ldr	r3, [r3, #12]
 8014370:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8014378:	2001      	movs	r0, #1
 801437a:	f7f2 fdb5 	bl	8006ee8 <HAL_Delay>
      ms++;
 801437e:	68fb      	ldr	r3, [r7, #12]
 8014380:	3301      	adds	r3, #1
 8014382:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8014384:	6878      	ldr	r0, [r7, #4]
 8014386:	f000 fa29 	bl	80147dc <USB_GetMode>
 801438a:	4603      	mov	r3, r0
 801438c:	2b01      	cmp	r3, #1
 801438e:	d01e      	beq.n	80143ce <USB_SetCurrentMode+0x84>
 8014390:	68fb      	ldr	r3, [r7, #12]
 8014392:	2b31      	cmp	r3, #49	; 0x31
 8014394:	d9f0      	bls.n	8014378 <USB_SetCurrentMode+0x2e>
 8014396:	e01a      	b.n	80143ce <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8014398:	78fb      	ldrb	r3, [r7, #3]
 801439a:	2b00      	cmp	r3, #0
 801439c:	d115      	bne.n	80143ca <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801439e:	687b      	ldr	r3, [r7, #4]
 80143a0:	68db      	ldr	r3, [r3, #12]
 80143a2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80143aa:	2001      	movs	r0, #1
 80143ac:	f7f2 fd9c 	bl	8006ee8 <HAL_Delay>
      ms++;
 80143b0:	68fb      	ldr	r3, [r7, #12]
 80143b2:	3301      	adds	r3, #1
 80143b4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80143b6:	6878      	ldr	r0, [r7, #4]
 80143b8:	f000 fa10 	bl	80147dc <USB_GetMode>
 80143bc:	4603      	mov	r3, r0
 80143be:	2b00      	cmp	r3, #0
 80143c0:	d005      	beq.n	80143ce <USB_SetCurrentMode+0x84>
 80143c2:	68fb      	ldr	r3, [r7, #12]
 80143c4:	2b31      	cmp	r3, #49	; 0x31
 80143c6:	d9f0      	bls.n	80143aa <USB_SetCurrentMode+0x60>
 80143c8:	e001      	b.n	80143ce <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80143ca:	2301      	movs	r3, #1
 80143cc:	e005      	b.n	80143da <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	2b32      	cmp	r3, #50	; 0x32
 80143d2:	d101      	bne.n	80143d8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80143d4:	2301      	movs	r3, #1
 80143d6:	e000      	b.n	80143da <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80143d8:	2300      	movs	r3, #0
}
 80143da:	4618      	mov	r0, r3
 80143dc:	3710      	adds	r7, #16
 80143de:	46bd      	mov	sp, r7
 80143e0:	bd80      	pop	{r7, pc}
	...

080143e4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80143e4:	b084      	sub	sp, #16
 80143e6:	b580      	push	{r7, lr}
 80143e8:	b086      	sub	sp, #24
 80143ea:	af00      	add	r7, sp, #0
 80143ec:	6078      	str	r0, [r7, #4]
 80143ee:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80143f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80143f6:	2300      	movs	r3, #0
 80143f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80143fe:	2300      	movs	r3, #0
 8014400:	613b      	str	r3, [r7, #16]
 8014402:	e009      	b.n	8014418 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014404:	687a      	ldr	r2, [r7, #4]
 8014406:	693b      	ldr	r3, [r7, #16]
 8014408:	3340      	adds	r3, #64	; 0x40
 801440a:	009b      	lsls	r3, r3, #2
 801440c:	4413      	add	r3, r2
 801440e:	2200      	movs	r2, #0
 8014410:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8014412:	693b      	ldr	r3, [r7, #16]
 8014414:	3301      	adds	r3, #1
 8014416:	613b      	str	r3, [r7, #16]
 8014418:	693b      	ldr	r3, [r7, #16]
 801441a:	2b0e      	cmp	r3, #14
 801441c:	d9f2      	bls.n	8014404 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801441e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014420:	2b00      	cmp	r3, #0
 8014422:	d11c      	bne.n	801445e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014424:	68fb      	ldr	r3, [r7, #12]
 8014426:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801442a:	685b      	ldr	r3, [r3, #4]
 801442c:	68fa      	ldr	r2, [r7, #12]
 801442e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014432:	f043 0302 	orr.w	r3, r3, #2
 8014436:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801443c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	681b      	ldr	r3, [r3, #0]
 8014448:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	681b      	ldr	r3, [r3, #0]
 8014454:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	601a      	str	r2, [r3, #0]
 801445c:	e005      	b.n	801446a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014462:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801446a:	68fb      	ldr	r3, [r7, #12]
 801446c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014470:	461a      	mov	r2, r3
 8014472:	2300      	movs	r3, #0
 8014474:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8014476:	68fb      	ldr	r3, [r7, #12]
 8014478:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801447c:	4619      	mov	r1, r3
 801447e:	68fb      	ldr	r3, [r7, #12]
 8014480:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014484:	461a      	mov	r2, r3
 8014486:	680b      	ldr	r3, [r1, #0]
 8014488:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801448a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801448c:	2b01      	cmp	r3, #1
 801448e:	d10c      	bne.n	80144aa <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8014490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014492:	2b00      	cmp	r3, #0
 8014494:	d104      	bne.n	80144a0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014496:	2100      	movs	r1, #0
 8014498:	6878      	ldr	r0, [r7, #4]
 801449a:	f000 f965 	bl	8014768 <USB_SetDevSpeed>
 801449e:	e008      	b.n	80144b2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80144a0:	2101      	movs	r1, #1
 80144a2:	6878      	ldr	r0, [r7, #4]
 80144a4:	f000 f960 	bl	8014768 <USB_SetDevSpeed>
 80144a8:	e003      	b.n	80144b2 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80144aa:	2103      	movs	r1, #3
 80144ac:	6878      	ldr	r0, [r7, #4]
 80144ae:	f000 f95b 	bl	8014768 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80144b2:	2110      	movs	r1, #16
 80144b4:	6878      	ldr	r0, [r7, #4]
 80144b6:	f000 f8f3 	bl	80146a0 <USB_FlushTxFifo>
 80144ba:	4603      	mov	r3, r0
 80144bc:	2b00      	cmp	r3, #0
 80144be:	d001      	beq.n	80144c4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80144c0:	2301      	movs	r3, #1
 80144c2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80144c4:	6878      	ldr	r0, [r7, #4]
 80144c6:	f000 f91f 	bl	8014708 <USB_FlushRxFifo>
 80144ca:	4603      	mov	r3, r0
 80144cc:	2b00      	cmp	r3, #0
 80144ce:	d001      	beq.n	80144d4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80144d0:	2301      	movs	r3, #1
 80144d2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80144d4:	68fb      	ldr	r3, [r7, #12]
 80144d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80144da:	461a      	mov	r2, r3
 80144dc:	2300      	movs	r3, #0
 80144de:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80144e6:	461a      	mov	r2, r3
 80144e8:	2300      	movs	r3, #0
 80144ea:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80144ec:	68fb      	ldr	r3, [r7, #12]
 80144ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80144f2:	461a      	mov	r2, r3
 80144f4:	2300      	movs	r3, #0
 80144f6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80144f8:	2300      	movs	r3, #0
 80144fa:	613b      	str	r3, [r7, #16]
 80144fc:	e043      	b.n	8014586 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80144fe:	693b      	ldr	r3, [r7, #16]
 8014500:	015a      	lsls	r2, r3, #5
 8014502:	68fb      	ldr	r3, [r7, #12]
 8014504:	4413      	add	r3, r2
 8014506:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801450a:	681b      	ldr	r3, [r3, #0]
 801450c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014510:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014514:	d118      	bne.n	8014548 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8014516:	693b      	ldr	r3, [r7, #16]
 8014518:	2b00      	cmp	r3, #0
 801451a:	d10a      	bne.n	8014532 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801451c:	693b      	ldr	r3, [r7, #16]
 801451e:	015a      	lsls	r2, r3, #5
 8014520:	68fb      	ldr	r3, [r7, #12]
 8014522:	4413      	add	r3, r2
 8014524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014528:	461a      	mov	r2, r3
 801452a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801452e:	6013      	str	r3, [r2, #0]
 8014530:	e013      	b.n	801455a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8014532:	693b      	ldr	r3, [r7, #16]
 8014534:	015a      	lsls	r2, r3, #5
 8014536:	68fb      	ldr	r3, [r7, #12]
 8014538:	4413      	add	r3, r2
 801453a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801453e:	461a      	mov	r2, r3
 8014540:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8014544:	6013      	str	r3, [r2, #0]
 8014546:	e008      	b.n	801455a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014548:	693b      	ldr	r3, [r7, #16]
 801454a:	015a      	lsls	r2, r3, #5
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	4413      	add	r3, r2
 8014550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014554:	461a      	mov	r2, r3
 8014556:	2300      	movs	r3, #0
 8014558:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 801455a:	693b      	ldr	r3, [r7, #16]
 801455c:	015a      	lsls	r2, r3, #5
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	4413      	add	r3, r2
 8014562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014566:	461a      	mov	r2, r3
 8014568:	2300      	movs	r3, #0
 801456a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 801456c:	693b      	ldr	r3, [r7, #16]
 801456e:	015a      	lsls	r2, r3, #5
 8014570:	68fb      	ldr	r3, [r7, #12]
 8014572:	4413      	add	r3, r2
 8014574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014578:	461a      	mov	r2, r3
 801457a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 801457e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014580:	693b      	ldr	r3, [r7, #16]
 8014582:	3301      	adds	r3, #1
 8014584:	613b      	str	r3, [r7, #16]
 8014586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014588:	693a      	ldr	r2, [r7, #16]
 801458a:	429a      	cmp	r2, r3
 801458c:	d3b7      	bcc.n	80144fe <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801458e:	2300      	movs	r3, #0
 8014590:	613b      	str	r3, [r7, #16]
 8014592:	e043      	b.n	801461c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014594:	693b      	ldr	r3, [r7, #16]
 8014596:	015a      	lsls	r2, r3, #5
 8014598:	68fb      	ldr	r3, [r7, #12]
 801459a:	4413      	add	r3, r2
 801459c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145a0:	681b      	ldr	r3, [r3, #0]
 80145a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80145a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80145aa:	d118      	bne.n	80145de <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80145ac:	693b      	ldr	r3, [r7, #16]
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	d10a      	bne.n	80145c8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80145b2:	693b      	ldr	r3, [r7, #16]
 80145b4:	015a      	lsls	r2, r3, #5
 80145b6:	68fb      	ldr	r3, [r7, #12]
 80145b8:	4413      	add	r3, r2
 80145ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145be:	461a      	mov	r2, r3
 80145c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80145c4:	6013      	str	r3, [r2, #0]
 80145c6:	e013      	b.n	80145f0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80145c8:	693b      	ldr	r3, [r7, #16]
 80145ca:	015a      	lsls	r2, r3, #5
 80145cc:	68fb      	ldr	r3, [r7, #12]
 80145ce:	4413      	add	r3, r2
 80145d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145d4:	461a      	mov	r2, r3
 80145d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80145da:	6013      	str	r3, [r2, #0]
 80145dc:	e008      	b.n	80145f0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80145de:	693b      	ldr	r3, [r7, #16]
 80145e0:	015a      	lsls	r2, r3, #5
 80145e2:	68fb      	ldr	r3, [r7, #12]
 80145e4:	4413      	add	r3, r2
 80145e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145ea:	461a      	mov	r2, r3
 80145ec:	2300      	movs	r3, #0
 80145ee:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80145f0:	693b      	ldr	r3, [r7, #16]
 80145f2:	015a      	lsls	r2, r3, #5
 80145f4:	68fb      	ldr	r3, [r7, #12]
 80145f6:	4413      	add	r3, r2
 80145f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80145fc:	461a      	mov	r2, r3
 80145fe:	2300      	movs	r3, #0
 8014600:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014602:	693b      	ldr	r3, [r7, #16]
 8014604:	015a      	lsls	r2, r3, #5
 8014606:	68fb      	ldr	r3, [r7, #12]
 8014608:	4413      	add	r3, r2
 801460a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801460e:	461a      	mov	r2, r3
 8014610:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8014614:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014616:	693b      	ldr	r3, [r7, #16]
 8014618:	3301      	adds	r3, #1
 801461a:	613b      	str	r3, [r7, #16]
 801461c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801461e:	693a      	ldr	r2, [r7, #16]
 8014620:	429a      	cmp	r2, r3
 8014622:	d3b7      	bcc.n	8014594 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014624:	68fb      	ldr	r3, [r7, #12]
 8014626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801462a:	691b      	ldr	r3, [r3, #16]
 801462c:	68fa      	ldr	r2, [r7, #12]
 801462e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014632:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014636:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	2200      	movs	r2, #0
 801463c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8014644:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014648:	2b00      	cmp	r3, #0
 801464a:	d105      	bne.n	8014658 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	699b      	ldr	r3, [r3, #24]
 8014650:	f043 0210 	orr.w	r2, r3, #16
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	699a      	ldr	r2, [r3, #24]
 801465c:	4b0e      	ldr	r3, [pc, #56]	; (8014698 <USB_DevInit+0x2b4>)
 801465e:	4313      	orrs	r3, r2
 8014660:	687a      	ldr	r2, [r7, #4]
 8014662:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014666:	2b00      	cmp	r3, #0
 8014668:	d005      	beq.n	8014676 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	699b      	ldr	r3, [r3, #24]
 801466e:	f043 0208 	orr.w	r2, r3, #8
 8014672:	687b      	ldr	r3, [r7, #4]
 8014674:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014678:	2b01      	cmp	r3, #1
 801467a:	d105      	bne.n	8014688 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 801467c:	687b      	ldr	r3, [r7, #4]
 801467e:	699a      	ldr	r2, [r3, #24]
 8014680:	4b06      	ldr	r3, [pc, #24]	; (801469c <USB_DevInit+0x2b8>)
 8014682:	4313      	orrs	r3, r2
 8014684:	687a      	ldr	r2, [r7, #4]
 8014686:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014688:	7dfb      	ldrb	r3, [r7, #23]
}
 801468a:	4618      	mov	r0, r3
 801468c:	3718      	adds	r7, #24
 801468e:	46bd      	mov	sp, r7
 8014690:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014694:	b004      	add	sp, #16
 8014696:	4770      	bx	lr
 8014698:	803c3800 	.word	0x803c3800
 801469c:	40000004 	.word	0x40000004

080146a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80146a0:	b480      	push	{r7}
 80146a2:	b085      	sub	sp, #20
 80146a4:	af00      	add	r7, sp, #0
 80146a6:	6078      	str	r0, [r7, #4]
 80146a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80146aa:	2300      	movs	r3, #0
 80146ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80146ae:	68fb      	ldr	r3, [r7, #12]
 80146b0:	3301      	adds	r3, #1
 80146b2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80146b4:	68fb      	ldr	r3, [r7, #12]
 80146b6:	4a13      	ldr	r2, [pc, #76]	; (8014704 <USB_FlushTxFifo+0x64>)
 80146b8:	4293      	cmp	r3, r2
 80146ba:	d901      	bls.n	80146c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80146bc:	2303      	movs	r3, #3
 80146be:	e01b      	b.n	80146f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	691b      	ldr	r3, [r3, #16]
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	daf2      	bge.n	80146ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80146c8:	2300      	movs	r3, #0
 80146ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80146cc:	683b      	ldr	r3, [r7, #0]
 80146ce:	019b      	lsls	r3, r3, #6
 80146d0:	f043 0220 	orr.w	r2, r3, #32
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80146d8:	68fb      	ldr	r3, [r7, #12]
 80146da:	3301      	adds	r3, #1
 80146dc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	4a08      	ldr	r2, [pc, #32]	; (8014704 <USB_FlushTxFifo+0x64>)
 80146e2:	4293      	cmp	r3, r2
 80146e4:	d901      	bls.n	80146ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80146e6:	2303      	movs	r3, #3
 80146e8:	e006      	b.n	80146f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	691b      	ldr	r3, [r3, #16]
 80146ee:	f003 0320 	and.w	r3, r3, #32
 80146f2:	2b20      	cmp	r3, #32
 80146f4:	d0f0      	beq.n	80146d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80146f6:	2300      	movs	r3, #0
}
 80146f8:	4618      	mov	r0, r3
 80146fa:	3714      	adds	r7, #20
 80146fc:	46bd      	mov	sp, r7
 80146fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014702:	4770      	bx	lr
 8014704:	00030d40 	.word	0x00030d40

08014708 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014708:	b480      	push	{r7}
 801470a:	b085      	sub	sp, #20
 801470c:	af00      	add	r7, sp, #0
 801470e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014710:	2300      	movs	r3, #0
 8014712:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014714:	68fb      	ldr	r3, [r7, #12]
 8014716:	3301      	adds	r3, #1
 8014718:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801471a:	68fb      	ldr	r3, [r7, #12]
 801471c:	4a11      	ldr	r2, [pc, #68]	; (8014764 <USB_FlushRxFifo+0x5c>)
 801471e:	4293      	cmp	r3, r2
 8014720:	d901      	bls.n	8014726 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014722:	2303      	movs	r3, #3
 8014724:	e018      	b.n	8014758 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	691b      	ldr	r3, [r3, #16]
 801472a:	2b00      	cmp	r3, #0
 801472c:	daf2      	bge.n	8014714 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801472e:	2300      	movs	r3, #0
 8014730:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014732:	687b      	ldr	r3, [r7, #4]
 8014734:	2210      	movs	r2, #16
 8014736:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014738:	68fb      	ldr	r3, [r7, #12]
 801473a:	3301      	adds	r3, #1
 801473c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801473e:	68fb      	ldr	r3, [r7, #12]
 8014740:	4a08      	ldr	r2, [pc, #32]	; (8014764 <USB_FlushRxFifo+0x5c>)
 8014742:	4293      	cmp	r3, r2
 8014744:	d901      	bls.n	801474a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014746:	2303      	movs	r3, #3
 8014748:	e006      	b.n	8014758 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	691b      	ldr	r3, [r3, #16]
 801474e:	f003 0310 	and.w	r3, r3, #16
 8014752:	2b10      	cmp	r3, #16
 8014754:	d0f0      	beq.n	8014738 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014756:	2300      	movs	r3, #0
}
 8014758:	4618      	mov	r0, r3
 801475a:	3714      	adds	r7, #20
 801475c:	46bd      	mov	sp, r7
 801475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014762:	4770      	bx	lr
 8014764:	00030d40 	.word	0x00030d40

08014768 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014768:	b480      	push	{r7}
 801476a:	b085      	sub	sp, #20
 801476c:	af00      	add	r7, sp, #0
 801476e:	6078      	str	r0, [r7, #4]
 8014770:	460b      	mov	r3, r1
 8014772:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014778:	68fb      	ldr	r3, [r7, #12]
 801477a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801477e:	681a      	ldr	r2, [r3, #0]
 8014780:	78fb      	ldrb	r3, [r7, #3]
 8014782:	68f9      	ldr	r1, [r7, #12]
 8014784:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014788:	4313      	orrs	r3, r2
 801478a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 801478c:	2300      	movs	r3, #0
}
 801478e:	4618      	mov	r0, r3
 8014790:	3714      	adds	r7, #20
 8014792:	46bd      	mov	sp, r7
 8014794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014798:	4770      	bx	lr

0801479a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 801479a:	b480      	push	{r7}
 801479c:	b085      	sub	sp, #20
 801479e:	af00      	add	r7, sp, #0
 80147a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80147a2:	687b      	ldr	r3, [r7, #4]
 80147a4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80147a6:	68fb      	ldr	r3, [r7, #12]
 80147a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80147ac:	681b      	ldr	r3, [r3, #0]
 80147ae:	68fa      	ldr	r2, [r7, #12]
 80147b0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80147b4:	f023 0303 	bic.w	r3, r3, #3
 80147b8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80147c0:	685b      	ldr	r3, [r3, #4]
 80147c2:	68fa      	ldr	r2, [r7, #12]
 80147c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80147c8:	f043 0302 	orr.w	r3, r3, #2
 80147cc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80147ce:	2300      	movs	r3, #0
}
 80147d0:	4618      	mov	r0, r3
 80147d2:	3714      	adds	r7, #20
 80147d4:	46bd      	mov	sp, r7
 80147d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147da:	4770      	bx	lr

080147dc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80147dc:	b480      	push	{r7}
 80147de:	b083      	sub	sp, #12
 80147e0:	af00      	add	r7, sp, #0
 80147e2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	695b      	ldr	r3, [r3, #20]
 80147e8:	f003 0301 	and.w	r3, r3, #1
}
 80147ec:	4618      	mov	r0, r3
 80147ee:	370c      	adds	r7, #12
 80147f0:	46bd      	mov	sp, r7
 80147f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147f6:	4770      	bx	lr

080147f8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80147f8:	b480      	push	{r7}
 80147fa:	b085      	sub	sp, #20
 80147fc:	af00      	add	r7, sp, #0
 80147fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014800:	2300      	movs	r3, #0
 8014802:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	3301      	adds	r3, #1
 8014808:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801480a:	68fb      	ldr	r3, [r7, #12]
 801480c:	4a13      	ldr	r2, [pc, #76]	; (801485c <USB_CoreReset+0x64>)
 801480e:	4293      	cmp	r3, r2
 8014810:	d901      	bls.n	8014816 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8014812:	2303      	movs	r3, #3
 8014814:	e01b      	b.n	801484e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	691b      	ldr	r3, [r3, #16]
 801481a:	2b00      	cmp	r3, #0
 801481c:	daf2      	bge.n	8014804 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801481e:	2300      	movs	r3, #0
 8014820:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	691b      	ldr	r3, [r3, #16]
 8014826:	f043 0201 	orr.w	r2, r3, #1
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801482e:	68fb      	ldr	r3, [r7, #12]
 8014830:	3301      	adds	r3, #1
 8014832:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014834:	68fb      	ldr	r3, [r7, #12]
 8014836:	4a09      	ldr	r2, [pc, #36]	; (801485c <USB_CoreReset+0x64>)
 8014838:	4293      	cmp	r3, r2
 801483a:	d901      	bls.n	8014840 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 801483c:	2303      	movs	r3, #3
 801483e:	e006      	b.n	801484e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	691b      	ldr	r3, [r3, #16]
 8014844:	f003 0301 	and.w	r3, r3, #1
 8014848:	2b01      	cmp	r3, #1
 801484a:	d0f0      	beq.n	801482e <USB_CoreReset+0x36>

  return HAL_OK;
 801484c:	2300      	movs	r3, #0
}
 801484e:	4618      	mov	r0, r3
 8014850:	3714      	adds	r7, #20
 8014852:	46bd      	mov	sp, r7
 8014854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014858:	4770      	bx	lr
 801485a:	bf00      	nop
 801485c:	00030d40 	.word	0x00030d40

08014860 <_Znaj>:
 8014860:	f000 b800 	b.w	8014864 <_Znwj>

08014864 <_Znwj>:
 8014864:	2801      	cmp	r0, #1
 8014866:	bf38      	it	cc
 8014868:	2001      	movcc	r0, #1
 801486a:	b510      	push	{r4, lr}
 801486c:	4604      	mov	r4, r0
 801486e:	4620      	mov	r0, r4
 8014870:	f000 f81a 	bl	80148a8 <malloc>
 8014874:	b100      	cbz	r0, 8014878 <_Znwj+0x14>
 8014876:	bd10      	pop	{r4, pc}
 8014878:	f000 f806 	bl	8014888 <_ZSt15get_new_handlerv>
 801487c:	b908      	cbnz	r0, 8014882 <_Znwj+0x1e>
 801487e:	f000 f80b 	bl	8014898 <abort>
 8014882:	4780      	blx	r0
 8014884:	e7f3      	b.n	801486e <_Znwj+0xa>
	...

08014888 <_ZSt15get_new_handlerv>:
 8014888:	4b02      	ldr	r3, [pc, #8]	; (8014894 <_ZSt15get_new_handlerv+0xc>)
 801488a:	6818      	ldr	r0, [r3, #0]
 801488c:	f3bf 8f5b 	dmb	ish
 8014890:	4770      	bx	lr
 8014892:	bf00      	nop
 8014894:	24002b04 	.word	0x24002b04

08014898 <abort>:
 8014898:	b508      	push	{r3, lr}
 801489a:	2006      	movs	r0, #6
 801489c:	f000 f940 	bl	8014b20 <raise>
 80148a0:	2001      	movs	r0, #1
 80148a2:	f7f1 feb3 	bl	800660c <_exit>
	...

080148a8 <malloc>:
 80148a8:	4b02      	ldr	r3, [pc, #8]	; (80148b4 <malloc+0xc>)
 80148aa:	4601      	mov	r1, r0
 80148ac:	6818      	ldr	r0, [r3, #0]
 80148ae:	f000 b823 	b.w	80148f8 <_malloc_r>
 80148b2:	bf00      	nop
 80148b4:	2400009c 	.word	0x2400009c

080148b8 <sbrk_aligned>:
 80148b8:	b570      	push	{r4, r5, r6, lr}
 80148ba:	4e0e      	ldr	r6, [pc, #56]	; (80148f4 <sbrk_aligned+0x3c>)
 80148bc:	460c      	mov	r4, r1
 80148be:	6831      	ldr	r1, [r6, #0]
 80148c0:	4605      	mov	r5, r0
 80148c2:	b911      	cbnz	r1, 80148ca <sbrk_aligned+0x12>
 80148c4:	f000 f948 	bl	8014b58 <_sbrk_r>
 80148c8:	6030      	str	r0, [r6, #0]
 80148ca:	4621      	mov	r1, r4
 80148cc:	4628      	mov	r0, r5
 80148ce:	f000 f943 	bl	8014b58 <_sbrk_r>
 80148d2:	1c43      	adds	r3, r0, #1
 80148d4:	d00a      	beq.n	80148ec <sbrk_aligned+0x34>
 80148d6:	1cc4      	adds	r4, r0, #3
 80148d8:	f024 0403 	bic.w	r4, r4, #3
 80148dc:	42a0      	cmp	r0, r4
 80148de:	d007      	beq.n	80148f0 <sbrk_aligned+0x38>
 80148e0:	1a21      	subs	r1, r4, r0
 80148e2:	4628      	mov	r0, r5
 80148e4:	f000 f938 	bl	8014b58 <_sbrk_r>
 80148e8:	3001      	adds	r0, #1
 80148ea:	d101      	bne.n	80148f0 <sbrk_aligned+0x38>
 80148ec:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80148f0:	4620      	mov	r0, r4
 80148f2:	bd70      	pop	{r4, r5, r6, pc}
 80148f4:	24002b0c 	.word	0x24002b0c

080148f8 <_malloc_r>:
 80148f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80148fc:	1ccd      	adds	r5, r1, #3
 80148fe:	f025 0503 	bic.w	r5, r5, #3
 8014902:	3508      	adds	r5, #8
 8014904:	2d0c      	cmp	r5, #12
 8014906:	bf38      	it	cc
 8014908:	250c      	movcc	r5, #12
 801490a:	2d00      	cmp	r5, #0
 801490c:	4607      	mov	r7, r0
 801490e:	db01      	blt.n	8014914 <_malloc_r+0x1c>
 8014910:	42a9      	cmp	r1, r5
 8014912:	d905      	bls.n	8014920 <_malloc_r+0x28>
 8014914:	230c      	movs	r3, #12
 8014916:	603b      	str	r3, [r7, #0]
 8014918:	2600      	movs	r6, #0
 801491a:	4630      	mov	r0, r6
 801491c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014920:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80149f4 <_malloc_r+0xfc>
 8014924:	f000 f868 	bl	80149f8 <__malloc_lock>
 8014928:	f8d8 3000 	ldr.w	r3, [r8]
 801492c:	461c      	mov	r4, r3
 801492e:	bb5c      	cbnz	r4, 8014988 <_malloc_r+0x90>
 8014930:	4629      	mov	r1, r5
 8014932:	4638      	mov	r0, r7
 8014934:	f7ff ffc0 	bl	80148b8 <sbrk_aligned>
 8014938:	1c43      	adds	r3, r0, #1
 801493a:	4604      	mov	r4, r0
 801493c:	d155      	bne.n	80149ea <_malloc_r+0xf2>
 801493e:	f8d8 4000 	ldr.w	r4, [r8]
 8014942:	4626      	mov	r6, r4
 8014944:	2e00      	cmp	r6, #0
 8014946:	d145      	bne.n	80149d4 <_malloc_r+0xdc>
 8014948:	2c00      	cmp	r4, #0
 801494a:	d048      	beq.n	80149de <_malloc_r+0xe6>
 801494c:	6823      	ldr	r3, [r4, #0]
 801494e:	4631      	mov	r1, r6
 8014950:	4638      	mov	r0, r7
 8014952:	eb04 0903 	add.w	r9, r4, r3
 8014956:	f000 f8ff 	bl	8014b58 <_sbrk_r>
 801495a:	4581      	cmp	r9, r0
 801495c:	d13f      	bne.n	80149de <_malloc_r+0xe6>
 801495e:	6821      	ldr	r1, [r4, #0]
 8014960:	1a6d      	subs	r5, r5, r1
 8014962:	4629      	mov	r1, r5
 8014964:	4638      	mov	r0, r7
 8014966:	f7ff ffa7 	bl	80148b8 <sbrk_aligned>
 801496a:	3001      	adds	r0, #1
 801496c:	d037      	beq.n	80149de <_malloc_r+0xe6>
 801496e:	6823      	ldr	r3, [r4, #0]
 8014970:	442b      	add	r3, r5
 8014972:	6023      	str	r3, [r4, #0]
 8014974:	f8d8 3000 	ldr.w	r3, [r8]
 8014978:	2b00      	cmp	r3, #0
 801497a:	d038      	beq.n	80149ee <_malloc_r+0xf6>
 801497c:	685a      	ldr	r2, [r3, #4]
 801497e:	42a2      	cmp	r2, r4
 8014980:	d12b      	bne.n	80149da <_malloc_r+0xe2>
 8014982:	2200      	movs	r2, #0
 8014984:	605a      	str	r2, [r3, #4]
 8014986:	e00f      	b.n	80149a8 <_malloc_r+0xb0>
 8014988:	6822      	ldr	r2, [r4, #0]
 801498a:	1b52      	subs	r2, r2, r5
 801498c:	d41f      	bmi.n	80149ce <_malloc_r+0xd6>
 801498e:	2a0b      	cmp	r2, #11
 8014990:	d917      	bls.n	80149c2 <_malloc_r+0xca>
 8014992:	1961      	adds	r1, r4, r5
 8014994:	42a3      	cmp	r3, r4
 8014996:	6025      	str	r5, [r4, #0]
 8014998:	bf18      	it	ne
 801499a:	6059      	strne	r1, [r3, #4]
 801499c:	6863      	ldr	r3, [r4, #4]
 801499e:	bf08      	it	eq
 80149a0:	f8c8 1000 	streq.w	r1, [r8]
 80149a4:	5162      	str	r2, [r4, r5]
 80149a6:	604b      	str	r3, [r1, #4]
 80149a8:	4638      	mov	r0, r7
 80149aa:	f104 060b 	add.w	r6, r4, #11
 80149ae:	f000 f829 	bl	8014a04 <__malloc_unlock>
 80149b2:	f026 0607 	bic.w	r6, r6, #7
 80149b6:	1d23      	adds	r3, r4, #4
 80149b8:	1af2      	subs	r2, r6, r3
 80149ba:	d0ae      	beq.n	801491a <_malloc_r+0x22>
 80149bc:	1b9b      	subs	r3, r3, r6
 80149be:	50a3      	str	r3, [r4, r2]
 80149c0:	e7ab      	b.n	801491a <_malloc_r+0x22>
 80149c2:	42a3      	cmp	r3, r4
 80149c4:	6862      	ldr	r2, [r4, #4]
 80149c6:	d1dd      	bne.n	8014984 <_malloc_r+0x8c>
 80149c8:	f8c8 2000 	str.w	r2, [r8]
 80149cc:	e7ec      	b.n	80149a8 <_malloc_r+0xb0>
 80149ce:	4623      	mov	r3, r4
 80149d0:	6864      	ldr	r4, [r4, #4]
 80149d2:	e7ac      	b.n	801492e <_malloc_r+0x36>
 80149d4:	4634      	mov	r4, r6
 80149d6:	6876      	ldr	r6, [r6, #4]
 80149d8:	e7b4      	b.n	8014944 <_malloc_r+0x4c>
 80149da:	4613      	mov	r3, r2
 80149dc:	e7cc      	b.n	8014978 <_malloc_r+0x80>
 80149de:	230c      	movs	r3, #12
 80149e0:	603b      	str	r3, [r7, #0]
 80149e2:	4638      	mov	r0, r7
 80149e4:	f000 f80e 	bl	8014a04 <__malloc_unlock>
 80149e8:	e797      	b.n	801491a <_malloc_r+0x22>
 80149ea:	6025      	str	r5, [r4, #0]
 80149ec:	e7dc      	b.n	80149a8 <_malloc_r+0xb0>
 80149ee:	605b      	str	r3, [r3, #4]
 80149f0:	deff      	udf	#255	; 0xff
 80149f2:	bf00      	nop
 80149f4:	24002b08 	.word	0x24002b08

080149f8 <__malloc_lock>:
 80149f8:	4801      	ldr	r0, [pc, #4]	; (8014a00 <__malloc_lock+0x8>)
 80149fa:	f000 b8e7 	b.w	8014bcc <__retarget_lock_acquire_recursive>
 80149fe:	bf00      	nop
 8014a00:	24002c4c 	.word	0x24002c4c

08014a04 <__malloc_unlock>:
 8014a04:	4801      	ldr	r0, [pc, #4]	; (8014a0c <__malloc_unlock+0x8>)
 8014a06:	f000 b8e2 	b.w	8014bce <__retarget_lock_release_recursive>
 8014a0a:	bf00      	nop
 8014a0c:	24002c4c 	.word	0x24002c4c

08014a10 <realloc>:
 8014a10:	4b02      	ldr	r3, [pc, #8]	; (8014a1c <realloc+0xc>)
 8014a12:	460a      	mov	r2, r1
 8014a14:	4601      	mov	r1, r0
 8014a16:	6818      	ldr	r0, [r3, #0]
 8014a18:	f000 b802 	b.w	8014a20 <_realloc_r>
 8014a1c:	2400009c 	.word	0x2400009c

08014a20 <_realloc_r>:
 8014a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a24:	4680      	mov	r8, r0
 8014a26:	4614      	mov	r4, r2
 8014a28:	460e      	mov	r6, r1
 8014a2a:	b921      	cbnz	r1, 8014a36 <_realloc_r+0x16>
 8014a2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014a30:	4611      	mov	r1, r2
 8014a32:	f7ff bf61 	b.w	80148f8 <_malloc_r>
 8014a36:	b92a      	cbnz	r2, 8014a44 <_realloc_r+0x24>
 8014a38:	f000 f8d8 	bl	8014bec <_free_r>
 8014a3c:	4625      	mov	r5, r4
 8014a3e:	4628      	mov	r0, r5
 8014a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a44:	f000 f91e 	bl	8014c84 <_malloc_usable_size_r>
 8014a48:	4284      	cmp	r4, r0
 8014a4a:	4607      	mov	r7, r0
 8014a4c:	d802      	bhi.n	8014a54 <_realloc_r+0x34>
 8014a4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014a52:	d812      	bhi.n	8014a7a <_realloc_r+0x5a>
 8014a54:	4621      	mov	r1, r4
 8014a56:	4640      	mov	r0, r8
 8014a58:	f7ff ff4e 	bl	80148f8 <_malloc_r>
 8014a5c:	4605      	mov	r5, r0
 8014a5e:	2800      	cmp	r0, #0
 8014a60:	d0ed      	beq.n	8014a3e <_realloc_r+0x1e>
 8014a62:	42bc      	cmp	r4, r7
 8014a64:	4622      	mov	r2, r4
 8014a66:	4631      	mov	r1, r6
 8014a68:	bf28      	it	cs
 8014a6a:	463a      	movcs	r2, r7
 8014a6c:	f000 f8b0 	bl	8014bd0 <memcpy>
 8014a70:	4631      	mov	r1, r6
 8014a72:	4640      	mov	r0, r8
 8014a74:	f000 f8ba 	bl	8014bec <_free_r>
 8014a78:	e7e1      	b.n	8014a3e <_realloc_r+0x1e>
 8014a7a:	4635      	mov	r5, r6
 8014a7c:	e7df      	b.n	8014a3e <_realloc_r+0x1e>
	...

08014a80 <siprintf>:
 8014a80:	b40e      	push	{r1, r2, r3}
 8014a82:	b500      	push	{lr}
 8014a84:	b09c      	sub	sp, #112	; 0x70
 8014a86:	ab1d      	add	r3, sp, #116	; 0x74
 8014a88:	9002      	str	r0, [sp, #8]
 8014a8a:	9006      	str	r0, [sp, #24]
 8014a8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014a90:	4809      	ldr	r0, [pc, #36]	; (8014ab8 <siprintf+0x38>)
 8014a92:	9107      	str	r1, [sp, #28]
 8014a94:	9104      	str	r1, [sp, #16]
 8014a96:	4909      	ldr	r1, [pc, #36]	; (8014abc <siprintf+0x3c>)
 8014a98:	f853 2b04 	ldr.w	r2, [r3], #4
 8014a9c:	9105      	str	r1, [sp, #20]
 8014a9e:	6800      	ldr	r0, [r0, #0]
 8014aa0:	9301      	str	r3, [sp, #4]
 8014aa2:	a902      	add	r1, sp, #8
 8014aa4:	f000 f950 	bl	8014d48 <_svfiprintf_r>
 8014aa8:	9b02      	ldr	r3, [sp, #8]
 8014aaa:	2200      	movs	r2, #0
 8014aac:	701a      	strb	r2, [r3, #0]
 8014aae:	b01c      	add	sp, #112	; 0x70
 8014ab0:	f85d eb04 	ldr.w	lr, [sp], #4
 8014ab4:	b003      	add	sp, #12
 8014ab6:	4770      	bx	lr
 8014ab8:	2400009c 	.word	0x2400009c
 8014abc:	ffff0208 	.word	0xffff0208

08014ac0 <memset>:
 8014ac0:	4402      	add	r2, r0
 8014ac2:	4603      	mov	r3, r0
 8014ac4:	4293      	cmp	r3, r2
 8014ac6:	d100      	bne.n	8014aca <memset+0xa>
 8014ac8:	4770      	bx	lr
 8014aca:	f803 1b01 	strb.w	r1, [r3], #1
 8014ace:	e7f9      	b.n	8014ac4 <memset+0x4>

08014ad0 <_raise_r>:
 8014ad0:	291f      	cmp	r1, #31
 8014ad2:	b538      	push	{r3, r4, r5, lr}
 8014ad4:	4604      	mov	r4, r0
 8014ad6:	460d      	mov	r5, r1
 8014ad8:	d904      	bls.n	8014ae4 <_raise_r+0x14>
 8014ada:	2316      	movs	r3, #22
 8014adc:	6003      	str	r3, [r0, #0]
 8014ade:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014ae2:	bd38      	pop	{r3, r4, r5, pc}
 8014ae4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8014ae6:	b112      	cbz	r2, 8014aee <_raise_r+0x1e>
 8014ae8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014aec:	b94b      	cbnz	r3, 8014b02 <_raise_r+0x32>
 8014aee:	4620      	mov	r0, r4
 8014af0:	f000 f830 	bl	8014b54 <_getpid_r>
 8014af4:	462a      	mov	r2, r5
 8014af6:	4601      	mov	r1, r0
 8014af8:	4620      	mov	r0, r4
 8014afa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014afe:	f000 b817 	b.w	8014b30 <_kill_r>
 8014b02:	2b01      	cmp	r3, #1
 8014b04:	d00a      	beq.n	8014b1c <_raise_r+0x4c>
 8014b06:	1c59      	adds	r1, r3, #1
 8014b08:	d103      	bne.n	8014b12 <_raise_r+0x42>
 8014b0a:	2316      	movs	r3, #22
 8014b0c:	6003      	str	r3, [r0, #0]
 8014b0e:	2001      	movs	r0, #1
 8014b10:	e7e7      	b.n	8014ae2 <_raise_r+0x12>
 8014b12:	2400      	movs	r4, #0
 8014b14:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014b18:	4628      	mov	r0, r5
 8014b1a:	4798      	blx	r3
 8014b1c:	2000      	movs	r0, #0
 8014b1e:	e7e0      	b.n	8014ae2 <_raise_r+0x12>

08014b20 <raise>:
 8014b20:	4b02      	ldr	r3, [pc, #8]	; (8014b2c <raise+0xc>)
 8014b22:	4601      	mov	r1, r0
 8014b24:	6818      	ldr	r0, [r3, #0]
 8014b26:	f7ff bfd3 	b.w	8014ad0 <_raise_r>
 8014b2a:	bf00      	nop
 8014b2c:	2400009c 	.word	0x2400009c

08014b30 <_kill_r>:
 8014b30:	b538      	push	{r3, r4, r5, lr}
 8014b32:	4d07      	ldr	r5, [pc, #28]	; (8014b50 <_kill_r+0x20>)
 8014b34:	2300      	movs	r3, #0
 8014b36:	4604      	mov	r4, r0
 8014b38:	4608      	mov	r0, r1
 8014b3a:	4611      	mov	r1, r2
 8014b3c:	602b      	str	r3, [r5, #0]
 8014b3e:	f7f1 fd55 	bl	80065ec <_kill>
 8014b42:	1c43      	adds	r3, r0, #1
 8014b44:	d102      	bne.n	8014b4c <_kill_r+0x1c>
 8014b46:	682b      	ldr	r3, [r5, #0]
 8014b48:	b103      	cbz	r3, 8014b4c <_kill_r+0x1c>
 8014b4a:	6023      	str	r3, [r4, #0]
 8014b4c:	bd38      	pop	{r3, r4, r5, pc}
 8014b4e:	bf00      	nop
 8014b50:	24002c48 	.word	0x24002c48

08014b54 <_getpid_r>:
 8014b54:	f7f1 bd42 	b.w	80065dc <_getpid>

08014b58 <_sbrk_r>:
 8014b58:	b538      	push	{r3, r4, r5, lr}
 8014b5a:	4d06      	ldr	r5, [pc, #24]	; (8014b74 <_sbrk_r+0x1c>)
 8014b5c:	2300      	movs	r3, #0
 8014b5e:	4604      	mov	r4, r0
 8014b60:	4608      	mov	r0, r1
 8014b62:	602b      	str	r3, [r5, #0]
 8014b64:	f7f1 fd5c 	bl	8006620 <_sbrk>
 8014b68:	1c43      	adds	r3, r0, #1
 8014b6a:	d102      	bne.n	8014b72 <_sbrk_r+0x1a>
 8014b6c:	682b      	ldr	r3, [r5, #0]
 8014b6e:	b103      	cbz	r3, 8014b72 <_sbrk_r+0x1a>
 8014b70:	6023      	str	r3, [r4, #0]
 8014b72:	bd38      	pop	{r3, r4, r5, pc}
 8014b74:	24002c48 	.word	0x24002c48

08014b78 <__errno>:
 8014b78:	4b01      	ldr	r3, [pc, #4]	; (8014b80 <__errno+0x8>)
 8014b7a:	6818      	ldr	r0, [r3, #0]
 8014b7c:	4770      	bx	lr
 8014b7e:	bf00      	nop
 8014b80:	2400009c 	.word	0x2400009c

08014b84 <__libc_init_array>:
 8014b84:	b570      	push	{r4, r5, r6, lr}
 8014b86:	4d0d      	ldr	r5, [pc, #52]	; (8014bbc <__libc_init_array+0x38>)
 8014b88:	4c0d      	ldr	r4, [pc, #52]	; (8014bc0 <__libc_init_array+0x3c>)
 8014b8a:	1b64      	subs	r4, r4, r5
 8014b8c:	10a4      	asrs	r4, r4, #2
 8014b8e:	2600      	movs	r6, #0
 8014b90:	42a6      	cmp	r6, r4
 8014b92:	d109      	bne.n	8014ba8 <__libc_init_array+0x24>
 8014b94:	4d0b      	ldr	r5, [pc, #44]	; (8014bc4 <__libc_init_array+0x40>)
 8014b96:	4c0c      	ldr	r4, [pc, #48]	; (8014bc8 <__libc_init_array+0x44>)
 8014b98:	f000 fb7e 	bl	8015298 <_init>
 8014b9c:	1b64      	subs	r4, r4, r5
 8014b9e:	10a4      	asrs	r4, r4, #2
 8014ba0:	2600      	movs	r6, #0
 8014ba2:	42a6      	cmp	r6, r4
 8014ba4:	d105      	bne.n	8014bb2 <__libc_init_array+0x2e>
 8014ba6:	bd70      	pop	{r4, r5, r6, pc}
 8014ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8014bac:	4798      	blx	r3
 8014bae:	3601      	adds	r6, #1
 8014bb0:	e7ee      	b.n	8014b90 <__libc_init_array+0xc>
 8014bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8014bb6:	4798      	blx	r3
 8014bb8:	3601      	adds	r6, #1
 8014bba:	e7f2      	b.n	8014ba2 <__libc_init_array+0x1e>
 8014bbc:	080158b8 	.word	0x080158b8
 8014bc0:	080158b8 	.word	0x080158b8
 8014bc4:	080158b8 	.word	0x080158b8
 8014bc8:	080158c0 	.word	0x080158c0

08014bcc <__retarget_lock_acquire_recursive>:
 8014bcc:	4770      	bx	lr

08014bce <__retarget_lock_release_recursive>:
 8014bce:	4770      	bx	lr

08014bd0 <memcpy>:
 8014bd0:	440a      	add	r2, r1
 8014bd2:	4291      	cmp	r1, r2
 8014bd4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8014bd8:	d100      	bne.n	8014bdc <memcpy+0xc>
 8014bda:	4770      	bx	lr
 8014bdc:	b510      	push	{r4, lr}
 8014bde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014be2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014be6:	4291      	cmp	r1, r2
 8014be8:	d1f9      	bne.n	8014bde <memcpy+0xe>
 8014bea:	bd10      	pop	{r4, pc}

08014bec <_free_r>:
 8014bec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014bee:	2900      	cmp	r1, #0
 8014bf0:	d044      	beq.n	8014c7c <_free_r+0x90>
 8014bf2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014bf6:	9001      	str	r0, [sp, #4]
 8014bf8:	2b00      	cmp	r3, #0
 8014bfa:	f1a1 0404 	sub.w	r4, r1, #4
 8014bfe:	bfb8      	it	lt
 8014c00:	18e4      	addlt	r4, r4, r3
 8014c02:	f7ff fef9 	bl	80149f8 <__malloc_lock>
 8014c06:	4a1e      	ldr	r2, [pc, #120]	; (8014c80 <_free_r+0x94>)
 8014c08:	9801      	ldr	r0, [sp, #4]
 8014c0a:	6813      	ldr	r3, [r2, #0]
 8014c0c:	b933      	cbnz	r3, 8014c1c <_free_r+0x30>
 8014c0e:	6063      	str	r3, [r4, #4]
 8014c10:	6014      	str	r4, [r2, #0]
 8014c12:	b003      	add	sp, #12
 8014c14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014c18:	f7ff bef4 	b.w	8014a04 <__malloc_unlock>
 8014c1c:	42a3      	cmp	r3, r4
 8014c1e:	d908      	bls.n	8014c32 <_free_r+0x46>
 8014c20:	6825      	ldr	r5, [r4, #0]
 8014c22:	1961      	adds	r1, r4, r5
 8014c24:	428b      	cmp	r3, r1
 8014c26:	bf01      	itttt	eq
 8014c28:	6819      	ldreq	r1, [r3, #0]
 8014c2a:	685b      	ldreq	r3, [r3, #4]
 8014c2c:	1949      	addeq	r1, r1, r5
 8014c2e:	6021      	streq	r1, [r4, #0]
 8014c30:	e7ed      	b.n	8014c0e <_free_r+0x22>
 8014c32:	461a      	mov	r2, r3
 8014c34:	685b      	ldr	r3, [r3, #4]
 8014c36:	b10b      	cbz	r3, 8014c3c <_free_r+0x50>
 8014c38:	42a3      	cmp	r3, r4
 8014c3a:	d9fa      	bls.n	8014c32 <_free_r+0x46>
 8014c3c:	6811      	ldr	r1, [r2, #0]
 8014c3e:	1855      	adds	r5, r2, r1
 8014c40:	42a5      	cmp	r5, r4
 8014c42:	d10b      	bne.n	8014c5c <_free_r+0x70>
 8014c44:	6824      	ldr	r4, [r4, #0]
 8014c46:	4421      	add	r1, r4
 8014c48:	1854      	adds	r4, r2, r1
 8014c4a:	42a3      	cmp	r3, r4
 8014c4c:	6011      	str	r1, [r2, #0]
 8014c4e:	d1e0      	bne.n	8014c12 <_free_r+0x26>
 8014c50:	681c      	ldr	r4, [r3, #0]
 8014c52:	685b      	ldr	r3, [r3, #4]
 8014c54:	6053      	str	r3, [r2, #4]
 8014c56:	440c      	add	r4, r1
 8014c58:	6014      	str	r4, [r2, #0]
 8014c5a:	e7da      	b.n	8014c12 <_free_r+0x26>
 8014c5c:	d902      	bls.n	8014c64 <_free_r+0x78>
 8014c5e:	230c      	movs	r3, #12
 8014c60:	6003      	str	r3, [r0, #0]
 8014c62:	e7d6      	b.n	8014c12 <_free_r+0x26>
 8014c64:	6825      	ldr	r5, [r4, #0]
 8014c66:	1961      	adds	r1, r4, r5
 8014c68:	428b      	cmp	r3, r1
 8014c6a:	bf04      	itt	eq
 8014c6c:	6819      	ldreq	r1, [r3, #0]
 8014c6e:	685b      	ldreq	r3, [r3, #4]
 8014c70:	6063      	str	r3, [r4, #4]
 8014c72:	bf04      	itt	eq
 8014c74:	1949      	addeq	r1, r1, r5
 8014c76:	6021      	streq	r1, [r4, #0]
 8014c78:	6054      	str	r4, [r2, #4]
 8014c7a:	e7ca      	b.n	8014c12 <_free_r+0x26>
 8014c7c:	b003      	add	sp, #12
 8014c7e:	bd30      	pop	{r4, r5, pc}
 8014c80:	24002b08 	.word	0x24002b08

08014c84 <_malloc_usable_size_r>:
 8014c84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014c88:	1f18      	subs	r0, r3, #4
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	bfbc      	itt	lt
 8014c8e:	580b      	ldrlt	r3, [r1, r0]
 8014c90:	18c0      	addlt	r0, r0, r3
 8014c92:	4770      	bx	lr

08014c94 <__ssputs_r>:
 8014c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014c98:	688e      	ldr	r6, [r1, #8]
 8014c9a:	461f      	mov	r7, r3
 8014c9c:	42be      	cmp	r6, r7
 8014c9e:	680b      	ldr	r3, [r1, #0]
 8014ca0:	4682      	mov	sl, r0
 8014ca2:	460c      	mov	r4, r1
 8014ca4:	4690      	mov	r8, r2
 8014ca6:	d82c      	bhi.n	8014d02 <__ssputs_r+0x6e>
 8014ca8:	898a      	ldrh	r2, [r1, #12]
 8014caa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014cae:	d026      	beq.n	8014cfe <__ssputs_r+0x6a>
 8014cb0:	6965      	ldr	r5, [r4, #20]
 8014cb2:	6909      	ldr	r1, [r1, #16]
 8014cb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014cb8:	eba3 0901 	sub.w	r9, r3, r1
 8014cbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014cc0:	1c7b      	adds	r3, r7, #1
 8014cc2:	444b      	add	r3, r9
 8014cc4:	106d      	asrs	r5, r5, #1
 8014cc6:	429d      	cmp	r5, r3
 8014cc8:	bf38      	it	cc
 8014cca:	461d      	movcc	r5, r3
 8014ccc:	0553      	lsls	r3, r2, #21
 8014cce:	d527      	bpl.n	8014d20 <__ssputs_r+0x8c>
 8014cd0:	4629      	mov	r1, r5
 8014cd2:	f7ff fe11 	bl	80148f8 <_malloc_r>
 8014cd6:	4606      	mov	r6, r0
 8014cd8:	b360      	cbz	r0, 8014d34 <__ssputs_r+0xa0>
 8014cda:	6921      	ldr	r1, [r4, #16]
 8014cdc:	464a      	mov	r2, r9
 8014cde:	f7ff ff77 	bl	8014bd0 <memcpy>
 8014ce2:	89a3      	ldrh	r3, [r4, #12]
 8014ce4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014ce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014cec:	81a3      	strh	r3, [r4, #12]
 8014cee:	6126      	str	r6, [r4, #16]
 8014cf0:	6165      	str	r5, [r4, #20]
 8014cf2:	444e      	add	r6, r9
 8014cf4:	eba5 0509 	sub.w	r5, r5, r9
 8014cf8:	6026      	str	r6, [r4, #0]
 8014cfa:	60a5      	str	r5, [r4, #8]
 8014cfc:	463e      	mov	r6, r7
 8014cfe:	42be      	cmp	r6, r7
 8014d00:	d900      	bls.n	8014d04 <__ssputs_r+0x70>
 8014d02:	463e      	mov	r6, r7
 8014d04:	6820      	ldr	r0, [r4, #0]
 8014d06:	4632      	mov	r2, r6
 8014d08:	4641      	mov	r1, r8
 8014d0a:	f000 faab 	bl	8015264 <memmove>
 8014d0e:	68a3      	ldr	r3, [r4, #8]
 8014d10:	1b9b      	subs	r3, r3, r6
 8014d12:	60a3      	str	r3, [r4, #8]
 8014d14:	6823      	ldr	r3, [r4, #0]
 8014d16:	4433      	add	r3, r6
 8014d18:	6023      	str	r3, [r4, #0]
 8014d1a:	2000      	movs	r0, #0
 8014d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d20:	462a      	mov	r2, r5
 8014d22:	f7ff fe7d 	bl	8014a20 <_realloc_r>
 8014d26:	4606      	mov	r6, r0
 8014d28:	2800      	cmp	r0, #0
 8014d2a:	d1e0      	bne.n	8014cee <__ssputs_r+0x5a>
 8014d2c:	6921      	ldr	r1, [r4, #16]
 8014d2e:	4650      	mov	r0, sl
 8014d30:	f7ff ff5c 	bl	8014bec <_free_r>
 8014d34:	230c      	movs	r3, #12
 8014d36:	f8ca 3000 	str.w	r3, [sl]
 8014d3a:	89a3      	ldrh	r3, [r4, #12]
 8014d3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014d40:	81a3      	strh	r3, [r4, #12]
 8014d42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014d46:	e7e9      	b.n	8014d1c <__ssputs_r+0x88>

08014d48 <_svfiprintf_r>:
 8014d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d4c:	4698      	mov	r8, r3
 8014d4e:	898b      	ldrh	r3, [r1, #12]
 8014d50:	061b      	lsls	r3, r3, #24
 8014d52:	b09d      	sub	sp, #116	; 0x74
 8014d54:	4607      	mov	r7, r0
 8014d56:	460d      	mov	r5, r1
 8014d58:	4614      	mov	r4, r2
 8014d5a:	d50e      	bpl.n	8014d7a <_svfiprintf_r+0x32>
 8014d5c:	690b      	ldr	r3, [r1, #16]
 8014d5e:	b963      	cbnz	r3, 8014d7a <_svfiprintf_r+0x32>
 8014d60:	2140      	movs	r1, #64	; 0x40
 8014d62:	f7ff fdc9 	bl	80148f8 <_malloc_r>
 8014d66:	6028      	str	r0, [r5, #0]
 8014d68:	6128      	str	r0, [r5, #16]
 8014d6a:	b920      	cbnz	r0, 8014d76 <_svfiprintf_r+0x2e>
 8014d6c:	230c      	movs	r3, #12
 8014d6e:	603b      	str	r3, [r7, #0]
 8014d70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014d74:	e0d0      	b.n	8014f18 <_svfiprintf_r+0x1d0>
 8014d76:	2340      	movs	r3, #64	; 0x40
 8014d78:	616b      	str	r3, [r5, #20]
 8014d7a:	2300      	movs	r3, #0
 8014d7c:	9309      	str	r3, [sp, #36]	; 0x24
 8014d7e:	2320      	movs	r3, #32
 8014d80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014d84:	f8cd 800c 	str.w	r8, [sp, #12]
 8014d88:	2330      	movs	r3, #48	; 0x30
 8014d8a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8014f30 <_svfiprintf_r+0x1e8>
 8014d8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014d92:	f04f 0901 	mov.w	r9, #1
 8014d96:	4623      	mov	r3, r4
 8014d98:	469a      	mov	sl, r3
 8014d9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014d9e:	b10a      	cbz	r2, 8014da4 <_svfiprintf_r+0x5c>
 8014da0:	2a25      	cmp	r2, #37	; 0x25
 8014da2:	d1f9      	bne.n	8014d98 <_svfiprintf_r+0x50>
 8014da4:	ebba 0b04 	subs.w	fp, sl, r4
 8014da8:	d00b      	beq.n	8014dc2 <_svfiprintf_r+0x7a>
 8014daa:	465b      	mov	r3, fp
 8014dac:	4622      	mov	r2, r4
 8014dae:	4629      	mov	r1, r5
 8014db0:	4638      	mov	r0, r7
 8014db2:	f7ff ff6f 	bl	8014c94 <__ssputs_r>
 8014db6:	3001      	adds	r0, #1
 8014db8:	f000 80a9 	beq.w	8014f0e <_svfiprintf_r+0x1c6>
 8014dbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014dbe:	445a      	add	r2, fp
 8014dc0:	9209      	str	r2, [sp, #36]	; 0x24
 8014dc2:	f89a 3000 	ldrb.w	r3, [sl]
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	f000 80a1 	beq.w	8014f0e <_svfiprintf_r+0x1c6>
 8014dcc:	2300      	movs	r3, #0
 8014dce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014dd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014dd6:	f10a 0a01 	add.w	sl, sl, #1
 8014dda:	9304      	str	r3, [sp, #16]
 8014ddc:	9307      	str	r3, [sp, #28]
 8014dde:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014de2:	931a      	str	r3, [sp, #104]	; 0x68
 8014de4:	4654      	mov	r4, sl
 8014de6:	2205      	movs	r2, #5
 8014de8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014dec:	4850      	ldr	r0, [pc, #320]	; (8014f30 <_svfiprintf_r+0x1e8>)
 8014dee:	f7eb fa7f 	bl	80002f0 <memchr>
 8014df2:	9a04      	ldr	r2, [sp, #16]
 8014df4:	b9d8      	cbnz	r0, 8014e2e <_svfiprintf_r+0xe6>
 8014df6:	06d0      	lsls	r0, r2, #27
 8014df8:	bf44      	itt	mi
 8014dfa:	2320      	movmi	r3, #32
 8014dfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014e00:	0711      	lsls	r1, r2, #28
 8014e02:	bf44      	itt	mi
 8014e04:	232b      	movmi	r3, #43	; 0x2b
 8014e06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014e0a:	f89a 3000 	ldrb.w	r3, [sl]
 8014e0e:	2b2a      	cmp	r3, #42	; 0x2a
 8014e10:	d015      	beq.n	8014e3e <_svfiprintf_r+0xf6>
 8014e12:	9a07      	ldr	r2, [sp, #28]
 8014e14:	4654      	mov	r4, sl
 8014e16:	2000      	movs	r0, #0
 8014e18:	f04f 0c0a 	mov.w	ip, #10
 8014e1c:	4621      	mov	r1, r4
 8014e1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014e22:	3b30      	subs	r3, #48	; 0x30
 8014e24:	2b09      	cmp	r3, #9
 8014e26:	d94d      	bls.n	8014ec4 <_svfiprintf_r+0x17c>
 8014e28:	b1b0      	cbz	r0, 8014e58 <_svfiprintf_r+0x110>
 8014e2a:	9207      	str	r2, [sp, #28]
 8014e2c:	e014      	b.n	8014e58 <_svfiprintf_r+0x110>
 8014e2e:	eba0 0308 	sub.w	r3, r0, r8
 8014e32:	fa09 f303 	lsl.w	r3, r9, r3
 8014e36:	4313      	orrs	r3, r2
 8014e38:	9304      	str	r3, [sp, #16]
 8014e3a:	46a2      	mov	sl, r4
 8014e3c:	e7d2      	b.n	8014de4 <_svfiprintf_r+0x9c>
 8014e3e:	9b03      	ldr	r3, [sp, #12]
 8014e40:	1d19      	adds	r1, r3, #4
 8014e42:	681b      	ldr	r3, [r3, #0]
 8014e44:	9103      	str	r1, [sp, #12]
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	bfbb      	ittet	lt
 8014e4a:	425b      	neglt	r3, r3
 8014e4c:	f042 0202 	orrlt.w	r2, r2, #2
 8014e50:	9307      	strge	r3, [sp, #28]
 8014e52:	9307      	strlt	r3, [sp, #28]
 8014e54:	bfb8      	it	lt
 8014e56:	9204      	strlt	r2, [sp, #16]
 8014e58:	7823      	ldrb	r3, [r4, #0]
 8014e5a:	2b2e      	cmp	r3, #46	; 0x2e
 8014e5c:	d10c      	bne.n	8014e78 <_svfiprintf_r+0x130>
 8014e5e:	7863      	ldrb	r3, [r4, #1]
 8014e60:	2b2a      	cmp	r3, #42	; 0x2a
 8014e62:	d134      	bne.n	8014ece <_svfiprintf_r+0x186>
 8014e64:	9b03      	ldr	r3, [sp, #12]
 8014e66:	1d1a      	adds	r2, r3, #4
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	9203      	str	r2, [sp, #12]
 8014e6c:	2b00      	cmp	r3, #0
 8014e6e:	bfb8      	it	lt
 8014e70:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8014e74:	3402      	adds	r4, #2
 8014e76:	9305      	str	r3, [sp, #20]
 8014e78:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8014f40 <_svfiprintf_r+0x1f8>
 8014e7c:	7821      	ldrb	r1, [r4, #0]
 8014e7e:	2203      	movs	r2, #3
 8014e80:	4650      	mov	r0, sl
 8014e82:	f7eb fa35 	bl	80002f0 <memchr>
 8014e86:	b138      	cbz	r0, 8014e98 <_svfiprintf_r+0x150>
 8014e88:	9b04      	ldr	r3, [sp, #16]
 8014e8a:	eba0 000a 	sub.w	r0, r0, sl
 8014e8e:	2240      	movs	r2, #64	; 0x40
 8014e90:	4082      	lsls	r2, r0
 8014e92:	4313      	orrs	r3, r2
 8014e94:	3401      	adds	r4, #1
 8014e96:	9304      	str	r3, [sp, #16]
 8014e98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e9c:	4825      	ldr	r0, [pc, #148]	; (8014f34 <_svfiprintf_r+0x1ec>)
 8014e9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014ea2:	2206      	movs	r2, #6
 8014ea4:	f7eb fa24 	bl	80002f0 <memchr>
 8014ea8:	2800      	cmp	r0, #0
 8014eaa:	d038      	beq.n	8014f1e <_svfiprintf_r+0x1d6>
 8014eac:	4b22      	ldr	r3, [pc, #136]	; (8014f38 <_svfiprintf_r+0x1f0>)
 8014eae:	bb1b      	cbnz	r3, 8014ef8 <_svfiprintf_r+0x1b0>
 8014eb0:	9b03      	ldr	r3, [sp, #12]
 8014eb2:	3307      	adds	r3, #7
 8014eb4:	f023 0307 	bic.w	r3, r3, #7
 8014eb8:	3308      	adds	r3, #8
 8014eba:	9303      	str	r3, [sp, #12]
 8014ebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014ebe:	4433      	add	r3, r6
 8014ec0:	9309      	str	r3, [sp, #36]	; 0x24
 8014ec2:	e768      	b.n	8014d96 <_svfiprintf_r+0x4e>
 8014ec4:	fb0c 3202 	mla	r2, ip, r2, r3
 8014ec8:	460c      	mov	r4, r1
 8014eca:	2001      	movs	r0, #1
 8014ecc:	e7a6      	b.n	8014e1c <_svfiprintf_r+0xd4>
 8014ece:	2300      	movs	r3, #0
 8014ed0:	3401      	adds	r4, #1
 8014ed2:	9305      	str	r3, [sp, #20]
 8014ed4:	4619      	mov	r1, r3
 8014ed6:	f04f 0c0a 	mov.w	ip, #10
 8014eda:	4620      	mov	r0, r4
 8014edc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014ee0:	3a30      	subs	r2, #48	; 0x30
 8014ee2:	2a09      	cmp	r2, #9
 8014ee4:	d903      	bls.n	8014eee <_svfiprintf_r+0x1a6>
 8014ee6:	2b00      	cmp	r3, #0
 8014ee8:	d0c6      	beq.n	8014e78 <_svfiprintf_r+0x130>
 8014eea:	9105      	str	r1, [sp, #20]
 8014eec:	e7c4      	b.n	8014e78 <_svfiprintf_r+0x130>
 8014eee:	fb0c 2101 	mla	r1, ip, r1, r2
 8014ef2:	4604      	mov	r4, r0
 8014ef4:	2301      	movs	r3, #1
 8014ef6:	e7f0      	b.n	8014eda <_svfiprintf_r+0x192>
 8014ef8:	ab03      	add	r3, sp, #12
 8014efa:	9300      	str	r3, [sp, #0]
 8014efc:	462a      	mov	r2, r5
 8014efe:	4b0f      	ldr	r3, [pc, #60]	; (8014f3c <_svfiprintf_r+0x1f4>)
 8014f00:	a904      	add	r1, sp, #16
 8014f02:	4638      	mov	r0, r7
 8014f04:	f3af 8000 	nop.w
 8014f08:	1c42      	adds	r2, r0, #1
 8014f0a:	4606      	mov	r6, r0
 8014f0c:	d1d6      	bne.n	8014ebc <_svfiprintf_r+0x174>
 8014f0e:	89ab      	ldrh	r3, [r5, #12]
 8014f10:	065b      	lsls	r3, r3, #25
 8014f12:	f53f af2d 	bmi.w	8014d70 <_svfiprintf_r+0x28>
 8014f16:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014f18:	b01d      	add	sp, #116	; 0x74
 8014f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f1e:	ab03      	add	r3, sp, #12
 8014f20:	9300      	str	r3, [sp, #0]
 8014f22:	462a      	mov	r2, r5
 8014f24:	4b05      	ldr	r3, [pc, #20]	; (8014f3c <_svfiprintf_r+0x1f4>)
 8014f26:	a904      	add	r1, sp, #16
 8014f28:	4638      	mov	r0, r7
 8014f2a:	f000 f879 	bl	8015020 <_printf_i>
 8014f2e:	e7eb      	b.n	8014f08 <_svfiprintf_r+0x1c0>
 8014f30:	0801587c 	.word	0x0801587c
 8014f34:	08015886 	.word	0x08015886
 8014f38:	00000000 	.word	0x00000000
 8014f3c:	08014c95 	.word	0x08014c95
 8014f40:	08015882 	.word	0x08015882

08014f44 <_printf_common>:
 8014f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014f48:	4616      	mov	r6, r2
 8014f4a:	4699      	mov	r9, r3
 8014f4c:	688a      	ldr	r2, [r1, #8]
 8014f4e:	690b      	ldr	r3, [r1, #16]
 8014f50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014f54:	4293      	cmp	r3, r2
 8014f56:	bfb8      	it	lt
 8014f58:	4613      	movlt	r3, r2
 8014f5a:	6033      	str	r3, [r6, #0]
 8014f5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014f60:	4607      	mov	r7, r0
 8014f62:	460c      	mov	r4, r1
 8014f64:	b10a      	cbz	r2, 8014f6a <_printf_common+0x26>
 8014f66:	3301      	adds	r3, #1
 8014f68:	6033      	str	r3, [r6, #0]
 8014f6a:	6823      	ldr	r3, [r4, #0]
 8014f6c:	0699      	lsls	r1, r3, #26
 8014f6e:	bf42      	ittt	mi
 8014f70:	6833      	ldrmi	r3, [r6, #0]
 8014f72:	3302      	addmi	r3, #2
 8014f74:	6033      	strmi	r3, [r6, #0]
 8014f76:	6825      	ldr	r5, [r4, #0]
 8014f78:	f015 0506 	ands.w	r5, r5, #6
 8014f7c:	d106      	bne.n	8014f8c <_printf_common+0x48>
 8014f7e:	f104 0a19 	add.w	sl, r4, #25
 8014f82:	68e3      	ldr	r3, [r4, #12]
 8014f84:	6832      	ldr	r2, [r6, #0]
 8014f86:	1a9b      	subs	r3, r3, r2
 8014f88:	42ab      	cmp	r3, r5
 8014f8a:	dc26      	bgt.n	8014fda <_printf_common+0x96>
 8014f8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014f90:	1e13      	subs	r3, r2, #0
 8014f92:	6822      	ldr	r2, [r4, #0]
 8014f94:	bf18      	it	ne
 8014f96:	2301      	movne	r3, #1
 8014f98:	0692      	lsls	r2, r2, #26
 8014f9a:	d42b      	bmi.n	8014ff4 <_printf_common+0xb0>
 8014f9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014fa0:	4649      	mov	r1, r9
 8014fa2:	4638      	mov	r0, r7
 8014fa4:	47c0      	blx	r8
 8014fa6:	3001      	adds	r0, #1
 8014fa8:	d01e      	beq.n	8014fe8 <_printf_common+0xa4>
 8014faa:	6823      	ldr	r3, [r4, #0]
 8014fac:	6922      	ldr	r2, [r4, #16]
 8014fae:	f003 0306 	and.w	r3, r3, #6
 8014fb2:	2b04      	cmp	r3, #4
 8014fb4:	bf02      	ittt	eq
 8014fb6:	68e5      	ldreq	r5, [r4, #12]
 8014fb8:	6833      	ldreq	r3, [r6, #0]
 8014fba:	1aed      	subeq	r5, r5, r3
 8014fbc:	68a3      	ldr	r3, [r4, #8]
 8014fbe:	bf0c      	ite	eq
 8014fc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014fc4:	2500      	movne	r5, #0
 8014fc6:	4293      	cmp	r3, r2
 8014fc8:	bfc4      	itt	gt
 8014fca:	1a9b      	subgt	r3, r3, r2
 8014fcc:	18ed      	addgt	r5, r5, r3
 8014fce:	2600      	movs	r6, #0
 8014fd0:	341a      	adds	r4, #26
 8014fd2:	42b5      	cmp	r5, r6
 8014fd4:	d11a      	bne.n	801500c <_printf_common+0xc8>
 8014fd6:	2000      	movs	r0, #0
 8014fd8:	e008      	b.n	8014fec <_printf_common+0xa8>
 8014fda:	2301      	movs	r3, #1
 8014fdc:	4652      	mov	r2, sl
 8014fde:	4649      	mov	r1, r9
 8014fe0:	4638      	mov	r0, r7
 8014fe2:	47c0      	blx	r8
 8014fe4:	3001      	adds	r0, #1
 8014fe6:	d103      	bne.n	8014ff0 <_printf_common+0xac>
 8014fe8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014fec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ff0:	3501      	adds	r5, #1
 8014ff2:	e7c6      	b.n	8014f82 <_printf_common+0x3e>
 8014ff4:	18e1      	adds	r1, r4, r3
 8014ff6:	1c5a      	adds	r2, r3, #1
 8014ff8:	2030      	movs	r0, #48	; 0x30
 8014ffa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014ffe:	4422      	add	r2, r4
 8015000:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015004:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015008:	3302      	adds	r3, #2
 801500a:	e7c7      	b.n	8014f9c <_printf_common+0x58>
 801500c:	2301      	movs	r3, #1
 801500e:	4622      	mov	r2, r4
 8015010:	4649      	mov	r1, r9
 8015012:	4638      	mov	r0, r7
 8015014:	47c0      	blx	r8
 8015016:	3001      	adds	r0, #1
 8015018:	d0e6      	beq.n	8014fe8 <_printf_common+0xa4>
 801501a:	3601      	adds	r6, #1
 801501c:	e7d9      	b.n	8014fd2 <_printf_common+0x8e>
	...

08015020 <_printf_i>:
 8015020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015024:	7e0f      	ldrb	r7, [r1, #24]
 8015026:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8015028:	2f78      	cmp	r7, #120	; 0x78
 801502a:	4691      	mov	r9, r2
 801502c:	4680      	mov	r8, r0
 801502e:	460c      	mov	r4, r1
 8015030:	469a      	mov	sl, r3
 8015032:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8015036:	d807      	bhi.n	8015048 <_printf_i+0x28>
 8015038:	2f62      	cmp	r7, #98	; 0x62
 801503a:	d80a      	bhi.n	8015052 <_printf_i+0x32>
 801503c:	2f00      	cmp	r7, #0
 801503e:	f000 80d4 	beq.w	80151ea <_printf_i+0x1ca>
 8015042:	2f58      	cmp	r7, #88	; 0x58
 8015044:	f000 80c0 	beq.w	80151c8 <_printf_i+0x1a8>
 8015048:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801504c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8015050:	e03a      	b.n	80150c8 <_printf_i+0xa8>
 8015052:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8015056:	2b15      	cmp	r3, #21
 8015058:	d8f6      	bhi.n	8015048 <_printf_i+0x28>
 801505a:	a101      	add	r1, pc, #4	; (adr r1, 8015060 <_printf_i+0x40>)
 801505c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015060:	080150b9 	.word	0x080150b9
 8015064:	080150cd 	.word	0x080150cd
 8015068:	08015049 	.word	0x08015049
 801506c:	08015049 	.word	0x08015049
 8015070:	08015049 	.word	0x08015049
 8015074:	08015049 	.word	0x08015049
 8015078:	080150cd 	.word	0x080150cd
 801507c:	08015049 	.word	0x08015049
 8015080:	08015049 	.word	0x08015049
 8015084:	08015049 	.word	0x08015049
 8015088:	08015049 	.word	0x08015049
 801508c:	080151d1 	.word	0x080151d1
 8015090:	080150f9 	.word	0x080150f9
 8015094:	0801518b 	.word	0x0801518b
 8015098:	08015049 	.word	0x08015049
 801509c:	08015049 	.word	0x08015049
 80150a0:	080151f3 	.word	0x080151f3
 80150a4:	08015049 	.word	0x08015049
 80150a8:	080150f9 	.word	0x080150f9
 80150ac:	08015049 	.word	0x08015049
 80150b0:	08015049 	.word	0x08015049
 80150b4:	08015193 	.word	0x08015193
 80150b8:	682b      	ldr	r3, [r5, #0]
 80150ba:	1d1a      	adds	r2, r3, #4
 80150bc:	681b      	ldr	r3, [r3, #0]
 80150be:	602a      	str	r2, [r5, #0]
 80150c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80150c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80150c8:	2301      	movs	r3, #1
 80150ca:	e09f      	b.n	801520c <_printf_i+0x1ec>
 80150cc:	6820      	ldr	r0, [r4, #0]
 80150ce:	682b      	ldr	r3, [r5, #0]
 80150d0:	0607      	lsls	r7, r0, #24
 80150d2:	f103 0104 	add.w	r1, r3, #4
 80150d6:	6029      	str	r1, [r5, #0]
 80150d8:	d501      	bpl.n	80150de <_printf_i+0xbe>
 80150da:	681e      	ldr	r6, [r3, #0]
 80150dc:	e003      	b.n	80150e6 <_printf_i+0xc6>
 80150de:	0646      	lsls	r6, r0, #25
 80150e0:	d5fb      	bpl.n	80150da <_printf_i+0xba>
 80150e2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80150e6:	2e00      	cmp	r6, #0
 80150e8:	da03      	bge.n	80150f2 <_printf_i+0xd2>
 80150ea:	232d      	movs	r3, #45	; 0x2d
 80150ec:	4276      	negs	r6, r6
 80150ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80150f2:	485a      	ldr	r0, [pc, #360]	; (801525c <_printf_i+0x23c>)
 80150f4:	230a      	movs	r3, #10
 80150f6:	e012      	b.n	801511e <_printf_i+0xfe>
 80150f8:	682b      	ldr	r3, [r5, #0]
 80150fa:	6820      	ldr	r0, [r4, #0]
 80150fc:	1d19      	adds	r1, r3, #4
 80150fe:	6029      	str	r1, [r5, #0]
 8015100:	0605      	lsls	r5, r0, #24
 8015102:	d501      	bpl.n	8015108 <_printf_i+0xe8>
 8015104:	681e      	ldr	r6, [r3, #0]
 8015106:	e002      	b.n	801510e <_printf_i+0xee>
 8015108:	0641      	lsls	r1, r0, #25
 801510a:	d5fb      	bpl.n	8015104 <_printf_i+0xe4>
 801510c:	881e      	ldrh	r6, [r3, #0]
 801510e:	4853      	ldr	r0, [pc, #332]	; (801525c <_printf_i+0x23c>)
 8015110:	2f6f      	cmp	r7, #111	; 0x6f
 8015112:	bf0c      	ite	eq
 8015114:	2308      	moveq	r3, #8
 8015116:	230a      	movne	r3, #10
 8015118:	2100      	movs	r1, #0
 801511a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801511e:	6865      	ldr	r5, [r4, #4]
 8015120:	60a5      	str	r5, [r4, #8]
 8015122:	2d00      	cmp	r5, #0
 8015124:	bfa2      	ittt	ge
 8015126:	6821      	ldrge	r1, [r4, #0]
 8015128:	f021 0104 	bicge.w	r1, r1, #4
 801512c:	6021      	strge	r1, [r4, #0]
 801512e:	b90e      	cbnz	r6, 8015134 <_printf_i+0x114>
 8015130:	2d00      	cmp	r5, #0
 8015132:	d04b      	beq.n	80151cc <_printf_i+0x1ac>
 8015134:	4615      	mov	r5, r2
 8015136:	fbb6 f1f3 	udiv	r1, r6, r3
 801513a:	fb03 6711 	mls	r7, r3, r1, r6
 801513e:	5dc7      	ldrb	r7, [r0, r7]
 8015140:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8015144:	4637      	mov	r7, r6
 8015146:	42bb      	cmp	r3, r7
 8015148:	460e      	mov	r6, r1
 801514a:	d9f4      	bls.n	8015136 <_printf_i+0x116>
 801514c:	2b08      	cmp	r3, #8
 801514e:	d10b      	bne.n	8015168 <_printf_i+0x148>
 8015150:	6823      	ldr	r3, [r4, #0]
 8015152:	07de      	lsls	r6, r3, #31
 8015154:	d508      	bpl.n	8015168 <_printf_i+0x148>
 8015156:	6923      	ldr	r3, [r4, #16]
 8015158:	6861      	ldr	r1, [r4, #4]
 801515a:	4299      	cmp	r1, r3
 801515c:	bfde      	ittt	le
 801515e:	2330      	movle	r3, #48	; 0x30
 8015160:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015164:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8015168:	1b52      	subs	r2, r2, r5
 801516a:	6122      	str	r2, [r4, #16]
 801516c:	f8cd a000 	str.w	sl, [sp]
 8015170:	464b      	mov	r3, r9
 8015172:	aa03      	add	r2, sp, #12
 8015174:	4621      	mov	r1, r4
 8015176:	4640      	mov	r0, r8
 8015178:	f7ff fee4 	bl	8014f44 <_printf_common>
 801517c:	3001      	adds	r0, #1
 801517e:	d14a      	bne.n	8015216 <_printf_i+0x1f6>
 8015180:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015184:	b004      	add	sp, #16
 8015186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801518a:	6823      	ldr	r3, [r4, #0]
 801518c:	f043 0320 	orr.w	r3, r3, #32
 8015190:	6023      	str	r3, [r4, #0]
 8015192:	4833      	ldr	r0, [pc, #204]	; (8015260 <_printf_i+0x240>)
 8015194:	2778      	movs	r7, #120	; 0x78
 8015196:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801519a:	6823      	ldr	r3, [r4, #0]
 801519c:	6829      	ldr	r1, [r5, #0]
 801519e:	061f      	lsls	r7, r3, #24
 80151a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80151a4:	d402      	bmi.n	80151ac <_printf_i+0x18c>
 80151a6:	065f      	lsls	r7, r3, #25
 80151a8:	bf48      	it	mi
 80151aa:	b2b6      	uxthmi	r6, r6
 80151ac:	07df      	lsls	r7, r3, #31
 80151ae:	bf48      	it	mi
 80151b0:	f043 0320 	orrmi.w	r3, r3, #32
 80151b4:	6029      	str	r1, [r5, #0]
 80151b6:	bf48      	it	mi
 80151b8:	6023      	strmi	r3, [r4, #0]
 80151ba:	b91e      	cbnz	r6, 80151c4 <_printf_i+0x1a4>
 80151bc:	6823      	ldr	r3, [r4, #0]
 80151be:	f023 0320 	bic.w	r3, r3, #32
 80151c2:	6023      	str	r3, [r4, #0]
 80151c4:	2310      	movs	r3, #16
 80151c6:	e7a7      	b.n	8015118 <_printf_i+0xf8>
 80151c8:	4824      	ldr	r0, [pc, #144]	; (801525c <_printf_i+0x23c>)
 80151ca:	e7e4      	b.n	8015196 <_printf_i+0x176>
 80151cc:	4615      	mov	r5, r2
 80151ce:	e7bd      	b.n	801514c <_printf_i+0x12c>
 80151d0:	682b      	ldr	r3, [r5, #0]
 80151d2:	6826      	ldr	r6, [r4, #0]
 80151d4:	6961      	ldr	r1, [r4, #20]
 80151d6:	1d18      	adds	r0, r3, #4
 80151d8:	6028      	str	r0, [r5, #0]
 80151da:	0635      	lsls	r5, r6, #24
 80151dc:	681b      	ldr	r3, [r3, #0]
 80151de:	d501      	bpl.n	80151e4 <_printf_i+0x1c4>
 80151e0:	6019      	str	r1, [r3, #0]
 80151e2:	e002      	b.n	80151ea <_printf_i+0x1ca>
 80151e4:	0670      	lsls	r0, r6, #25
 80151e6:	d5fb      	bpl.n	80151e0 <_printf_i+0x1c0>
 80151e8:	8019      	strh	r1, [r3, #0]
 80151ea:	2300      	movs	r3, #0
 80151ec:	6123      	str	r3, [r4, #16]
 80151ee:	4615      	mov	r5, r2
 80151f0:	e7bc      	b.n	801516c <_printf_i+0x14c>
 80151f2:	682b      	ldr	r3, [r5, #0]
 80151f4:	1d1a      	adds	r2, r3, #4
 80151f6:	602a      	str	r2, [r5, #0]
 80151f8:	681d      	ldr	r5, [r3, #0]
 80151fa:	6862      	ldr	r2, [r4, #4]
 80151fc:	2100      	movs	r1, #0
 80151fe:	4628      	mov	r0, r5
 8015200:	f7eb f876 	bl	80002f0 <memchr>
 8015204:	b108      	cbz	r0, 801520a <_printf_i+0x1ea>
 8015206:	1b40      	subs	r0, r0, r5
 8015208:	6060      	str	r0, [r4, #4]
 801520a:	6863      	ldr	r3, [r4, #4]
 801520c:	6123      	str	r3, [r4, #16]
 801520e:	2300      	movs	r3, #0
 8015210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015214:	e7aa      	b.n	801516c <_printf_i+0x14c>
 8015216:	6923      	ldr	r3, [r4, #16]
 8015218:	462a      	mov	r2, r5
 801521a:	4649      	mov	r1, r9
 801521c:	4640      	mov	r0, r8
 801521e:	47d0      	blx	sl
 8015220:	3001      	adds	r0, #1
 8015222:	d0ad      	beq.n	8015180 <_printf_i+0x160>
 8015224:	6823      	ldr	r3, [r4, #0]
 8015226:	079b      	lsls	r3, r3, #30
 8015228:	d413      	bmi.n	8015252 <_printf_i+0x232>
 801522a:	68e0      	ldr	r0, [r4, #12]
 801522c:	9b03      	ldr	r3, [sp, #12]
 801522e:	4298      	cmp	r0, r3
 8015230:	bfb8      	it	lt
 8015232:	4618      	movlt	r0, r3
 8015234:	e7a6      	b.n	8015184 <_printf_i+0x164>
 8015236:	2301      	movs	r3, #1
 8015238:	4632      	mov	r2, r6
 801523a:	4649      	mov	r1, r9
 801523c:	4640      	mov	r0, r8
 801523e:	47d0      	blx	sl
 8015240:	3001      	adds	r0, #1
 8015242:	d09d      	beq.n	8015180 <_printf_i+0x160>
 8015244:	3501      	adds	r5, #1
 8015246:	68e3      	ldr	r3, [r4, #12]
 8015248:	9903      	ldr	r1, [sp, #12]
 801524a:	1a5b      	subs	r3, r3, r1
 801524c:	42ab      	cmp	r3, r5
 801524e:	dcf2      	bgt.n	8015236 <_printf_i+0x216>
 8015250:	e7eb      	b.n	801522a <_printf_i+0x20a>
 8015252:	2500      	movs	r5, #0
 8015254:	f104 0619 	add.w	r6, r4, #25
 8015258:	e7f5      	b.n	8015246 <_printf_i+0x226>
 801525a:	bf00      	nop
 801525c:	0801588d 	.word	0x0801588d
 8015260:	0801589e 	.word	0x0801589e

08015264 <memmove>:
 8015264:	4288      	cmp	r0, r1
 8015266:	b510      	push	{r4, lr}
 8015268:	eb01 0402 	add.w	r4, r1, r2
 801526c:	d902      	bls.n	8015274 <memmove+0x10>
 801526e:	4284      	cmp	r4, r0
 8015270:	4623      	mov	r3, r4
 8015272:	d807      	bhi.n	8015284 <memmove+0x20>
 8015274:	1e43      	subs	r3, r0, #1
 8015276:	42a1      	cmp	r1, r4
 8015278:	d008      	beq.n	801528c <memmove+0x28>
 801527a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801527e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015282:	e7f8      	b.n	8015276 <memmove+0x12>
 8015284:	4402      	add	r2, r0
 8015286:	4601      	mov	r1, r0
 8015288:	428a      	cmp	r2, r1
 801528a:	d100      	bne.n	801528e <memmove+0x2a>
 801528c:	bd10      	pop	{r4, pc}
 801528e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015292:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015296:	e7f7      	b.n	8015288 <memmove+0x24>

08015298 <_init>:
 8015298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801529a:	bf00      	nop
 801529c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801529e:	bc08      	pop	{r3}
 80152a0:	469e      	mov	lr, r3
 80152a2:	4770      	bx	lr

080152a4 <_fini>:
 80152a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80152a6:	bf00      	nop
 80152a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80152aa:	bc08      	pop	{r3}
 80152ac:	469e      	mov	lr, r3
 80152ae:	4770      	bx	lr
