Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 12 16:36:18 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_Waterfall_timing_summary_routed.rpt -pb Lab5_Waterfall_timing_summary_routed.pb -rpx Lab5_Waterfall_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5_Waterfall
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: mmc0/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mmc0/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mmc0/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mmc0/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mmc0/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mmc0/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mmc0/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mmc0/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mmc0/q_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.617        0.000                      0                   99        0.162        0.000                      0                   99        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.617        0.000                      0                   99        0.162        0.000                      0                   99        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 1.898ns (39.808%)  route 2.870ns (60.192%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.628     5.231    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.958     6.645    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  mmc0/d_reg_i_3/O
                         net (fo=38, routed)          0.484     7.252    mmc0/d_reg_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.376 r  mmc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.857     8.233    ubc0/S[0]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.870 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.870    ubc0/q0_carry_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.987 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.987    ubc0/q0_carry__0_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.104 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    ubc0/q0_carry__1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.427 r  ubc0/q0_carry__2/O[1]
                         net (fo=2, routed)           0.571     9.999    ubc0_n_19
    DSP48_X0Y30          DSP48E1                                      r  d_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.602    15.024    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.248    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.632    14.616    d_reg
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.814ns (37.667%)  route 3.002ns (62.333%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.628     5.231    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.958     6.645    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  mmc0/d_reg_i_3/O
                         net (fo=38, routed)          0.484     7.252    mmc0/d_reg_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.376 r  mmc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.857     8.233    ubc0/S[0]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.870 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.870    ubc0/q0_carry_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.987 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.987    ubc0/q0_carry__0_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.104 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    ubc0/q0_carry__1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.343 r  ubc0/q0_carry__2/O[2]
                         net (fo=2, routed)           0.703    10.047    ubc0_n_18
    DSP48_X0Y30          DSP48E1                                      r  d_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.602    15.024    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.248    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.539    14.709    d_reg
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.677ns (35.527%)  route 3.043ns (64.473%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.628     5.231    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.958     6.645    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  mmc0/d_reg_i_3/O
                         net (fo=38, routed)          0.484     7.252    mmc0/d_reg_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.376 r  mmc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.857     8.233    ubc0/S[0]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.870 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.870    ubc0/q0_carry_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.987 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.987    ubc0/q0_carry__0_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.206 r  ubc0/q0_carry__1/O[0]
                         net (fo=2, routed)           0.745     9.951    ubc0_n_24
    DSP48_X0Y30          DSP48E1                                      r  d_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.602    15.024    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.248    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.621    14.627    d_reg
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.890ns (39.432%)  route 2.903ns (60.568%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.628     5.231    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.958     6.645    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  mmc0/d_reg_i_3/O
                         net (fo=38, routed)          0.484     7.252    mmc0/d_reg_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.376 r  mmc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.857     8.233    ubc0/S[0]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.870 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.870    ubc0/q0_carry_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.987 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.987    ubc0/q0_carry__0_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.104 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    ubc0/q0_carry__1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.419 r  ubc0/q0_carry__2/O[3]
                         net (fo=2, routed)           0.605    10.024    ubc0_n_17
    DSP48_X0Y30          DSP48E1                                      r  d_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.602    15.024    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.248    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.545    14.703    d_reg
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.654ns  (logic 1.794ns (38.548%)  route 2.860ns (61.452%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.628     5.231    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.958     6.645    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  mmc0/d_reg_i_3/O
                         net (fo=38, routed)          0.484     7.252    mmc0/d_reg_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.376 r  mmc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.857     8.233    ubc0/S[0]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.870 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.870    ubc0/q0_carry_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.987 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.987    ubc0/q0_carry__0_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.104 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    ubc0/q0_carry__1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.323 r  ubc0/q0_carry__2/O[0]
                         net (fo=2, routed)           0.561     9.885    ubc0_n_20
    DSP48_X0Y30          DSP48E1                                      r  d_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.602    15.024    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.248    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.621    14.627    d_reg
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.781ns (38.412%)  route 2.856ns (61.588%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.628     5.231    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.958     6.645    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  mmc0/d_reg_i_3/O
                         net (fo=38, routed)          0.484     7.252    mmc0/d_reg_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.376 r  mmc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.857     8.233    ubc0/S[0]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.870 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.870    ubc0/q0_carry_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.987 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.987    ubc0/q0_carry__0_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.310 r  ubc0/q0_carry__1/O[1]
                         net (fo=2, routed)           0.557     9.867    ubc0_n_23
    DSP48_X0Y30          DSP48E1                                      r  d_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.602    15.024    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.248    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.632    14.616    d_reg
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.697ns (36.782%)  route 2.917ns (63.218%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.628     5.231    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.958     6.645    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  mmc0/d_reg_i_3/O
                         net (fo=38, routed)          0.484     7.252    mmc0/d_reg_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.376 r  mmc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.857     8.233    ubc0/S[0]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.870 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.870    ubc0/q0_carry_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.987 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.987    ubc0/q0_carry__0_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.226 r  ubc0/q0_carry__1/O[2]
                         net (fo=2, routed)           0.618     9.844    ubc0_n_22
    DSP48_X0Y30          DSP48E1                                      r  d_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.602    15.024    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.248    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.627    14.621    d_reg
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.890ns (41.055%)  route 2.714ns (58.945%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.628     5.231    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.958     6.645    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  mmc0/d_reg_i_3/O
                         net (fo=38, routed)          0.484     7.252    mmc0/d_reg_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.376 r  mmc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.857     8.233    ubc0/S[0]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.870 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.870    ubc0/q0_carry_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.987 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.987    ubc0/q0_carry__0_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.104 r  ubc0/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    ubc0/q0_carry__1_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.419 r  ubc0/q0_carry__2/O[3]
                         net (fo=2, routed)           0.415     9.834    ubc0_n_17
    DSP48_X0Y30          DSP48E1                                      r  d_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.602    15.024    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.248    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.633    14.615    d_reg
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.560ns (33.889%)  route 3.043ns (66.111%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.628     5.231    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.958     6.645    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  mmc0/d_reg_i_3/O
                         net (fo=38, routed)          0.484     7.252    mmc0/d_reg_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.376 r  mmc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.857     8.233    ubc0/S[0]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.870 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.870    ubc0/q0_carry_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.089 r  ubc0/q0_carry__0/O[0]
                         net (fo=2, routed)           0.745     9.834    ubc0_n_28
    DSP48_X0Y30          DSP48E1                                      r  d_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.602    15.024    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.248    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.621    14.627    d_reg
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.773ns (37.916%)  route 2.903ns (62.084%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.628     5.231    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.958     6.645    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.124     6.769 r  mmc0/d_reg_i_3/O
                         net (fo=38, routed)          0.484     7.252    mmc0/d_reg_i_3_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.376 r  mmc0/q0_carry_i_5/O
                         net (fo=1, routed)           0.857     8.233    ubc0/S[0]
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.870 r  ubc0/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.870    ubc0/q0_carry_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.987 r  ubc0/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.987    ubc0/q0_carry__0_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.302 r  ubc0/q0_carry__1/O[3]
                         net (fo=2, routed)           0.605     9.907    ubc0_n_21
    DSP48_X0Y30          DSP48E1                                      r  d_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.602    15.024    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y30          DSP48E1                                      r  d_reg/CLK
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.248    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.545    14.703    d_reg
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  4.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.482    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.110     1.734    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  mmc0/q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.779    mmc0/q_0[8]
    SLICE_X8Y73          FDRE                                         r  mmc0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.996    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  mmc0/q_reg[8]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.121     1.616    mmc0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mmc0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.482    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mmc0/q_reg[5]/Q
                         net (fo=5, routed)           0.110     1.734    mmc0/q[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  mmc0/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.779    mmc0/q_0[7]
    SLICE_X8Y73          FDRE                                         r  mmc0/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.996    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  mmc0/q_reg[7]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120     1.615    mmc0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.697%)  route 0.130ns (38.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.482    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  mmc0/q_reg[0]/Q
                         net (fo=10, routed)          0.130     1.776    mmc0/q[0]
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  mmc0/q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.821    mmc0/q_0[6]
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.996    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[6]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.092     1.587    mmc0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.516%)  route 0.131ns (38.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.482    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  mmc0/q_reg[0]/Q
                         net (fo=10, routed)          0.131     1.777    mmc0/q[0]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  mmc0/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    mmc0/q_0[5]
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.996    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[5]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.091     1.586    mmc0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 mmc0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.890%)  route 0.194ns (51.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.482    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  mmc0/q_reg[1]/Q
                         net (fo=10, routed)          0.194     1.818    mmc0/q[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I4_O)        0.045     1.863 r  mmc0/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    mmc0/q_0[0]
    SLICE_X8Y73          FDRE                                         r  mmc0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.996    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  mmc0/q_reg[0]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.121     1.616    mmc0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.568%)  route 0.204ns (49.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.482    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  mmc0/q_reg[0]/Q
                         net (fo=10, routed)          0.204     1.851    mmc0/q[0]
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.896 r  mmc0/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    mmc0/q_0[2]
    SLICE_X10Y74         FDRE                                         r  mmc0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.830     1.995    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  mmc0/q_reg[2]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.120     1.635    mmc0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mmc0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.898%)  route 0.210ns (50.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.481    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  mmc0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  mmc0/q_reg[2]/Q
                         net (fo=39, routed)          0.210     1.855    mmc0/q[2]
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  mmc0/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.900    mmc0/q_0[4]
    SLICE_X10Y73         FDRE                                         r  mmc0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.996    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  mmc0/q_reg[4]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.120     1.615    mmc0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mmc0/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.878%)  route 0.219ns (51.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.482    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  mmc0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.164     1.646 f  mmc0/q_reg[4]/Q
                         net (fo=39, routed)          0.219     1.865    mmc0/q[4]
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.910 r  mmc0/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.910    mmc0/q_0[3]
    SLICE_X10Y74         FDRE                                         r  mmc0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.830     1.995    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  mmc0/q_reg[3]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.121     1.615    mmc0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mmc0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmc0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.205%)  route 0.216ns (50.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.482    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  mmc0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  mmc0/q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.862    mmc0/q[0]
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.907 r  mmc0/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    mmc0/q_0[1]
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.996    mmc0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  mmc0/q_reg[1]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.092     1.587    mmc0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ubc0/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ubc0/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.256ns (58.648%)  route 0.181ns (41.352%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.566     1.485    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  ubc0/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ubc0/q_reg[16]/Q
                         net (fo=5, routed)           0.181     1.807    mmc0/q_reg[16]
    SLICE_X11Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  mmc0/q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.852    mmc0/q[16]_i_2_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.922 r  mmc0/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    ubc0/q_reg[16]_2[0]
    SLICE_X11Y79         FDRE                                         r  ubc0/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     2.000    ubc0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  ubc0/q_reg[16]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X11Y79         FDRE (Hold_fdre_C_D)         0.105     1.590    ubc0/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X0Y30     d_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y80     LED_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y70     LED_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y70     LED_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y70     LED_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y71     LED_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y70     LED_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y75     LED_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y80     LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y74    mmc0/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y74    mmc0/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y75    ubc0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y75    ubc0/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y75    ubc0/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y75    ubc0/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y71     LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y71     LED_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y71     LED_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y80     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y80     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y80     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y70     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y70     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y70     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y70     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y70     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y70     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y71     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y71     LED_reg[13]/C



