-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SABR_pow_generic_double_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    base_r : IN STD_LOGIC_VECTOR (63 downto 0);
    exp : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of SABR_pow_generic_double_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv90_58B90BFBE8E7BCD5E4F1 : STD_LOGIC_VECTOR (89 downto 0) := "000000000001011000101110010000101111111011111010001110011110111100110101011110010011110001";
    constant ap_const_lv71_58B90BFBE8E7BCD5E4 : STD_LOGIC_VECTOR (70 downto 0) := "10110001011100100001011111110111110100011100111101111001101010111100100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv44_0 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv12_C01 : STD_LOGIC_VECTOR (11 downto 0) := "110000000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_C02 : STD_LOGIC_VECTOR (11 downto 0) := "110000000010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv45_0 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv52_FFFFFFFFFFFFF : STD_LOGIC_VECTOR (51 downto 0) := "1111111111111111111111111111111111111111111111111111";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv12_33 : STD_LOGIC_VECTOR (11 downto 0) := "000000110011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv12_35 : STD_LOGIC_VECTOR (11 downto 0) := "000000110101";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv58_10 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv49_0 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv13_1C02 : STD_LOGIC_VECTOR (12 downto 0) := "1110000000010";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv63_3FF0000000000000 : STD_LOGIC_VECTOR (62 downto 0) := "011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_7FF0000000000000 : STD_LOGIC_VECTOR (62 downto 0) := "111111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_7FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv31_5C55 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000101110001010101";

attribute shreg_extract : string;
    signal pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log0_lut_table_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log0_lut_table_array_q0 : STD_LOGIC_VECTOR (108 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0 : STD_LOGIC_VECTOR (104 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0 : STD_LOGIC_VECTOR (101 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0 : STD_LOGIC_VECTOR (96 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0 : STD_LOGIC_VECTOR (91 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0 : STD_LOGIC_VECTOR (86 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0 : STD_LOGIC_VECTOR (81 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0 : STD_LOGIC_VECTOR (76 downto 0);
    signal pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0 : STD_LOGIC_VECTOR (57 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0 : STD_LOGIC_VECTOR (25 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1 : STD_LOGIC_VECTOR (25 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0 : STD_LOGIC_VECTOR (41 downto 0);
    signal exp_read_reg_2909 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exp_read_reg_2909_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter37_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter38_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter39_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter40_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter41_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter42_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter43_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter44_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter45_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter46_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter47_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter48_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_read_reg_2909_pp0_iter49_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal bs_exp_reg_2914 : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter15_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter16_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter17_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter18_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter19_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter20_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter21_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter22_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter23_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter24_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter25_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter26_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter27_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter28_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter29_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter30_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter31_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter32_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter33_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter34_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter35_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter36_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter37_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter38_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter39_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter40_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter41_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter42_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_exp_reg_2914_pp0_iter43_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal bs_sig_fu_674_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal bs_sig_reg_2921 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_reg_2929 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2929_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2936_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln502_fu_704_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter37_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter38_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter39_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter40_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter41_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter42_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter43_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter44_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter45_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln502_reg_2942_pp0_iter46_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln340_1_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln340_1_reg_2952_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_reg_2958_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal b_frac_2_fu_739_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal b_frac_2_reg_2963 : STD_LOGIC_VECTOR (53 downto 0);
    signal b_frac_tilde_inverse_reg_2968 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_630_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln516_reg_2978 : STD_LOGIC_VECTOR (53 downto 0);
    signal a_reg_2984 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter14_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter15_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter16_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter17_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter18_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter19_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter20_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter21_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter22_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter23_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter24_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter25_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter26_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter27_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter28_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter29_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter30_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter31_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter32_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter33_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter34_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter35_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter36_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter37_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter38_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter39_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter40_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter41_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter42_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter43_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter44_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter45_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal a_reg_2984_pp0_iter46_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln39_fu_760_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal trunc_ln39_reg_2990 : STD_LOGIC_VECTOR (49 downto 0);
    signal trunc_ln39_reg_2990_pp0_iter5_reg : STD_LOGIC_VECTOR (49 downto 0);
    signal trunc_ln39_reg_2990_pp0_iter6_reg : STD_LOGIC_VECTOR (49 downto 0);
    signal trunc_ln39_reg_2990_pp0_iter7_reg : STD_LOGIC_VECTOR (49 downto 0);
    signal trunc_ln39_reg_2990_pp0_iter8_reg : STD_LOGIC_VECTOR (49 downto 0);
    signal trunc_ln39_reg_2990_pp0_iter9_reg : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp_6_reg_2995 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln42_1_fu_798_p1 : STD_LOGIC_VECTOR (74 downto 0);
    signal select_ln42_fu_814_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal select_ln42_reg_3005 : STD_LOGIC_VECTOR (75 downto 0);
    signal select_ln42_reg_3005_pp0_iter6_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal select_ln42_reg_3005_pp0_iter7_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal select_ln42_reg_3005_pp0_iter8_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal select_ln42_reg_3005_pp0_iter9_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal grp_fu_824_p2 : STD_LOGIC_VECTOR (74 downto 0);
    signal mul_ln44_reg_3015 : STD_LOGIC_VECTOR (74 downto 0);
    signal z2_reg_3020 : STD_LOGIC_VECTOR (72 downto 0);
    signal z2_reg_3020_pp0_iter11_reg : STD_LOGIC_VECTOR (72 downto 0);
    signal z2_reg_3020_pp0_iter12_reg : STD_LOGIC_VECTOR (72 downto 0);
    signal z2_reg_3020_pp0_iter13_reg : STD_LOGIC_VECTOR (72 downto 0);
    signal z2_reg_3020_pp0_iter14_reg : STD_LOGIC_VECTOR (72 downto 0);
    signal z2_reg_3020_pp0_iter15_reg : STD_LOGIC_VECTOR (72 downto 0);
    signal a_1_reg_3026 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter12_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter13_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter14_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter15_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter16_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter17_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter18_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter19_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter20_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter21_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter22_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter23_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter24_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter25_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter26_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter27_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter28_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter29_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter30_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter31_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter32_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter33_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter34_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter35_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter36_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter37_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter38_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter39_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter40_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter41_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter42_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter43_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter44_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter45_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_1_reg_3026_pp0_iter46_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_7_reg_3032 : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_7_reg_3032_pp0_iter11_reg : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_7_reg_3032_pp0_iter12_reg : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_7_reg_3032_pp0_iter13_reg : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_7_reg_3032_pp0_iter14_reg : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_7_reg_3032_pp0_iter15_reg : STD_LOGIC_VECTOR (66 downto 0);
    signal grp_fu_634_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal mul_ln44_1_reg_3047 : STD_LOGIC_VECTOR (78 downto 0);
    signal sub_ln44_1_fu_936_p2 : STD_LOGIC_VECTOR (81 downto 0);
    signal sub_ln44_1_reg_3052 : STD_LOGIC_VECTOR (81 downto 0);
    signal a_2_reg_3057 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter17_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter18_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter19_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter20_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter21_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter22_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter23_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter24_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter25_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter26_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter27_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter28_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter29_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter30_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter31_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter32_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter33_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter34_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter35_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter36_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter37_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter38_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter39_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter40_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter41_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter42_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter43_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter44_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter45_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_reg_3057_pp0_iter46_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln39_1_fu_952_p1 : STD_LOGIC_VECTOR (75 downto 0);
    signal trunc_ln39_1_reg_3063 : STD_LOGIC_VECTOR (75 downto 0);
    signal trunc_ln39_1_reg_3063_pp0_iter17_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal trunc_ln39_1_reg_3063_pp0_iter18_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal trunc_ln39_1_reg_3063_pp0_iter19_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal trunc_ln39_1_reg_3063_pp0_iter20_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal trunc_ln39_1_reg_3063_pp0_iter21_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal z3_fu_956_p3 : STD_LOGIC_VECTOR (82 downto 0);
    signal z3_reg_3068 : STD_LOGIC_VECTOR (82 downto 0);
    signal z3_reg_3068_pp0_iter18_reg : STD_LOGIC_VECTOR (82 downto 0);
    signal z3_reg_3068_pp0_iter19_reg : STD_LOGIC_VECTOR (82 downto 0);
    signal z3_reg_3068_pp0_iter20_reg : STD_LOGIC_VECTOR (82 downto 0);
    signal z3_reg_3068_pp0_iter21_reg : STD_LOGIC_VECTOR (82 downto 0);
    signal grp_fu_650_p2 : STD_LOGIC_VECTOR (88 downto 0);
    signal mul_ln44_2_reg_3083 : STD_LOGIC_VECTOR (88 downto 0);
    signal z4_reg_3088 : STD_LOGIC_VECTOR (91 downto 0);
    signal z4_reg_3088_pp0_iter23_reg : STD_LOGIC_VECTOR (91 downto 0);
    signal z4_reg_3088_pp0_iter24_reg : STD_LOGIC_VECTOR (91 downto 0);
    signal z4_reg_3088_pp0_iter25_reg : STD_LOGIC_VECTOR (91 downto 0);
    signal z4_reg_3088_pp0_iter26_reg : STD_LOGIC_VECTOR (91 downto 0);
    signal z4_reg_3088_pp0_iter27_reg : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_8_reg_3094 : STD_LOGIC_VECTOR (85 downto 0);
    signal tmp_8_reg_3094_pp0_iter23_reg : STD_LOGIC_VECTOR (85 downto 0);
    signal tmp_8_reg_3094_pp0_iter24_reg : STD_LOGIC_VECTOR (85 downto 0);
    signal tmp_8_reg_3094_pp0_iter25_reg : STD_LOGIC_VECTOR (85 downto 0);
    signal tmp_8_reg_3094_pp0_iter26_reg : STD_LOGIC_VECTOR (85 downto 0);
    signal tmp_8_reg_3094_pp0_iter27_reg : STD_LOGIC_VECTOR (85 downto 0);
    signal tmp_9_reg_3099 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter23_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter24_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter25_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter26_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter27_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter28_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter29_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter30_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter31_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter32_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter33_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter34_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter35_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter36_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter37_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter38_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter39_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter40_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter41_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter42_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter43_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter44_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_3099_pp0_iter45_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_658_p2 : STD_LOGIC_VECTOR (96 downto 0);
    signal mul_ln44_3_reg_3115 : STD_LOGIC_VECTOR (96 downto 0);
    signal tmp_10_reg_3120 : STD_LOGIC_VECTOR (86 downto 0);
    signal tmp_10_reg_3120_pp0_iter29_reg : STD_LOGIC_VECTOR (86 downto 0);
    signal tmp_10_reg_3120_pp0_iter30_reg : STD_LOGIC_VECTOR (86 downto 0);
    signal tmp_10_reg_3120_pp0_iter31_reg : STD_LOGIC_VECTOR (86 downto 0);
    signal tmp_10_reg_3120_pp0_iter32_reg : STD_LOGIC_VECTOR (86 downto 0);
    signal tmp_10_reg_3120_pp0_iter33_reg : STD_LOGIC_VECTOR (86 downto 0);
    signal tmp_11_reg_3126 : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_11_reg_3126_pp0_iter29_reg : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_11_reg_3126_pp0_iter30_reg : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_11_reg_3126_pp0_iter31_reg : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_11_reg_3126_pp0_iter32_reg : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_11_reg_3126_pp0_iter33_reg : STD_LOGIC_VECTOR (80 downto 0);
    signal tmp_13_reg_3131 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter29_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter30_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter31_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter32_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter33_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter34_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter35_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter36_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter37_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter38_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter39_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter40_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter41_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter42_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter43_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter44_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_reg_3131_pp0_iter45_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_654_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal mul_ln44_4_reg_3147 : STD_LOGIC_VECTOR (91 downto 0);
    signal tmp_14_reg_3152 : STD_LOGIC_VECTOR (81 downto 0);
    signal tmp_14_reg_3152_pp0_iter35_reg : STD_LOGIC_VECTOR (81 downto 0);
    signal tmp_14_reg_3152_pp0_iter36_reg : STD_LOGIC_VECTOR (81 downto 0);
    signal tmp_14_reg_3152_pp0_iter37_reg : STD_LOGIC_VECTOR (81 downto 0);
    signal tmp_14_reg_3152_pp0_iter38_reg : STD_LOGIC_VECTOR (81 downto 0);
    signal tmp_14_reg_3152_pp0_iter39_reg : STD_LOGIC_VECTOR (81 downto 0);
    signal tmp_15_reg_3158 : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_15_reg_3158_pp0_iter35_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_15_reg_3158_pp0_iter36_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_15_reg_3158_pp0_iter37_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_15_reg_3158_pp0_iter38_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_15_reg_3158_pp0_iter39_reg : STD_LOGIC_VECTOR (75 downto 0);
    signal tmp_16_reg_3163 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter35_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter36_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter37_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter38_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter39_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter40_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter41_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter42_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter43_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter44_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_reg_3163_pp0_iter45_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_646_p2 : STD_LOGIC_VECTOR (86 downto 0);
    signal mul_ln44_5_reg_3179 : STD_LOGIC_VECTOR (86 downto 0);
    signal tmp_17_reg_3184 : STD_LOGIC_VECTOR (76 downto 0);
    signal tmp_17_reg_3184_pp0_iter41_reg : STD_LOGIC_VECTOR (76 downto 0);
    signal tmp_17_reg_3184_pp0_iter42_reg : STD_LOGIC_VECTOR (76 downto 0);
    signal tmp_17_reg_3184_pp0_iter43_reg : STD_LOGIC_VECTOR (76 downto 0);
    signal tmp_17_reg_3184_pp0_iter44_reg : STD_LOGIC_VECTOR (76 downto 0);
    signal tmp_17_reg_3184_pp0_iter45_reg : STD_LOGIC_VECTOR (76 downto 0);
    signal tmp_18_reg_3190 : STD_LOGIC_VECTOR (70 downto 0);
    signal tmp_18_reg_3190_pp0_iter41_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal tmp_18_reg_3190_pp0_iter42_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal tmp_18_reg_3190_pp0_iter43_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal tmp_18_reg_3190_pp0_iter44_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal tmp_18_reg_3190_pp0_iter45_reg : STD_LOGIC_VECTOR (70 downto 0);
    signal tmp_19_reg_3195 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_reg_3195_pp0_iter41_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_reg_3195_pp0_iter42_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_reg_3195_pp0_iter43_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_reg_3195_pp0_iter44_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_reg_3195_pp0_iter45_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_is_1_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_1_reg_3211 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_1_reg_3211_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_1_reg_3211_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_1_reg_3211_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_1_reg_3211_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_1_reg_3211_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_3_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_3_reg_3217 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_3_reg_3217_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_3_reg_3217_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_3_reg_3217_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_3_reg_3217_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_3_reg_3217_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_3_reg_3217_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_3223 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_3223_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_3223_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_3223_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_3223_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_0_reg_3223_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_3230 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_3230_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_3230_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_3230_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_3230_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_3230_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal b_exp_2_fu_1364_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_2_reg_3237 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_638_p2 : STD_LOGIC_VECTOR (81 downto 0);
    signal mul_ln44_6_reg_3247 : STD_LOGIC_VECTOR (81 downto 0);
    signal tmp_20_reg_3272 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_20_reg_3272_pp0_iter47_reg : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_20_reg_3272_pp0_iter48_reg : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_21_reg_3277 : STD_LOGIC_VECTOR (39 downto 0);
    signal logn_3_reg_3302 : STD_LOGIC_VECTOR (91 downto 0);
    signal logn_4_reg_3307 : STD_LOGIC_VECTOR (86 downto 0);
    signal add_ln209_4_fu_1480_p2 : STD_LOGIC_VECTOR (82 downto 0);
    signal add_ln209_4_reg_3312 : STD_LOGIC_VECTOR (82 downto 0);
    signal zext_ln522_fu_1486_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal add_ln209_fu_1509_p2 : STD_LOGIC_VECTOR (108 downto 0);
    signal add_ln209_reg_3323 : STD_LOGIC_VECTOR (108 downto 0);
    signal add_ln209_1_fu_1515_p2 : STD_LOGIC_VECTOR (102 downto 0);
    signal add_ln209_1_reg_3328 : STD_LOGIC_VECTOR (102 downto 0);
    signal add_ln209_5_fu_1530_p2 : STD_LOGIC_VECTOR (92 downto 0);
    signal add_ln209_5_reg_3333 : STD_LOGIC_VECTOR (92 downto 0);
    signal lshr_ln_reg_3338 : STD_LOGIC_VECTOR (77 downto 0);
    signal grp_fu_604_p2 : STD_LOGIC_VECTOR (89 downto 0);
    signal Elog2_reg_3343 : STD_LOGIC_VECTOR (89 downto 0);
    signal log_sum_1_fu_1557_p2 : STD_LOGIC_VECTOR (108 downto 0);
    signal log_sum_1_reg_3348 : STD_LOGIC_VECTOR (108 downto 0);
    signal lshr_ln522_1_reg_3353 : STD_LOGIC_VECTOR (71 downto 0);
    signal es_exp_fu_1600_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal es_exp_reg_3358 : STD_LOGIC_VECTOR (10 downto 0);
    signal es_exp_reg_3358_pp0_iter51_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal es_exp_reg_3358_pp0_iter52_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal es_exp_reg_3358_pp0_iter53_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal es_exp_reg_3358_pp0_iter54_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln486_1_fu_1612_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln486_1_reg_3363 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_is_n1_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_3368_pp0_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_fu_1636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_reg_3374 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_inf_reg_3379 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_2_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_2_reg_3384 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_neg_fu_1675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_neg_reg_3389 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_neg_reg_3389_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_neg_reg_3389_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_neg_reg_3389_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_neg_reg_3389_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_neg_reg_3389_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln373_fu_1712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln373_reg_3395 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_fu_1730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_reg_3400_pp0_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_fu_1769_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_reg_3407 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_reg_3407_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_reg_3407_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_reg_3407_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_reg_3407_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_reg_3407_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_2_reg_3412_pp0_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_2_reg_3418_pp0_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal log_base_reg_3424 : STD_LOGIC_VECTOR (77 downto 0);
    signal e_frac_2_fu_1914_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal e_frac_2_reg_3429 : STD_LOGIC_VECTOR (53 downto 0);
    signal m_exp_fu_1922_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal m_exp_reg_3434 : STD_LOGIC_VECTOR (11 downto 0);
    signal m_exp_reg_3434_pp0_iter52_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal m_exp_reg_3434_pp0_iter53_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal m_exp_reg_3434_pp0_iter54_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal m_exp_reg_3434_pp0_iter55_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_1941_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_3444 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_3444_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_3444_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_3444_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_3444_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_3444_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_3444_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_fu_2010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_2_reg_3452_pp0_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_642_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal m_frac_l_reg_3468 : STD_LOGIC_VECTOR (130 downto 0);
    signal m_frac_l_reg_3468_pp0_iter56_reg : STD_LOGIC_VECTOR (130 downto 0);
    signal m_frac_l_reg_3468_pp0_iter57_reg : STD_LOGIC_VECTOR (130 downto 0);
    signal sext_ln545_fu_2029_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln545_reg_3478 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_fu_2033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_3483 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln553_fu_2041_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln553_reg_3488 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_reg_3493 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_3493_pp0_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_fu_2061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_reg_3499_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_3504_pp0_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln545_1_fu_2126_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln545_1_reg_3512 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_fix_l_fu_2152_p3 : STD_LOGIC_VECTOR (129 downto 0);
    signal m_fix_l_reg_3517 : STD_LOGIC_VECTOR (129 downto 0);
    signal m_fix_reg_3523 : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_3523_pp0_iter57_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_3523_pp0_iter58_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_3523_pp0_iter59_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_3523_pp0_iter60_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_3523_pp0_iter61_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_3523_pp0_iter62_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_3523_pp0_iter63_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal m_fix_reg_3523_pp0_iter64_reg : STD_LOGIC_VECTOR (58 downto 0);
    signal tmp_23_reg_3528 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3528_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln546_fu_2245_p2 : STD_LOGIC_VECTOR (129 downto 0);
    signal shl_ln546_reg_3538 : STD_LOGIC_VECTOR (129 downto 0);
    signal ashr_ln546_fu_2250_p2 : STD_LOGIC_VECTOR (129 downto 0);
    signal ashr_ln546_reg_3543 : STD_LOGIC_VECTOR (129 downto 0);
    signal icmp_ln628_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_3553_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_fu_2319_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter60_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter61_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter62_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter63_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter64_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter65_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter66_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter67_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter68_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter69_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter70_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter71_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter72_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter73_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter74_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter75_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_reg_3558_pp0_iter76_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal m_fix_a_reg_3570 : STD_LOGIC_VECTOR (58 downto 0);
    signal m_diff_hi_reg_3575 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_reg_3575_pp0_iter66_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_reg_3575_pp0_iter67_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_reg_3575_pp0_iter68_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_reg_3575_pp0_iter69_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_reg_3575_pp0_iter70_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal m_diff_hi_reg_3575_pp0_iter71_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_3580 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_3580_pp0_iter66_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_3580_pp0_iter67_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_3580_pp0_iter68_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_3580_pp0_iter69_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_3580_pp0_iter70_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_3580_pp0_iter71_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z2_reg_3580_pp0_iter72_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_fu_2365_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_reg_3587 : STD_LOGIC_VECTOR (7 downto 0);
    signal Z3_reg_3587_pp0_iter66_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal Z4_fu_2375_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal Z4_reg_3592 : STD_LOGIC_VECTOR (34 downto 0);
    signal exp_Z4_m_1_fu_2416_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal exp_Z4_m_1_reg_3607 : STD_LOGIC_VECTOR (35 downto 0);
    signal exp_Z4_m_1_reg_3607_pp0_iter67_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal exp_Z4_m_1_reg_3607_pp0_iter68_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal f_Z3_reg_3613 : STD_LOGIC_VECTOR (25 downto 0);
    signal exp_Z3_m_1_fu_2422_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal exp_Z3_m_1_reg_3618 : STD_LOGIC_VECTOR (42 downto 0);
    signal exp_Z3_m_1_reg_3618_pp0_iter68_reg : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_25_reg_3633 : STD_LOGIC_VECTOR (19 downto 0);
    signal exp_Z2P_m_1_fu_2468_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2P_m_1_reg_3643 : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2P_m_1_reg_3643_pp0_iter70_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2P_m_1_reg_3643_pp0_iter71_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2P_m_1_reg_3643_pp0_iter72_reg : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_26_reg_3649 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_26_reg_3649_pp0_iter70_reg : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_26_reg_3649_pp0_iter71_reg : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_26_reg_3649_pp0_iter72_reg : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_27_reg_3670 : STD_LOGIC_VECTOR (35 downto 0);
    signal exp_Z1_reg_3675 : STD_LOGIC_VECTOR (57 downto 0);
    signal exp_Z1_reg_3675_pp0_iter74_reg : STD_LOGIC_VECTOR (57 downto 0);
    signal exp_Z1_reg_3675_pp0_iter75_reg : STD_LOGIC_VECTOR (57 downto 0);
    signal exp_Z1P_m_1_reg_3680 : STD_LOGIC_VECTOR (49 downto 0);
    signal exp_Z1_hi_reg_3685 : STD_LOGIC_VECTOR (49 downto 0);
    signal add_ln616_fu_2575_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal add_ln616_reg_3700 : STD_LOGIC_VECTOR (57 downto 0);
    signal grp_fu_626_p2 : STD_LOGIC_VECTOR (98 downto 0);
    signal mul_ln616_reg_3705 : STD_LOGIC_VECTOR (98 downto 0);
    signal or_ln628_fu_2636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln628_reg_3710 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln645_fu_2642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln645_reg_3716 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_sig_fu_2668_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal out_sig_reg_3721 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln657_fu_2676_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln657_reg_3726 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln46_3_fu_1375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_4_fu_1379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_5_fu_1383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_6_fu_1436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_fu_1460_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_1_fu_1464_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_2_fu_1468_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln249_fu_2389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln254_fu_2394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln273_fu_2449_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln611_fu_2501_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local : STD_LOGIC;
    signal pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local : STD_LOGIC;
    signal grp_fu_604_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_fu_614_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_614_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_618_p0 : STD_LOGIC_VECTOR (42 downto 0);
    signal grp_fu_618_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_622_p0 : STD_LOGIC_VECTOR (48 downto 0);
    signal grp_fu_622_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_626_p0 : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_fu_626_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal grp_fu_630_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_634_p0 : STD_LOGIC_VECTOR (72 downto 0);
    signal grp_fu_634_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_638_p0 : STD_LOGIC_VECTOR (76 downto 0);
    signal grp_fu_638_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_646_p0 : STD_LOGIC_VECTOR (81 downto 0);
    signal grp_fu_646_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_650_p0 : STD_LOGIC_VECTOR (82 downto 0);
    signal grp_fu_650_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_654_p0 : STD_LOGIC_VECTOR (86 downto 0);
    signal grp_fu_654_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_658_p0 : STD_LOGIC_VECTOR (91 downto 0);
    signal grp_fu_658_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_fu_662_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal index0_fu_694_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_frac_1_fu_728_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln485_fu_735_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal b_frac_fu_719_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_s_fu_779_p3 : STD_LOGIC_VECTOR (69 downto 0);
    signal zext_ln42_fu_786_p1 : STD_LOGIC_VECTOR (73 downto 0);
    signal z1_fu_772_p3 : STD_LOGIC_VECTOR (70 downto 0);
    signal zext_ln42_2_cast_fu_790_p3 : STD_LOGIC_VECTOR (74 downto 0);
    signal tmp_4_fu_802_p3 : STD_LOGIC_VECTOR (75 downto 0);
    signal zext_ln42_2_fu_810_p1 : STD_LOGIC_VECTOR (75 downto 0);
    signal grp_fu_824_p0 : STD_LOGIC_VECTOR (70 downto 0);
    signal grp_fu_824_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln_fu_830_p3 : STD_LOGIC_VECTOR (74 downto 0);
    signal zext_ln44_fu_837_p1 : STD_LOGIC_VECTOR (75 downto 0);
    signal add_ln44_fu_841_p2 : STD_LOGIC_VECTOR (75 downto 0);
    signal zext_ln44_2_fu_846_p1 : STD_LOGIC_VECTOR (75 downto 0);
    signal sub_ln44_fu_849_p2 : STD_LOGIC_VECTOR (75 downto 0);
    signal zext_ln40_fu_893_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal shl_ln44_1_fu_904_p3 : STD_LOGIC_VECTOR (80 downto 0);
    signal eZ_fu_896_p3 : STD_LOGIC_VECTOR (80 downto 0);
    signal zext_ln44_3_fu_911_p1 : STD_LOGIC_VECTOR (81 downto 0);
    signal zext_ln44_4_fu_915_p1 : STD_LOGIC_VECTOR (81 downto 0);
    signal shl_ln44_2_fu_925_p3 : STD_LOGIC_VECTOR (79 downto 0);
    signal add_ln44_1_fu_919_p2 : STD_LOGIC_VECTOR (81 downto 0);
    signal zext_ln44_7_fu_932_p1 : STD_LOGIC_VECTOR (81 downto 0);
    signal zext_ln40_1_fu_972_p1 : STD_LOGIC_VECTOR (94 downto 0);
    signal shl_ln44_4_fu_983_p3 : STD_LOGIC_VECTOR (100 downto 0);
    signal eZ_1_fu_975_p3 : STD_LOGIC_VECTOR (95 downto 0);
    signal zext_ln44_8_fu_990_p1 : STD_LOGIC_VECTOR (101 downto 0);
    signal zext_ln44_9_fu_994_p1 : STD_LOGIC_VECTOR (101 downto 0);
    signal shl_ln44_5_fu_1004_p3 : STD_LOGIC_VECTOR (94 downto 0);
    signal add_ln44_2_fu_998_p2 : STD_LOGIC_VECTOR (101 downto 0);
    signal zext_ln44_12_fu_1011_p1 : STD_LOGIC_VECTOR (101 downto 0);
    signal sub_ln44_2_fu_1015_p2 : STD_LOGIC_VECTOR (101 downto 0);
    signal zext_ln40_2_fu_1059_p1 : STD_LOGIC_VECTOR (108 downto 0);
    signal shl_ln44_6_fu_1070_p3 : STD_LOGIC_VECTOR (119 downto 0);
    signal eZ_2_fu_1062_p3 : STD_LOGIC_VECTOR (109 downto 0);
    signal zext_ln44_13_fu_1077_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal zext_ln44_14_fu_1081_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal shl_ln44_7_fu_1091_p3 : STD_LOGIC_VECTOR (107 downto 0);
    signal add_ln44_3_fu_1085_p2 : STD_LOGIC_VECTOR (120 downto 0);
    signal zext_ln44_17_fu_1098_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal sub_ln44_3_fu_1102_p2 : STD_LOGIC_VECTOR (120 downto 0);
    signal zext_ln40_3_fu_1146_p1 : STD_LOGIC_VECTOR (108 downto 0);
    signal shl_ln44_8_fu_1157_p3 : STD_LOGIC_VECTOR (124 downto 0);
    signal eZ_3_fu_1149_p3 : STD_LOGIC_VECTOR (109 downto 0);
    signal zext_ln44_18_fu_1164_p1 : STD_LOGIC_VECTOR (125 downto 0);
    signal zext_ln44_19_fu_1168_p1 : STD_LOGIC_VECTOR (125 downto 0);
    signal shl_ln44_9_fu_1178_p3 : STD_LOGIC_VECTOR (107 downto 0);
    signal add_ln44_4_fu_1172_p2 : STD_LOGIC_VECTOR (125 downto 0);
    signal zext_ln44_22_fu_1185_p1 : STD_LOGIC_VECTOR (125 downto 0);
    signal sub_ln44_4_fu_1189_p2 : STD_LOGIC_VECTOR (125 downto 0);
    signal zext_ln40_4_fu_1233_p1 : STD_LOGIC_VECTOR (108 downto 0);
    signal shl_ln44_s_fu_1244_p3 : STD_LOGIC_VECTOR (129 downto 0);
    signal eZ_4_fu_1236_p3 : STD_LOGIC_VECTOR (109 downto 0);
    signal zext_ln44_23_fu_1251_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal zext_ln44_24_fu_1255_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal shl_ln44_3_fu_1265_p3 : STD_LOGIC_VECTOR (107 downto 0);
    signal add_ln44_5_fu_1259_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal zext_ln44_27_fu_1272_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal sub_ln44_5_fu_1276_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal zext_ln486_fu_1320_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal b_exp_fu_1323_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln340_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_exp_1_fu_1358_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln40_5_fu_1387_p1 : STD_LOGIC_VECTOR (108 downto 0);
    signal shl_ln44_10_fu_1398_p3 : STD_LOGIC_VECTOR (134 downto 0);
    signal eZ_5_fu_1390_p3 : STD_LOGIC_VECTOR (109 downto 0);
    signal zext_ln44_28_fu_1405_p1 : STD_LOGIC_VECTOR (135 downto 0);
    signal zext_ln44_29_fu_1409_p1 : STD_LOGIC_VECTOR (135 downto 0);
    signal shl_ln44_11_fu_1419_p3 : STD_LOGIC_VECTOR (107 downto 0);
    signal add_ln44_6_fu_1413_p2 : STD_LOGIC_VECTOR (135 downto 0);
    signal zext_ln44_32_fu_1426_p1 : STD_LOGIC_VECTOR (135 downto 0);
    signal sub_ln44_6_fu_1430_p2 : STD_LOGIC_VECTOR (135 downto 0);
    signal zext_ln194_5_fu_1472_p1 : STD_LOGIC_VECTOR (82 downto 0);
    signal zext_ln194_6_fu_1476_p1 : STD_LOGIC_VECTOR (82 downto 0);
    signal zext_ln194_fu_1491_p1 : STD_LOGIC_VECTOR (108 downto 0);
    signal zext_ln194_1_fu_1495_p1 : STD_LOGIC_VECTOR (102 downto 0);
    signal zext_ln194_2_fu_1499_p1 : STD_LOGIC_VECTOR (102 downto 0);
    signal zext_ln194_3_fu_1503_p1 : STD_LOGIC_VECTOR (92 downto 0);
    signal zext_ln194_4_fu_1506_p1 : STD_LOGIC_VECTOR (92 downto 0);
    signal zext_ln209_1_fu_1527_p1 : STD_LOGIC_VECTOR (92 downto 0);
    signal add_ln209_3_fu_1521_p2 : STD_LOGIC_VECTOR (92 downto 0);
    signal grp_fu_614_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln209_fu_1546_p1 : STD_LOGIC_VECTOR (108 downto 0);
    signal zext_ln209_2_fu_1554_p1 : STD_LOGIC_VECTOR (108 downto 0);
    signal add_ln209_2_fu_1549_p2 : STD_LOGIC_VECTOR (108 downto 0);
    signal shl_ln1_fu_1563_p3 : STD_LOGIC_VECTOR (116 downto 0);
    signal zext_ln522_1_fu_1570_p1 : STD_LOGIC_VECTOR (116 downto 0);
    signal sub_ln522_fu_1573_p2 : STD_LOGIC_VECTOR (116 downto 0);
    signal data_1_fu_1589_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln341_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sig_fu_1608_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln18_1_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_inf_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln357_fu_1664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln357_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal es_exp_cast_fu_1680_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln373_fu_1690_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln373_fu_1696_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal lshr_ln373_fu_1700_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal and_ln373_1_fu_1706_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal x_is_p1_fu_1627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln378_fu_1718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_0_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal es_sign_fu_1592_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_pos_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln422_fu_1759_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_is_odd_fu_1769_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_is_pinf_fu_1742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_abs_greater_1_fu_1754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_ninf_fu_1748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln431_2_fu_1788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln431_fu_1777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_fu_1799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln431_3_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_1_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln431_1_fu_1783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln438_2_fu_1828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln438_1_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_fu_1839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln438_3_fu_1833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln438_1_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln438_fu_1817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln2_fu_1857_p3 : STD_LOGIC_VECTOR (119 downto 0);
    signal sext_ln525_fu_1864_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal sext_ln525_1_fu_1868_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal add_ln525_fu_1871_p2 : STD_LOGIC_VECTOR (120 downto 0);
    signal zext_ln525_fu_1877_p1 : STD_LOGIC_VECTOR (120 downto 0);
    signal add_ln525_1_fu_1880_p2 : STD_LOGIC_VECTOR (120 downto 0);
    signal e_frac_fu_1896_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln532_fu_1904_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal e_frac_1_fu_1908_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln372_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln373_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln373_fu_1955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_int_fu_1969_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_int_fu_1969_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_is_int_fu_1969_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_fu_1988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln386_fu_1993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_NaN_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln386_fu_1999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln386_1_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_NaN_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln545_fu_2024_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln421_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln422_1_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln421_fu_2071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln422_fu_2077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln422_1_fu_2083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_1_fu_2097_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_1_fu_2097_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_is_odd_1_fu_2097_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln545_fu_2121_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln545_fu_2130_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal ashr_ln545_fu_2134_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal shl_ln545_fu_2139_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal trunc_ln545_fu_2144_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal trunc_ln545_1_fu_2148_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal sext_ln552_fu_2159_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln552_fu_2162_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal sext_ln553_fu_2171_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln553_fu_2174_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal shl_ln553_fu_2178_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal ashr_ln553_fu_2183_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal select_ln553_1_fu_2188_p3 : STD_LOGIC_VECTOR (130 downto 0);
    signal shl_ln552_fu_2166_p2 : STD_LOGIC_VECTOR (130 downto 0);
    signal m_fix_0_in_in_v_v_fu_2195_p3 : STD_LOGIC_VECTOR (130 downto 0);
    signal empty_fu_2202_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal zext_ln549_fu_2206_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal m_fix_hi_fu_2220_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln546_fu_2242_p1 : STD_LOGIC_VECTOR (129 downto 0);
    signal shl_ln3_fu_2260_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal m_fix_back_fu_2255_p3 : STD_LOGIC_VECTOR (129 downto 0);
    signal sext_ln628_fu_2271_p1 : STD_LOGIC_VECTOR (130 downto 0);
    signal grp_fu_2898_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln563_fu_2296_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_9_cast_fu_2280_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln563_fu_2299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln563_1_fu_2305_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_24_fu_2289_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln563_fu_2311_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_609_p2 : STD_LOGIC_VECTOR (70 downto 0);
    signal sub_ln574_fu_2341_p2 : STD_LOGIC_VECTOR (58 downto 0);
    signal Z4_ind_fu_2379_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal f_Z4_fu_2399_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln250_fu_2409_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln250_1_fu_2412_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_618_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln261_1_fu_2456_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln261_fu_2459_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln261_fu_2464_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln255_fu_2453_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal exp_Z2_m_1_fu_2484_p4 : STD_LOGIC_VECTOR (48 downto 0);
    signal grp_fu_622_p2 : STD_LOGIC_VECTOR (92 downto 0);
    signal and_ln_fu_2515_p5 : STD_LOGIC_VECTOR (50 downto 0);
    signal zext_ln280_2_fu_2529_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal add_ln280_fu_2532_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln280_1_fu_2537_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln280_fu_2525_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_Z1P_m_1_l_fu_2541_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal shl_ln4_fu_2580_p3 : STD_LOGIC_VECTOR (106 downto 0);
    signal zext_ln616_2_fu_2587_p1 : STD_LOGIC_VECTOR (106 downto 0);
    signal add_ln616_1_fu_2590_p2 : STD_LOGIC_VECTOR (106 downto 0);
    signal tmp_28_fu_2596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_1_fu_2604_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_exp_2_fu_2609_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_fu_2620_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln628_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_1_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_2648_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_12_fu_2658_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal t_fu_2680_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_1_fu_2701_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_2_fu_2712_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal out_exp_fu_2723_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal t_3_fu_2728_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln386_3_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln386_1_fu_2744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln386_2_fu_2755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln342_fu_2765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln342_1_fu_2770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln431_fu_2691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln431_5_fu_2781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln438_fu_2696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln438_5_fu_2792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln628_1_fu_2798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln629_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln628_fu_2819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln645_fu_2824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln342_fu_2750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln386_1_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln431_4_fu_2776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln438_4_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln629_fu_2803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln629_1_fu_2813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln645_1_fu_2829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal retval_2_fu_2854_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln497_1_fu_2708_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln497_2_fu_2719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal retval_2_fu_2854_p18 : STD_LOGIC_VECTOR (63 downto 0);
    signal retval_2_fu_2854_p19 : STD_LOGIC_VECTOR (63 downto 0);
    signal retval_2_fu_2854_p20 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2898_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_604_ce : STD_LOGIC;
    signal grp_fu_609_ce : STD_LOGIC;
    signal grp_fu_614_ce : STD_LOGIC;
    signal grp_fu_618_ce : STD_LOGIC;
    signal grp_fu_622_ce : STD_LOGIC;
    signal grp_fu_626_ce : STD_LOGIC;
    signal grp_fu_630_ce : STD_LOGIC;
    signal grp_fu_634_ce : STD_LOGIC;
    signal grp_fu_638_ce : STD_LOGIC;
    signal grp_fu_642_ce : STD_LOGIC;
    signal grp_fu_646_ce : STD_LOGIC;
    signal grp_fu_650_ce : STD_LOGIC;
    signal grp_fu_654_ce : STD_LOGIC;
    signal grp_fu_658_ce : STD_LOGIC;
    signal grp_fu_824_ce : STD_LOGIC;
    signal retval_2_fu_2854_p21 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2898_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal base_r_int_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_int_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_618_p00 : STD_LOGIC_VECTOR (78 downto 0);
    signal grp_fu_618_p10 : STD_LOGIC_VECTOR (78 downto 0);
    signal grp_fu_622_p00 : STD_LOGIC_VECTOR (92 downto 0);
    signal grp_fu_622_p10 : STD_LOGIC_VECTOR (92 downto 0);
    signal grp_fu_626_p00 : STD_LOGIC_VECTOR (98 downto 0);
    signal grp_fu_626_p10 : STD_LOGIC_VECTOR (98 downto 0);
    signal grp_fu_630_p10 : STD_LOGIC_VECTOR (53 downto 0);
    signal grp_fu_634_p00 : STD_LOGIC_VECTOR (78 downto 0);
    signal grp_fu_634_p10 : STD_LOGIC_VECTOR (78 downto 0);
    signal grp_fu_638_p00 : STD_LOGIC_VECTOR (81 downto 0);
    signal grp_fu_638_p10 : STD_LOGIC_VECTOR (81 downto 0);
    signal grp_fu_646_p00 : STD_LOGIC_VECTOR (86 downto 0);
    signal grp_fu_646_p10 : STD_LOGIC_VECTOR (86 downto 0);
    signal grp_fu_650_p00 : STD_LOGIC_VECTOR (88 downto 0);
    signal grp_fu_650_p10 : STD_LOGIC_VECTOR (88 downto 0);
    signal grp_fu_654_p00 : STD_LOGIC_VECTOR (91 downto 0);
    signal grp_fu_654_p10 : STD_LOGIC_VECTOR (91 downto 0);
    signal grp_fu_658_p00 : STD_LOGIC_VECTOR (96 downto 0);
    signal grp_fu_658_p10 : STD_LOGIC_VECTOR (96 downto 0);
    signal grp_fu_824_p10 : STD_LOGIC_VECTOR (74 downto 0);
    signal y_is_odd_fu_1769_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_int_fu_1969_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_is_int_fu_1969_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_is_int_fu_1969_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_is_odd_1_fu_2097_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_is_odd_1_fu_2097_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_is_odd_1_fu_2097_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal retval_2_fu_2854_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_2_fu_2854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_2_fu_2854_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_2_fu_2854_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_2_fu_2854_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_2_fu_2854_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_2_fu_2854_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_2_fu_2854_p15 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_2_fu_2854_p17 : STD_LOGIC_VECTOR (7 downto 0);

    component SABR_mul_12s_80ns_90_5_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (79 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (89 downto 0) );
    end component;


    component SABR_mul_13s_71s_71_5_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (70 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (70 downto 0) );
    end component;


    component SABR_mul_40ns_40ns_79_2_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (78 downto 0) );
    end component;


    component SABR_mul_43ns_36ns_79_2_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (42 downto 0);
        din1 : IN STD_LOGIC_VECTOR (35 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (78 downto 0) );
    end component;


    component SABR_mul_49ns_44ns_93_3_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (48 downto 0);
        din1 : IN STD_LOGIC_VECTOR (43 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (92 downto 0) );
    end component;


    component SABR_mul_50ns_50ns_99_3_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (49 downto 0);
        din1 : IN STD_LOGIC_VECTOR (49 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (98 downto 0) );
    end component;


    component SABR_mul_54s_6ns_54_3_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (53 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component SABR_mul_73ns_6ns_79_5_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (72 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (78 downto 0) );
    end component;


    component SABR_mul_77ns_6ns_82_5_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (76 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (81 downto 0) );
    end component;


    component SABR_mul_78s_54s_131_5_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (77 downto 0);
        din1 : IN STD_LOGIC_VECTOR (53 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (130 downto 0) );
    end component;


    component SABR_mul_82ns_6ns_87_5_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (81 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (86 downto 0) );
    end component;


    component SABR_mul_83ns_6ns_89_5_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (82 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (88 downto 0) );
    end component;


    component SABR_mul_87ns_6ns_92_5_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (86 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (91 downto 0) );
    end component;


    component SABR_mul_92ns_6ns_97_5_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (91 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (96 downto 0) );
    end component;


    component SABR_mul_71ns_4ns_75_5_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (70 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (74 downto 0) );
    end component;


    component SABR_bitselect_1ns_52ns_32s_1_1_0 IS
    generic (
        DATAWIDTH : INTEGER;
        ADDRWIDTH : INTEGER );
    port (
        din : IN STD_LOGIC_VECTOR (51 downto 0);
        sel : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component SABR_sparsemux_7_2_1_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        def : IN STD_LOGIC_VECTOR (0 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component SABR_sparsemux_19_8_64_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (7 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (7 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (7 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (7 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (7 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (7 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (7 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (7 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (7 downto 0);
        din8_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        din4 : IN STD_LOGIC_VECTOR (63 downto 0);
        din5 : IN STD_LOGIC_VECTOR (63 downto 0);
        din6 : IN STD_LOGIC_VECTOR (63 downto 0);
        din7 : IN STD_LOGIC_VECTOR (63 downto 0);
        din8 : IN STD_LOGIC_VECTOR (63 downto 0);
        def : IN STD_LOGIC_VECTOR (63 downto 0);
        sel : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component SABR_mac_muladd_16s_15ns_19s_31_4_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (108 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (104 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (101 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (96 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (91 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (86 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (81 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (76 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (57 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;



begin
    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
    generic map (
        DataWidth => 6,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0);

    pow_reduce_anonymous_namespace_log0_lut_table_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud
    generic map (
        DataWidth => 109,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log0_lut_table_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log0_lut_table_array_q0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
    generic map (
        DataWidth => 105,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
    generic map (
        DataWidth => 102,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
    generic map (
        DataWidth => 97,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
    generic map (
        DataWidth => 92,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
    generic map (
        DataWidth => 87,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
    generic map (
        DataWidth => 82,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
    generic map (
        DataWidth => 77,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0,
        ce0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0);

    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
    generic map (
        DataWidth => 58,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0,
        ce0 => pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0);

    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
    generic map (
        DataWidth => 26,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0,
        ce0 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0,
        address1 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1,
        ce1 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local,
        q1 => pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1);

    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U : component SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
    generic map (
        DataWidth => 42,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0,
        ce0 => pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local,
        q0 => pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0);

    mul_12s_80ns_90_5_0_U6 : component SABR_mul_12s_80ns_90_5_0
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 12,
        din1_WIDTH => 80,
        dout_WIDTH => 90)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => b_exp_2_reg_3237,
        din1 => grp_fu_604_p1,
        ce => grp_fu_604_ce,
        dout => grp_fu_604_p2);

    mul_13s_71s_71_5_0_U7 : component SABR_mul_13s_71s_71_5_0
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 13,
        din1_WIDTH => 71,
        dout_WIDTH => 71)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => r_exp_reg_3558,
        din1 => ap_const_lv71_58B90BFBE8E7BCD5E4,
        ce => grp_fu_609_ce,
        dout => grp_fu_609_p2);

    mul_40ns_40ns_79_2_0_U8 : component SABR_mul_40ns_40ns_79_2_0
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 79)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_614_p0,
        din1 => grp_fu_614_p1,
        ce => grp_fu_614_ce,
        dout => grp_fu_614_p2);

    mul_43ns_36ns_79_2_0_U9 : component SABR_mul_43ns_36ns_79_2_0
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 43,
        din1_WIDTH => 36,
        dout_WIDTH => 79)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_618_p0,
        din1 => grp_fu_618_p1,
        ce => grp_fu_618_ce,
        dout => grp_fu_618_p2);

    mul_49ns_44ns_93_3_0_U10 : component SABR_mul_49ns_44ns_93_3_0
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 49,
        din1_WIDTH => 44,
        dout_WIDTH => 93)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_622_p0,
        din1 => grp_fu_622_p1,
        ce => grp_fu_622_ce,
        dout => grp_fu_622_p2);

    mul_50ns_50ns_99_3_0_U11 : component SABR_mul_50ns_50ns_99_3_0
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 50,
        din1_WIDTH => 50,
        dout_WIDTH => 99)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_626_p0,
        din1 => grp_fu_626_p1,
        ce => grp_fu_626_ce,
        dout => grp_fu_626_p2);

    mul_54s_6ns_54_3_0_U12 : component SABR_mul_54s_6ns_54_3_0
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 54,
        din1_WIDTH => 6,
        dout_WIDTH => 54)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => b_frac_2_reg_2963,
        din1 => grp_fu_630_p1,
        ce => grp_fu_630_ce,
        dout => grp_fu_630_p2);

    mul_73ns_6ns_79_5_0_U13 : component SABR_mul_73ns_6ns_79_5_0
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 73,
        din1_WIDTH => 6,
        dout_WIDTH => 79)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_634_p0,
        din1 => grp_fu_634_p1,
        ce => grp_fu_634_ce,
        dout => grp_fu_634_p2);

    mul_77ns_6ns_82_5_0_U14 : component SABR_mul_77ns_6ns_82_5_0
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 77,
        din1_WIDTH => 6,
        dout_WIDTH => 82)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_638_p0,
        din1 => grp_fu_638_p1,
        ce => grp_fu_638_ce,
        dout => grp_fu_638_p2);

    mul_78s_54s_131_5_0_U15 : component SABR_mul_78s_54s_131_5_0
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 78,
        din1_WIDTH => 54,
        dout_WIDTH => 131)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => log_base_reg_3424,
        din1 => e_frac_2_reg_3429,
        ce => grp_fu_642_ce,
        dout => grp_fu_642_p2);

    mul_82ns_6ns_87_5_0_U16 : component SABR_mul_82ns_6ns_87_5_0
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 82,
        din1_WIDTH => 6,
        dout_WIDTH => 87)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_646_p0,
        din1 => grp_fu_646_p1,
        ce => grp_fu_646_ce,
        dout => grp_fu_646_p2);

    mul_83ns_6ns_89_5_0_U17 : component SABR_mul_83ns_6ns_89_5_0
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 83,
        din1_WIDTH => 6,
        dout_WIDTH => 89)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_650_p0,
        din1 => grp_fu_650_p1,
        ce => grp_fu_650_ce,
        dout => grp_fu_650_p2);

    mul_87ns_6ns_92_5_0_U18 : component SABR_mul_87ns_6ns_92_5_0
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 87,
        din1_WIDTH => 6,
        dout_WIDTH => 92)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_654_p0,
        din1 => grp_fu_654_p1,
        ce => grp_fu_654_ce,
        dout => grp_fu_654_p2);

    mul_92ns_6ns_97_5_0_U19 : component SABR_mul_92ns_6ns_97_5_0
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 92,
        din1_WIDTH => 6,
        dout_WIDTH => 97)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_658_p0,
        din1 => grp_fu_658_p1,
        ce => grp_fu_658_ce,
        dout => grp_fu_658_p2);

    mul_71ns_4ns_75_5_0_U20 : component SABR_mul_71ns_4ns_75_5_0
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 71,
        din1_WIDTH => 4,
        dout_WIDTH => 75)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_824_p0,
        din1 => grp_fu_824_p1,
        ce => grp_fu_824_ce,
        dout => grp_fu_824_p2);

    bitselect_1ns_52ns_32s_1_1_0_U21 : component SABR_bitselect_1ns_52ns_32s_1_1_0
    generic map (
        DATAWIDTH => 52,
        ADDRWIDTH => 32)
    port map (
        din => es_sig_fu_1608_p1,
        sel => y_is_odd_fu_1769_p2,
        dout => y_is_odd_fu_1769_p3);

    sparsemux_7_2_1_1_0_U22 : component SABR_sparsemux_7_2_1_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 1,
        CASE1 => "01",
        din1_WIDTH => 1,
        CASE2 => "00",
        din2_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_1,
        din1 => icmp_ln373_reg_3395,
        din2 => ap_const_lv1_0,
        def => y_is_int_fu_1969_p7,
        sel => y_is_int_fu_1969_p8,
        dout => y_is_int_fu_1969_p9);

    sparsemux_7_2_1_1_0_U23 : component SABR_sparsemux_7_2_1_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 1,
        CASE1 => "01",
        din1_WIDTH => 1,
        CASE2 => "00",
        din2_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_1,
        din1 => y_is_odd_reg_3407_pp0_iter55_reg,
        din2 => ap_const_lv1_0,
        def => y_is_odd_1_fu_2097_p7,
        sel => y_is_odd_1_fu_2097_p8,
        dout => y_is_odd_1_fu_2097_p9);

    sparsemux_19_8_64_1_0_U24 : component SABR_sparsemux_19_8_64_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10000000",
        din0_WIDTH => 64,
        CASE1 => "01000000",
        din1_WIDTH => 64,
        CASE2 => "00100000",
        din2_WIDTH => 64,
        CASE3 => "00010000",
        din3_WIDTH => 64,
        CASE4 => "00001000",
        din4_WIDTH => 64,
        CASE5 => "00000100",
        din5_WIDTH => 64,
        CASE6 => "00000010",
        din6_WIDTH => 64,
        CASE7 => "00000001",
        din7_WIDTH => 64,
        CASE8 => "00000000",
        din8_WIDTH => 64,
        def_WIDTH => 64,
        sel_WIDTH => 8,
        dout_WIDTH => 64)
    port map (
        din0 => ap_const_lv64_3FF0000000000000,
        din1 => retval_2_fu_2854_p4,
        din2 => ap_const_lv64_7FFFFFFFFFFFFFFF,
        din3 => bitcast_ln497_1_fu_2708_p1,
        din4 => bitcast_ln497_2_fu_2719_p1,
        din5 => bitcast_ln497_2_fu_2719_p1,
        din6 => bitcast_ln497_1_fu_2708_p1,
        din7 => bitcast_ln497_2_fu_2719_p1,
        din8 => retval_2_fu_2854_p18,
        def => retval_2_fu_2854_p19,
        sel => retval_2_fu_2854_p20,
        dout => retval_2_fu_2854_p21);

    mac_muladd_16s_15ns_19s_31_4_0_U25 : component SABR_mac_muladd_16s_15ns_19s_31_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 19,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => m_fix_hi_fu_2220_p4,
        din1 => grp_fu_2898_p1,
        din2 => shl_ln3_fu_2260_p3,
        ce => grp_fu_2898_ce,
        dout => grp_fu_2898_p3);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                Elog2_reg_3343 <= grp_fu_604_p2;
                Z2_reg_3580 <= sub_ln574_fu_2341_p2(50 downto 43);
                Z2_reg_3580_pp0_iter66_reg <= Z2_reg_3580;
                Z2_reg_3580_pp0_iter67_reg <= Z2_reg_3580_pp0_iter66_reg;
                Z2_reg_3580_pp0_iter68_reg <= Z2_reg_3580_pp0_iter67_reg;
                Z2_reg_3580_pp0_iter69_reg <= Z2_reg_3580_pp0_iter68_reg;
                Z2_reg_3580_pp0_iter70_reg <= Z2_reg_3580_pp0_iter69_reg;
                Z2_reg_3580_pp0_iter71_reg <= Z2_reg_3580_pp0_iter70_reg;
                Z2_reg_3580_pp0_iter72_reg <= Z2_reg_3580_pp0_iter71_reg;
                Z3_reg_3587 <= sub_ln574_fu_2341_p2(42 downto 35);
                Z3_reg_3587_pp0_iter66_reg <= Z3_reg_3587;
                Z4_reg_3592 <= Z4_fu_2375_p1;
                a_1_reg_3026 <= sub_ln44_fu_849_p2(75 downto 70);
                a_1_reg_3026_pp0_iter11_reg <= a_1_reg_3026;
                a_1_reg_3026_pp0_iter12_reg <= a_1_reg_3026_pp0_iter11_reg;
                a_1_reg_3026_pp0_iter13_reg <= a_1_reg_3026_pp0_iter12_reg;
                a_1_reg_3026_pp0_iter14_reg <= a_1_reg_3026_pp0_iter13_reg;
                a_1_reg_3026_pp0_iter15_reg <= a_1_reg_3026_pp0_iter14_reg;
                a_1_reg_3026_pp0_iter16_reg <= a_1_reg_3026_pp0_iter15_reg;
                a_1_reg_3026_pp0_iter17_reg <= a_1_reg_3026_pp0_iter16_reg;
                a_1_reg_3026_pp0_iter18_reg <= a_1_reg_3026_pp0_iter17_reg;
                a_1_reg_3026_pp0_iter19_reg <= a_1_reg_3026_pp0_iter18_reg;
                a_1_reg_3026_pp0_iter20_reg <= a_1_reg_3026_pp0_iter19_reg;
                a_1_reg_3026_pp0_iter21_reg <= a_1_reg_3026_pp0_iter20_reg;
                a_1_reg_3026_pp0_iter22_reg <= a_1_reg_3026_pp0_iter21_reg;
                a_1_reg_3026_pp0_iter23_reg <= a_1_reg_3026_pp0_iter22_reg;
                a_1_reg_3026_pp0_iter24_reg <= a_1_reg_3026_pp0_iter23_reg;
                a_1_reg_3026_pp0_iter25_reg <= a_1_reg_3026_pp0_iter24_reg;
                a_1_reg_3026_pp0_iter26_reg <= a_1_reg_3026_pp0_iter25_reg;
                a_1_reg_3026_pp0_iter27_reg <= a_1_reg_3026_pp0_iter26_reg;
                a_1_reg_3026_pp0_iter28_reg <= a_1_reg_3026_pp0_iter27_reg;
                a_1_reg_3026_pp0_iter29_reg <= a_1_reg_3026_pp0_iter28_reg;
                a_1_reg_3026_pp0_iter30_reg <= a_1_reg_3026_pp0_iter29_reg;
                a_1_reg_3026_pp0_iter31_reg <= a_1_reg_3026_pp0_iter30_reg;
                a_1_reg_3026_pp0_iter32_reg <= a_1_reg_3026_pp0_iter31_reg;
                a_1_reg_3026_pp0_iter33_reg <= a_1_reg_3026_pp0_iter32_reg;
                a_1_reg_3026_pp0_iter34_reg <= a_1_reg_3026_pp0_iter33_reg;
                a_1_reg_3026_pp0_iter35_reg <= a_1_reg_3026_pp0_iter34_reg;
                a_1_reg_3026_pp0_iter36_reg <= a_1_reg_3026_pp0_iter35_reg;
                a_1_reg_3026_pp0_iter37_reg <= a_1_reg_3026_pp0_iter36_reg;
                a_1_reg_3026_pp0_iter38_reg <= a_1_reg_3026_pp0_iter37_reg;
                a_1_reg_3026_pp0_iter39_reg <= a_1_reg_3026_pp0_iter38_reg;
                a_1_reg_3026_pp0_iter40_reg <= a_1_reg_3026_pp0_iter39_reg;
                a_1_reg_3026_pp0_iter41_reg <= a_1_reg_3026_pp0_iter40_reg;
                a_1_reg_3026_pp0_iter42_reg <= a_1_reg_3026_pp0_iter41_reg;
                a_1_reg_3026_pp0_iter43_reg <= a_1_reg_3026_pp0_iter42_reg;
                a_1_reg_3026_pp0_iter44_reg <= a_1_reg_3026_pp0_iter43_reg;
                a_1_reg_3026_pp0_iter45_reg <= a_1_reg_3026_pp0_iter44_reg;
                a_1_reg_3026_pp0_iter46_reg <= a_1_reg_3026_pp0_iter45_reg;
                a_2_reg_3057 <= sub_ln44_1_fu_936_p2(81 downto 76);
                a_2_reg_3057_pp0_iter17_reg <= a_2_reg_3057;
                a_2_reg_3057_pp0_iter18_reg <= a_2_reg_3057_pp0_iter17_reg;
                a_2_reg_3057_pp0_iter19_reg <= a_2_reg_3057_pp0_iter18_reg;
                a_2_reg_3057_pp0_iter20_reg <= a_2_reg_3057_pp0_iter19_reg;
                a_2_reg_3057_pp0_iter21_reg <= a_2_reg_3057_pp0_iter20_reg;
                a_2_reg_3057_pp0_iter22_reg <= a_2_reg_3057_pp0_iter21_reg;
                a_2_reg_3057_pp0_iter23_reg <= a_2_reg_3057_pp0_iter22_reg;
                a_2_reg_3057_pp0_iter24_reg <= a_2_reg_3057_pp0_iter23_reg;
                a_2_reg_3057_pp0_iter25_reg <= a_2_reg_3057_pp0_iter24_reg;
                a_2_reg_3057_pp0_iter26_reg <= a_2_reg_3057_pp0_iter25_reg;
                a_2_reg_3057_pp0_iter27_reg <= a_2_reg_3057_pp0_iter26_reg;
                a_2_reg_3057_pp0_iter28_reg <= a_2_reg_3057_pp0_iter27_reg;
                a_2_reg_3057_pp0_iter29_reg <= a_2_reg_3057_pp0_iter28_reg;
                a_2_reg_3057_pp0_iter30_reg <= a_2_reg_3057_pp0_iter29_reg;
                a_2_reg_3057_pp0_iter31_reg <= a_2_reg_3057_pp0_iter30_reg;
                a_2_reg_3057_pp0_iter32_reg <= a_2_reg_3057_pp0_iter31_reg;
                a_2_reg_3057_pp0_iter33_reg <= a_2_reg_3057_pp0_iter32_reg;
                a_2_reg_3057_pp0_iter34_reg <= a_2_reg_3057_pp0_iter33_reg;
                a_2_reg_3057_pp0_iter35_reg <= a_2_reg_3057_pp0_iter34_reg;
                a_2_reg_3057_pp0_iter36_reg <= a_2_reg_3057_pp0_iter35_reg;
                a_2_reg_3057_pp0_iter37_reg <= a_2_reg_3057_pp0_iter36_reg;
                a_2_reg_3057_pp0_iter38_reg <= a_2_reg_3057_pp0_iter37_reg;
                a_2_reg_3057_pp0_iter39_reg <= a_2_reg_3057_pp0_iter38_reg;
                a_2_reg_3057_pp0_iter40_reg <= a_2_reg_3057_pp0_iter39_reg;
                a_2_reg_3057_pp0_iter41_reg <= a_2_reg_3057_pp0_iter40_reg;
                a_2_reg_3057_pp0_iter42_reg <= a_2_reg_3057_pp0_iter41_reg;
                a_2_reg_3057_pp0_iter43_reg <= a_2_reg_3057_pp0_iter42_reg;
                a_2_reg_3057_pp0_iter44_reg <= a_2_reg_3057_pp0_iter43_reg;
                a_2_reg_3057_pp0_iter45_reg <= a_2_reg_3057_pp0_iter44_reg;
                a_2_reg_3057_pp0_iter46_reg <= a_2_reg_3057_pp0_iter45_reg;
                a_reg_2984 <= grp_fu_630_p2(53 downto 50);
                a_reg_2984_pp0_iter10_reg <= a_reg_2984_pp0_iter9_reg;
                a_reg_2984_pp0_iter11_reg <= a_reg_2984_pp0_iter10_reg;
                a_reg_2984_pp0_iter12_reg <= a_reg_2984_pp0_iter11_reg;
                a_reg_2984_pp0_iter13_reg <= a_reg_2984_pp0_iter12_reg;
                a_reg_2984_pp0_iter14_reg <= a_reg_2984_pp0_iter13_reg;
                a_reg_2984_pp0_iter15_reg <= a_reg_2984_pp0_iter14_reg;
                a_reg_2984_pp0_iter16_reg <= a_reg_2984_pp0_iter15_reg;
                a_reg_2984_pp0_iter17_reg <= a_reg_2984_pp0_iter16_reg;
                a_reg_2984_pp0_iter18_reg <= a_reg_2984_pp0_iter17_reg;
                a_reg_2984_pp0_iter19_reg <= a_reg_2984_pp0_iter18_reg;
                a_reg_2984_pp0_iter20_reg <= a_reg_2984_pp0_iter19_reg;
                a_reg_2984_pp0_iter21_reg <= a_reg_2984_pp0_iter20_reg;
                a_reg_2984_pp0_iter22_reg <= a_reg_2984_pp0_iter21_reg;
                a_reg_2984_pp0_iter23_reg <= a_reg_2984_pp0_iter22_reg;
                a_reg_2984_pp0_iter24_reg <= a_reg_2984_pp0_iter23_reg;
                a_reg_2984_pp0_iter25_reg <= a_reg_2984_pp0_iter24_reg;
                a_reg_2984_pp0_iter26_reg <= a_reg_2984_pp0_iter25_reg;
                a_reg_2984_pp0_iter27_reg <= a_reg_2984_pp0_iter26_reg;
                a_reg_2984_pp0_iter28_reg <= a_reg_2984_pp0_iter27_reg;
                a_reg_2984_pp0_iter29_reg <= a_reg_2984_pp0_iter28_reg;
                a_reg_2984_pp0_iter30_reg <= a_reg_2984_pp0_iter29_reg;
                a_reg_2984_pp0_iter31_reg <= a_reg_2984_pp0_iter30_reg;
                a_reg_2984_pp0_iter32_reg <= a_reg_2984_pp0_iter31_reg;
                a_reg_2984_pp0_iter33_reg <= a_reg_2984_pp0_iter32_reg;
                a_reg_2984_pp0_iter34_reg <= a_reg_2984_pp0_iter33_reg;
                a_reg_2984_pp0_iter35_reg <= a_reg_2984_pp0_iter34_reg;
                a_reg_2984_pp0_iter36_reg <= a_reg_2984_pp0_iter35_reg;
                a_reg_2984_pp0_iter37_reg <= a_reg_2984_pp0_iter36_reg;
                a_reg_2984_pp0_iter38_reg <= a_reg_2984_pp0_iter37_reg;
                a_reg_2984_pp0_iter39_reg <= a_reg_2984_pp0_iter38_reg;
                a_reg_2984_pp0_iter40_reg <= a_reg_2984_pp0_iter39_reg;
                a_reg_2984_pp0_iter41_reg <= a_reg_2984_pp0_iter40_reg;
                a_reg_2984_pp0_iter42_reg <= a_reg_2984_pp0_iter41_reg;
                a_reg_2984_pp0_iter43_reg <= a_reg_2984_pp0_iter42_reg;
                a_reg_2984_pp0_iter44_reg <= a_reg_2984_pp0_iter43_reg;
                a_reg_2984_pp0_iter45_reg <= a_reg_2984_pp0_iter44_reg;
                a_reg_2984_pp0_iter46_reg <= a_reg_2984_pp0_iter45_reg;
                a_reg_2984_pp0_iter5_reg <= a_reg_2984;
                a_reg_2984_pp0_iter6_reg <= a_reg_2984_pp0_iter5_reg;
                a_reg_2984_pp0_iter7_reg <= a_reg_2984_pp0_iter6_reg;
                a_reg_2984_pp0_iter8_reg <= a_reg_2984_pp0_iter7_reg;
                a_reg_2984_pp0_iter9_reg <= a_reg_2984_pp0_iter8_reg;
                add_ln209_1_reg_3328 <= add_ln209_1_fu_1515_p2;
                add_ln209_4_reg_3312 <= add_ln209_4_fu_1480_p2;
                add_ln209_5_reg_3333 <= add_ln209_5_fu_1530_p2;
                add_ln209_reg_3323 <= add_ln209_fu_1509_p2;
                add_ln616_reg_3700 <= add_ln616_fu_2575_p2;
                ashr_ln546_reg_3543 <= ashr_ln546_fu_2250_p2;
                b_exp_2_reg_3237 <= b_exp_2_fu_1364_p3;
                b_frac_2_reg_2963 <= b_frac_2_fu_739_p3;
                b_frac_tilde_inverse_reg_2968 <= pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
                bs_exp_reg_2914 <= data_fu_662_p1(62 downto 52);
                bs_exp_reg_2914_pp0_iter10_reg <= bs_exp_reg_2914_pp0_iter9_reg;
                bs_exp_reg_2914_pp0_iter11_reg <= bs_exp_reg_2914_pp0_iter10_reg;
                bs_exp_reg_2914_pp0_iter12_reg <= bs_exp_reg_2914_pp0_iter11_reg;
                bs_exp_reg_2914_pp0_iter13_reg <= bs_exp_reg_2914_pp0_iter12_reg;
                bs_exp_reg_2914_pp0_iter14_reg <= bs_exp_reg_2914_pp0_iter13_reg;
                bs_exp_reg_2914_pp0_iter15_reg <= bs_exp_reg_2914_pp0_iter14_reg;
                bs_exp_reg_2914_pp0_iter16_reg <= bs_exp_reg_2914_pp0_iter15_reg;
                bs_exp_reg_2914_pp0_iter17_reg <= bs_exp_reg_2914_pp0_iter16_reg;
                bs_exp_reg_2914_pp0_iter18_reg <= bs_exp_reg_2914_pp0_iter17_reg;
                bs_exp_reg_2914_pp0_iter19_reg <= bs_exp_reg_2914_pp0_iter18_reg;
                bs_exp_reg_2914_pp0_iter1_reg <= bs_exp_reg_2914;
                bs_exp_reg_2914_pp0_iter20_reg <= bs_exp_reg_2914_pp0_iter19_reg;
                bs_exp_reg_2914_pp0_iter21_reg <= bs_exp_reg_2914_pp0_iter20_reg;
                bs_exp_reg_2914_pp0_iter22_reg <= bs_exp_reg_2914_pp0_iter21_reg;
                bs_exp_reg_2914_pp0_iter23_reg <= bs_exp_reg_2914_pp0_iter22_reg;
                bs_exp_reg_2914_pp0_iter24_reg <= bs_exp_reg_2914_pp0_iter23_reg;
                bs_exp_reg_2914_pp0_iter25_reg <= bs_exp_reg_2914_pp0_iter24_reg;
                bs_exp_reg_2914_pp0_iter26_reg <= bs_exp_reg_2914_pp0_iter25_reg;
                bs_exp_reg_2914_pp0_iter27_reg <= bs_exp_reg_2914_pp0_iter26_reg;
                bs_exp_reg_2914_pp0_iter28_reg <= bs_exp_reg_2914_pp0_iter27_reg;
                bs_exp_reg_2914_pp0_iter29_reg <= bs_exp_reg_2914_pp0_iter28_reg;
                bs_exp_reg_2914_pp0_iter2_reg <= bs_exp_reg_2914_pp0_iter1_reg;
                bs_exp_reg_2914_pp0_iter30_reg <= bs_exp_reg_2914_pp0_iter29_reg;
                bs_exp_reg_2914_pp0_iter31_reg <= bs_exp_reg_2914_pp0_iter30_reg;
                bs_exp_reg_2914_pp0_iter32_reg <= bs_exp_reg_2914_pp0_iter31_reg;
                bs_exp_reg_2914_pp0_iter33_reg <= bs_exp_reg_2914_pp0_iter32_reg;
                bs_exp_reg_2914_pp0_iter34_reg <= bs_exp_reg_2914_pp0_iter33_reg;
                bs_exp_reg_2914_pp0_iter35_reg <= bs_exp_reg_2914_pp0_iter34_reg;
                bs_exp_reg_2914_pp0_iter36_reg <= bs_exp_reg_2914_pp0_iter35_reg;
                bs_exp_reg_2914_pp0_iter37_reg <= bs_exp_reg_2914_pp0_iter36_reg;
                bs_exp_reg_2914_pp0_iter38_reg <= bs_exp_reg_2914_pp0_iter37_reg;
                bs_exp_reg_2914_pp0_iter39_reg <= bs_exp_reg_2914_pp0_iter38_reg;
                bs_exp_reg_2914_pp0_iter3_reg <= bs_exp_reg_2914_pp0_iter2_reg;
                bs_exp_reg_2914_pp0_iter40_reg <= bs_exp_reg_2914_pp0_iter39_reg;
                bs_exp_reg_2914_pp0_iter41_reg <= bs_exp_reg_2914_pp0_iter40_reg;
                bs_exp_reg_2914_pp0_iter42_reg <= bs_exp_reg_2914_pp0_iter41_reg;
                bs_exp_reg_2914_pp0_iter43_reg <= bs_exp_reg_2914_pp0_iter42_reg;
                bs_exp_reg_2914_pp0_iter4_reg <= bs_exp_reg_2914_pp0_iter3_reg;
                bs_exp_reg_2914_pp0_iter5_reg <= bs_exp_reg_2914_pp0_iter4_reg;
                bs_exp_reg_2914_pp0_iter6_reg <= bs_exp_reg_2914_pp0_iter5_reg;
                bs_exp_reg_2914_pp0_iter7_reg <= bs_exp_reg_2914_pp0_iter6_reg;
                bs_exp_reg_2914_pp0_iter8_reg <= bs_exp_reg_2914_pp0_iter7_reg;
                bs_exp_reg_2914_pp0_iter9_reg <= bs_exp_reg_2914_pp0_iter8_reg;
                bs_sig_reg_2921 <= bs_sig_fu_674_p1;
                e_frac_2_reg_3429 <= e_frac_2_fu_1914_p3;
                es_exp_reg_3358 <= data_1_fu_1589_p1(62 downto 52);
                es_exp_reg_3358_pp0_iter51_reg <= es_exp_reg_3358;
                es_exp_reg_3358_pp0_iter52_reg <= es_exp_reg_3358_pp0_iter51_reg;
                es_exp_reg_3358_pp0_iter53_reg <= es_exp_reg_3358_pp0_iter52_reg;
                es_exp_reg_3358_pp0_iter54_reg <= es_exp_reg_3358_pp0_iter53_reg;
                exp_Z1P_m_1_reg_3680 <= exp_Z1P_m_1_l_fu_2541_p2(51 downto 2);
                exp_Z1_hi_reg_3685 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0(57 downto 8);
                exp_Z1_reg_3675 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
                exp_Z1_reg_3675_pp0_iter74_reg <= exp_Z1_reg_3675;
                exp_Z1_reg_3675_pp0_iter75_reg <= exp_Z1_reg_3675_pp0_iter74_reg;
                exp_Z2P_m_1_reg_3643 <= exp_Z2P_m_1_fu_2468_p2;
                exp_Z2P_m_1_reg_3643_pp0_iter70_reg <= exp_Z2P_m_1_reg_3643;
                exp_Z2P_m_1_reg_3643_pp0_iter71_reg <= exp_Z2P_m_1_reg_3643_pp0_iter70_reg;
                exp_Z2P_m_1_reg_3643_pp0_iter72_reg <= exp_Z2P_m_1_reg_3643_pp0_iter71_reg;
                    exp_Z3_m_1_reg_3618(25 downto 0) <= exp_Z3_m_1_fu_2422_p4(25 downto 0);    exp_Z3_m_1_reg_3618(42 downto 35) <= exp_Z3_m_1_fu_2422_p4(42 downto 35);
                    exp_Z3_m_1_reg_3618_pp0_iter68_reg(25 downto 0) <= exp_Z3_m_1_reg_3618(25 downto 0);    exp_Z3_m_1_reg_3618_pp0_iter68_reg(42 downto 35) <= exp_Z3_m_1_reg_3618(42 downto 35);
                exp_Z4_m_1_reg_3607 <= exp_Z4_m_1_fu_2416_p2;
                exp_Z4_m_1_reg_3607_pp0_iter67_reg <= exp_Z4_m_1_reg_3607;
                exp_Z4_m_1_reg_3607_pp0_iter68_reg <= exp_Z4_m_1_reg_3607_pp0_iter67_reg;
                exp_read_reg_2909 <= exp_int_reg;
                exp_read_reg_2909_pp0_iter10_reg <= exp_read_reg_2909_pp0_iter9_reg;
                exp_read_reg_2909_pp0_iter11_reg <= exp_read_reg_2909_pp0_iter10_reg;
                exp_read_reg_2909_pp0_iter12_reg <= exp_read_reg_2909_pp0_iter11_reg;
                exp_read_reg_2909_pp0_iter13_reg <= exp_read_reg_2909_pp0_iter12_reg;
                exp_read_reg_2909_pp0_iter14_reg <= exp_read_reg_2909_pp0_iter13_reg;
                exp_read_reg_2909_pp0_iter15_reg <= exp_read_reg_2909_pp0_iter14_reg;
                exp_read_reg_2909_pp0_iter16_reg <= exp_read_reg_2909_pp0_iter15_reg;
                exp_read_reg_2909_pp0_iter17_reg <= exp_read_reg_2909_pp0_iter16_reg;
                exp_read_reg_2909_pp0_iter18_reg <= exp_read_reg_2909_pp0_iter17_reg;
                exp_read_reg_2909_pp0_iter19_reg <= exp_read_reg_2909_pp0_iter18_reg;
                exp_read_reg_2909_pp0_iter1_reg <= exp_read_reg_2909;
                exp_read_reg_2909_pp0_iter20_reg <= exp_read_reg_2909_pp0_iter19_reg;
                exp_read_reg_2909_pp0_iter21_reg <= exp_read_reg_2909_pp0_iter20_reg;
                exp_read_reg_2909_pp0_iter22_reg <= exp_read_reg_2909_pp0_iter21_reg;
                exp_read_reg_2909_pp0_iter23_reg <= exp_read_reg_2909_pp0_iter22_reg;
                exp_read_reg_2909_pp0_iter24_reg <= exp_read_reg_2909_pp0_iter23_reg;
                exp_read_reg_2909_pp0_iter25_reg <= exp_read_reg_2909_pp0_iter24_reg;
                exp_read_reg_2909_pp0_iter26_reg <= exp_read_reg_2909_pp0_iter25_reg;
                exp_read_reg_2909_pp0_iter27_reg <= exp_read_reg_2909_pp0_iter26_reg;
                exp_read_reg_2909_pp0_iter28_reg <= exp_read_reg_2909_pp0_iter27_reg;
                exp_read_reg_2909_pp0_iter29_reg <= exp_read_reg_2909_pp0_iter28_reg;
                exp_read_reg_2909_pp0_iter2_reg <= exp_read_reg_2909_pp0_iter1_reg;
                exp_read_reg_2909_pp0_iter30_reg <= exp_read_reg_2909_pp0_iter29_reg;
                exp_read_reg_2909_pp0_iter31_reg <= exp_read_reg_2909_pp0_iter30_reg;
                exp_read_reg_2909_pp0_iter32_reg <= exp_read_reg_2909_pp0_iter31_reg;
                exp_read_reg_2909_pp0_iter33_reg <= exp_read_reg_2909_pp0_iter32_reg;
                exp_read_reg_2909_pp0_iter34_reg <= exp_read_reg_2909_pp0_iter33_reg;
                exp_read_reg_2909_pp0_iter35_reg <= exp_read_reg_2909_pp0_iter34_reg;
                exp_read_reg_2909_pp0_iter36_reg <= exp_read_reg_2909_pp0_iter35_reg;
                exp_read_reg_2909_pp0_iter37_reg <= exp_read_reg_2909_pp0_iter36_reg;
                exp_read_reg_2909_pp0_iter38_reg <= exp_read_reg_2909_pp0_iter37_reg;
                exp_read_reg_2909_pp0_iter39_reg <= exp_read_reg_2909_pp0_iter38_reg;
                exp_read_reg_2909_pp0_iter3_reg <= exp_read_reg_2909_pp0_iter2_reg;
                exp_read_reg_2909_pp0_iter40_reg <= exp_read_reg_2909_pp0_iter39_reg;
                exp_read_reg_2909_pp0_iter41_reg <= exp_read_reg_2909_pp0_iter40_reg;
                exp_read_reg_2909_pp0_iter42_reg <= exp_read_reg_2909_pp0_iter41_reg;
                exp_read_reg_2909_pp0_iter43_reg <= exp_read_reg_2909_pp0_iter42_reg;
                exp_read_reg_2909_pp0_iter44_reg <= exp_read_reg_2909_pp0_iter43_reg;
                exp_read_reg_2909_pp0_iter45_reg <= exp_read_reg_2909_pp0_iter44_reg;
                exp_read_reg_2909_pp0_iter46_reg <= exp_read_reg_2909_pp0_iter45_reg;
                exp_read_reg_2909_pp0_iter47_reg <= exp_read_reg_2909_pp0_iter46_reg;
                exp_read_reg_2909_pp0_iter48_reg <= exp_read_reg_2909_pp0_iter47_reg;
                exp_read_reg_2909_pp0_iter49_reg <= exp_read_reg_2909_pp0_iter48_reg;
                exp_read_reg_2909_pp0_iter4_reg <= exp_read_reg_2909_pp0_iter3_reg;
                exp_read_reg_2909_pp0_iter5_reg <= exp_read_reg_2909_pp0_iter4_reg;
                exp_read_reg_2909_pp0_iter6_reg <= exp_read_reg_2909_pp0_iter5_reg;
                exp_read_reg_2909_pp0_iter7_reg <= exp_read_reg_2909_pp0_iter6_reg;
                exp_read_reg_2909_pp0_iter8_reg <= exp_read_reg_2909_pp0_iter7_reg;
                exp_read_reg_2909_pp0_iter9_reg <= exp_read_reg_2909_pp0_iter8_reg;
                f_Z3_reg_3613 <= pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0;
                icmp_ln18_2_reg_3384 <= icmp_ln18_2_fu_1654_p2;
                icmp_ln18_3_reg_3217 <= icmp_ln18_3_fu_1340_p2;
                icmp_ln18_3_reg_3217_pp0_iter45_reg <= icmp_ln18_3_reg_3217;
                icmp_ln18_3_reg_3217_pp0_iter46_reg <= icmp_ln18_3_reg_3217_pp0_iter45_reg;
                icmp_ln18_3_reg_3217_pp0_iter47_reg <= icmp_ln18_3_reg_3217_pp0_iter46_reg;
                icmp_ln18_3_reg_3217_pp0_iter48_reg <= icmp_ln18_3_reg_3217_pp0_iter47_reg;
                icmp_ln18_3_reg_3217_pp0_iter49_reg <= icmp_ln18_3_reg_3217_pp0_iter48_reg;
                icmp_ln18_3_reg_3217_pp0_iter50_reg <= icmp_ln18_3_reg_3217_pp0_iter49_reg;
                icmp_ln18_4_reg_2958 <= icmp_ln18_4_fu_714_p2;
                icmp_ln18_4_reg_2958_pp0_iter10_reg <= icmp_ln18_4_reg_2958_pp0_iter9_reg;
                icmp_ln18_4_reg_2958_pp0_iter11_reg <= icmp_ln18_4_reg_2958_pp0_iter10_reg;
                icmp_ln18_4_reg_2958_pp0_iter12_reg <= icmp_ln18_4_reg_2958_pp0_iter11_reg;
                icmp_ln18_4_reg_2958_pp0_iter13_reg <= icmp_ln18_4_reg_2958_pp0_iter12_reg;
                icmp_ln18_4_reg_2958_pp0_iter14_reg <= icmp_ln18_4_reg_2958_pp0_iter13_reg;
                icmp_ln18_4_reg_2958_pp0_iter15_reg <= icmp_ln18_4_reg_2958_pp0_iter14_reg;
                icmp_ln18_4_reg_2958_pp0_iter16_reg <= icmp_ln18_4_reg_2958_pp0_iter15_reg;
                icmp_ln18_4_reg_2958_pp0_iter17_reg <= icmp_ln18_4_reg_2958_pp0_iter16_reg;
                icmp_ln18_4_reg_2958_pp0_iter18_reg <= icmp_ln18_4_reg_2958_pp0_iter17_reg;
                icmp_ln18_4_reg_2958_pp0_iter19_reg <= icmp_ln18_4_reg_2958_pp0_iter18_reg;
                icmp_ln18_4_reg_2958_pp0_iter20_reg <= icmp_ln18_4_reg_2958_pp0_iter19_reg;
                icmp_ln18_4_reg_2958_pp0_iter21_reg <= icmp_ln18_4_reg_2958_pp0_iter20_reg;
                icmp_ln18_4_reg_2958_pp0_iter22_reg <= icmp_ln18_4_reg_2958_pp0_iter21_reg;
                icmp_ln18_4_reg_2958_pp0_iter23_reg <= icmp_ln18_4_reg_2958_pp0_iter22_reg;
                icmp_ln18_4_reg_2958_pp0_iter24_reg <= icmp_ln18_4_reg_2958_pp0_iter23_reg;
                icmp_ln18_4_reg_2958_pp0_iter25_reg <= icmp_ln18_4_reg_2958_pp0_iter24_reg;
                icmp_ln18_4_reg_2958_pp0_iter26_reg <= icmp_ln18_4_reg_2958_pp0_iter25_reg;
                icmp_ln18_4_reg_2958_pp0_iter27_reg <= icmp_ln18_4_reg_2958_pp0_iter26_reg;
                icmp_ln18_4_reg_2958_pp0_iter28_reg <= icmp_ln18_4_reg_2958_pp0_iter27_reg;
                icmp_ln18_4_reg_2958_pp0_iter29_reg <= icmp_ln18_4_reg_2958_pp0_iter28_reg;
                icmp_ln18_4_reg_2958_pp0_iter2_reg <= icmp_ln18_4_reg_2958;
                icmp_ln18_4_reg_2958_pp0_iter30_reg <= icmp_ln18_4_reg_2958_pp0_iter29_reg;
                icmp_ln18_4_reg_2958_pp0_iter31_reg <= icmp_ln18_4_reg_2958_pp0_iter30_reg;
                icmp_ln18_4_reg_2958_pp0_iter32_reg <= icmp_ln18_4_reg_2958_pp0_iter31_reg;
                icmp_ln18_4_reg_2958_pp0_iter33_reg <= icmp_ln18_4_reg_2958_pp0_iter32_reg;
                icmp_ln18_4_reg_2958_pp0_iter34_reg <= icmp_ln18_4_reg_2958_pp0_iter33_reg;
                icmp_ln18_4_reg_2958_pp0_iter35_reg <= icmp_ln18_4_reg_2958_pp0_iter34_reg;
                icmp_ln18_4_reg_2958_pp0_iter36_reg <= icmp_ln18_4_reg_2958_pp0_iter35_reg;
                icmp_ln18_4_reg_2958_pp0_iter37_reg <= icmp_ln18_4_reg_2958_pp0_iter36_reg;
                icmp_ln18_4_reg_2958_pp0_iter38_reg <= icmp_ln18_4_reg_2958_pp0_iter37_reg;
                icmp_ln18_4_reg_2958_pp0_iter39_reg <= icmp_ln18_4_reg_2958_pp0_iter38_reg;
                icmp_ln18_4_reg_2958_pp0_iter3_reg <= icmp_ln18_4_reg_2958_pp0_iter2_reg;
                icmp_ln18_4_reg_2958_pp0_iter40_reg <= icmp_ln18_4_reg_2958_pp0_iter39_reg;
                icmp_ln18_4_reg_2958_pp0_iter41_reg <= icmp_ln18_4_reg_2958_pp0_iter40_reg;
                icmp_ln18_4_reg_2958_pp0_iter42_reg <= icmp_ln18_4_reg_2958_pp0_iter41_reg;
                icmp_ln18_4_reg_2958_pp0_iter43_reg <= icmp_ln18_4_reg_2958_pp0_iter42_reg;
                icmp_ln18_4_reg_2958_pp0_iter44_reg <= icmp_ln18_4_reg_2958_pp0_iter43_reg;
                icmp_ln18_4_reg_2958_pp0_iter45_reg <= icmp_ln18_4_reg_2958_pp0_iter44_reg;
                icmp_ln18_4_reg_2958_pp0_iter46_reg <= icmp_ln18_4_reg_2958_pp0_iter45_reg;
                icmp_ln18_4_reg_2958_pp0_iter47_reg <= icmp_ln18_4_reg_2958_pp0_iter46_reg;
                icmp_ln18_4_reg_2958_pp0_iter48_reg <= icmp_ln18_4_reg_2958_pp0_iter47_reg;
                icmp_ln18_4_reg_2958_pp0_iter49_reg <= icmp_ln18_4_reg_2958_pp0_iter48_reg;
                icmp_ln18_4_reg_2958_pp0_iter4_reg <= icmp_ln18_4_reg_2958_pp0_iter3_reg;
                icmp_ln18_4_reg_2958_pp0_iter50_reg <= icmp_ln18_4_reg_2958_pp0_iter49_reg;
                icmp_ln18_4_reg_2958_pp0_iter5_reg <= icmp_ln18_4_reg_2958_pp0_iter4_reg;
                icmp_ln18_4_reg_2958_pp0_iter6_reg <= icmp_ln18_4_reg_2958_pp0_iter5_reg;
                icmp_ln18_4_reg_2958_pp0_iter7_reg <= icmp_ln18_4_reg_2958_pp0_iter6_reg;
                icmp_ln18_4_reg_2958_pp0_iter8_reg <= icmp_ln18_4_reg_2958_pp0_iter7_reg;
                icmp_ln18_4_reg_2958_pp0_iter9_reg <= icmp_ln18_4_reg_2958_pp0_iter8_reg;
                icmp_ln18_reg_3374 <= icmp_ln18_fu_1636_p2;
                icmp_ln340_1_reg_2952 <= icmp_ln340_1_fu_709_p2;
                icmp_ln340_1_reg_2952_pp0_iter10_reg <= icmp_ln340_1_reg_2952_pp0_iter9_reg;
                icmp_ln340_1_reg_2952_pp0_iter11_reg <= icmp_ln340_1_reg_2952_pp0_iter10_reg;
                icmp_ln340_1_reg_2952_pp0_iter12_reg <= icmp_ln340_1_reg_2952_pp0_iter11_reg;
                icmp_ln340_1_reg_2952_pp0_iter13_reg <= icmp_ln340_1_reg_2952_pp0_iter12_reg;
                icmp_ln340_1_reg_2952_pp0_iter14_reg <= icmp_ln340_1_reg_2952_pp0_iter13_reg;
                icmp_ln340_1_reg_2952_pp0_iter15_reg <= icmp_ln340_1_reg_2952_pp0_iter14_reg;
                icmp_ln340_1_reg_2952_pp0_iter16_reg <= icmp_ln340_1_reg_2952_pp0_iter15_reg;
                icmp_ln340_1_reg_2952_pp0_iter17_reg <= icmp_ln340_1_reg_2952_pp0_iter16_reg;
                icmp_ln340_1_reg_2952_pp0_iter18_reg <= icmp_ln340_1_reg_2952_pp0_iter17_reg;
                icmp_ln340_1_reg_2952_pp0_iter19_reg <= icmp_ln340_1_reg_2952_pp0_iter18_reg;
                icmp_ln340_1_reg_2952_pp0_iter20_reg <= icmp_ln340_1_reg_2952_pp0_iter19_reg;
                icmp_ln340_1_reg_2952_pp0_iter21_reg <= icmp_ln340_1_reg_2952_pp0_iter20_reg;
                icmp_ln340_1_reg_2952_pp0_iter22_reg <= icmp_ln340_1_reg_2952_pp0_iter21_reg;
                icmp_ln340_1_reg_2952_pp0_iter23_reg <= icmp_ln340_1_reg_2952_pp0_iter22_reg;
                icmp_ln340_1_reg_2952_pp0_iter24_reg <= icmp_ln340_1_reg_2952_pp0_iter23_reg;
                icmp_ln340_1_reg_2952_pp0_iter25_reg <= icmp_ln340_1_reg_2952_pp0_iter24_reg;
                icmp_ln340_1_reg_2952_pp0_iter26_reg <= icmp_ln340_1_reg_2952_pp0_iter25_reg;
                icmp_ln340_1_reg_2952_pp0_iter27_reg <= icmp_ln340_1_reg_2952_pp0_iter26_reg;
                icmp_ln340_1_reg_2952_pp0_iter28_reg <= icmp_ln340_1_reg_2952_pp0_iter27_reg;
                icmp_ln340_1_reg_2952_pp0_iter29_reg <= icmp_ln340_1_reg_2952_pp0_iter28_reg;
                icmp_ln340_1_reg_2952_pp0_iter2_reg <= icmp_ln340_1_reg_2952;
                icmp_ln340_1_reg_2952_pp0_iter30_reg <= icmp_ln340_1_reg_2952_pp0_iter29_reg;
                icmp_ln340_1_reg_2952_pp0_iter31_reg <= icmp_ln340_1_reg_2952_pp0_iter30_reg;
                icmp_ln340_1_reg_2952_pp0_iter32_reg <= icmp_ln340_1_reg_2952_pp0_iter31_reg;
                icmp_ln340_1_reg_2952_pp0_iter33_reg <= icmp_ln340_1_reg_2952_pp0_iter32_reg;
                icmp_ln340_1_reg_2952_pp0_iter34_reg <= icmp_ln340_1_reg_2952_pp0_iter33_reg;
                icmp_ln340_1_reg_2952_pp0_iter35_reg <= icmp_ln340_1_reg_2952_pp0_iter34_reg;
                icmp_ln340_1_reg_2952_pp0_iter36_reg <= icmp_ln340_1_reg_2952_pp0_iter35_reg;
                icmp_ln340_1_reg_2952_pp0_iter37_reg <= icmp_ln340_1_reg_2952_pp0_iter36_reg;
                icmp_ln340_1_reg_2952_pp0_iter38_reg <= icmp_ln340_1_reg_2952_pp0_iter37_reg;
                icmp_ln340_1_reg_2952_pp0_iter39_reg <= icmp_ln340_1_reg_2952_pp0_iter38_reg;
                icmp_ln340_1_reg_2952_pp0_iter3_reg <= icmp_ln340_1_reg_2952_pp0_iter2_reg;
                icmp_ln340_1_reg_2952_pp0_iter40_reg <= icmp_ln340_1_reg_2952_pp0_iter39_reg;
                icmp_ln340_1_reg_2952_pp0_iter41_reg <= icmp_ln340_1_reg_2952_pp0_iter40_reg;
                icmp_ln340_1_reg_2952_pp0_iter42_reg <= icmp_ln340_1_reg_2952_pp0_iter41_reg;
                icmp_ln340_1_reg_2952_pp0_iter43_reg <= icmp_ln340_1_reg_2952_pp0_iter42_reg;
                icmp_ln340_1_reg_2952_pp0_iter44_reg <= icmp_ln340_1_reg_2952_pp0_iter43_reg;
                icmp_ln340_1_reg_2952_pp0_iter45_reg <= icmp_ln340_1_reg_2952_pp0_iter44_reg;
                icmp_ln340_1_reg_2952_pp0_iter46_reg <= icmp_ln340_1_reg_2952_pp0_iter45_reg;
                icmp_ln340_1_reg_2952_pp0_iter47_reg <= icmp_ln340_1_reg_2952_pp0_iter46_reg;
                icmp_ln340_1_reg_2952_pp0_iter48_reg <= icmp_ln340_1_reg_2952_pp0_iter47_reg;
                icmp_ln340_1_reg_2952_pp0_iter49_reg <= icmp_ln340_1_reg_2952_pp0_iter48_reg;
                icmp_ln340_1_reg_2952_pp0_iter4_reg <= icmp_ln340_1_reg_2952_pp0_iter3_reg;
                icmp_ln340_1_reg_2952_pp0_iter5_reg <= icmp_ln340_1_reg_2952_pp0_iter4_reg;
                icmp_ln340_1_reg_2952_pp0_iter6_reg <= icmp_ln340_1_reg_2952_pp0_iter5_reg;
                icmp_ln340_1_reg_2952_pp0_iter7_reg <= icmp_ln340_1_reg_2952_pp0_iter6_reg;
                icmp_ln340_1_reg_2952_pp0_iter8_reg <= icmp_ln340_1_reg_2952_pp0_iter7_reg;
                icmp_ln340_1_reg_2952_pp0_iter9_reg <= icmp_ln340_1_reg_2952_pp0_iter8_reg;
                icmp_ln373_reg_3395 <= icmp_ln373_fu_1712_p2;
                icmp_ln422_reg_3499 <= icmp_ln422_fu_2061_p2;
                icmp_ln422_reg_3499_pp0_iter57_reg <= icmp_ln422_reg_3499;
                icmp_ln422_reg_3499_pp0_iter58_reg <= icmp_ln422_reg_3499_pp0_iter57_reg;
                icmp_ln422_reg_3499_pp0_iter59_reg <= icmp_ln422_reg_3499_pp0_iter58_reg;
                icmp_ln422_reg_3499_pp0_iter60_reg <= icmp_ln422_reg_3499_pp0_iter59_reg;
                icmp_ln422_reg_3499_pp0_iter61_reg <= icmp_ln422_reg_3499_pp0_iter60_reg;
                icmp_ln422_reg_3499_pp0_iter62_reg <= icmp_ln422_reg_3499_pp0_iter61_reg;
                icmp_ln422_reg_3499_pp0_iter63_reg <= icmp_ln422_reg_3499_pp0_iter62_reg;
                icmp_ln422_reg_3499_pp0_iter64_reg <= icmp_ln422_reg_3499_pp0_iter63_reg;
                icmp_ln422_reg_3499_pp0_iter65_reg <= icmp_ln422_reg_3499_pp0_iter64_reg;
                icmp_ln422_reg_3499_pp0_iter66_reg <= icmp_ln422_reg_3499_pp0_iter65_reg;
                icmp_ln422_reg_3499_pp0_iter67_reg <= icmp_ln422_reg_3499_pp0_iter66_reg;
                icmp_ln422_reg_3499_pp0_iter68_reg <= icmp_ln422_reg_3499_pp0_iter67_reg;
                icmp_ln422_reg_3499_pp0_iter69_reg <= icmp_ln422_reg_3499_pp0_iter68_reg;
                icmp_ln422_reg_3499_pp0_iter70_reg <= icmp_ln422_reg_3499_pp0_iter69_reg;
                icmp_ln422_reg_3499_pp0_iter71_reg <= icmp_ln422_reg_3499_pp0_iter70_reg;
                icmp_ln422_reg_3499_pp0_iter72_reg <= icmp_ln422_reg_3499_pp0_iter71_reg;
                icmp_ln422_reg_3499_pp0_iter73_reg <= icmp_ln422_reg_3499_pp0_iter72_reg;
                icmp_ln422_reg_3499_pp0_iter74_reg <= icmp_ln422_reg_3499_pp0_iter73_reg;
                icmp_ln422_reg_3499_pp0_iter75_reg <= icmp_ln422_reg_3499_pp0_iter74_reg;
                icmp_ln422_reg_3499_pp0_iter76_reg <= icmp_ln422_reg_3499_pp0_iter75_reg;
                icmp_ln628_reg_3553 <= icmp_ln628_fu_2275_p2;
                icmp_ln628_reg_3553_pp0_iter59_reg <= icmp_ln628_reg_3553;
                icmp_ln628_reg_3553_pp0_iter60_reg <= icmp_ln628_reg_3553_pp0_iter59_reg;
                icmp_ln628_reg_3553_pp0_iter61_reg <= icmp_ln628_reg_3553_pp0_iter60_reg;
                icmp_ln628_reg_3553_pp0_iter62_reg <= icmp_ln628_reg_3553_pp0_iter61_reg;
                icmp_ln628_reg_3553_pp0_iter63_reg <= icmp_ln628_reg_3553_pp0_iter62_reg;
                icmp_ln628_reg_3553_pp0_iter64_reg <= icmp_ln628_reg_3553_pp0_iter63_reg;
                icmp_ln628_reg_3553_pp0_iter65_reg <= icmp_ln628_reg_3553_pp0_iter64_reg;
                icmp_ln628_reg_3553_pp0_iter66_reg <= icmp_ln628_reg_3553_pp0_iter65_reg;
                icmp_ln628_reg_3553_pp0_iter67_reg <= icmp_ln628_reg_3553_pp0_iter66_reg;
                icmp_ln628_reg_3553_pp0_iter68_reg <= icmp_ln628_reg_3553_pp0_iter67_reg;
                icmp_ln628_reg_3553_pp0_iter69_reg <= icmp_ln628_reg_3553_pp0_iter68_reg;
                icmp_ln628_reg_3553_pp0_iter70_reg <= icmp_ln628_reg_3553_pp0_iter69_reg;
                icmp_ln628_reg_3553_pp0_iter71_reg <= icmp_ln628_reg_3553_pp0_iter70_reg;
                icmp_ln628_reg_3553_pp0_iter72_reg <= icmp_ln628_reg_3553_pp0_iter71_reg;
                icmp_ln628_reg_3553_pp0_iter73_reg <= icmp_ln628_reg_3553_pp0_iter72_reg;
                icmp_ln628_reg_3553_pp0_iter74_reg <= icmp_ln628_reg_3553_pp0_iter73_reg;
                icmp_ln628_reg_3553_pp0_iter75_reg <= icmp_ln628_reg_3553_pp0_iter74_reg;
                icmp_ln628_reg_3553_pp0_iter76_reg <= icmp_ln628_reg_3553_pp0_iter75_reg;
                icmp_ln645_reg_3716 <= icmp_ln645_fu_2642_p2;
                log_base_reg_3424 <= add_ln525_1_fu_1880_p2(120 downto 43);
                log_sum_1_reg_3348 <= log_sum_1_fu_1557_p2;
                logn_3_reg_3302 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0;
                logn_4_reg_3307 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0;
                lshr_ln522_1_reg_3353 <= sub_ln522_fu_1573_p2(116 downto 45);
                lshr_ln_reg_3338 <= grp_fu_614_p2(78 downto 1);
                m_diff_hi_reg_3575 <= sub_ln574_fu_2341_p2(58 downto 51);
                m_diff_hi_reg_3575_pp0_iter66_reg <= m_diff_hi_reg_3575;
                m_diff_hi_reg_3575_pp0_iter67_reg <= m_diff_hi_reg_3575_pp0_iter66_reg;
                m_diff_hi_reg_3575_pp0_iter68_reg <= m_diff_hi_reg_3575_pp0_iter67_reg;
                m_diff_hi_reg_3575_pp0_iter69_reg <= m_diff_hi_reg_3575_pp0_iter68_reg;
                m_diff_hi_reg_3575_pp0_iter70_reg <= m_diff_hi_reg_3575_pp0_iter69_reg;
                m_diff_hi_reg_3575_pp0_iter71_reg <= m_diff_hi_reg_3575_pp0_iter70_reg;
                m_exp_reg_3434 <= m_exp_fu_1922_p2;
                m_exp_reg_3434_pp0_iter52_reg <= m_exp_reg_3434;
                m_exp_reg_3434_pp0_iter53_reg <= m_exp_reg_3434_pp0_iter52_reg;
                m_exp_reg_3434_pp0_iter54_reg <= m_exp_reg_3434_pp0_iter53_reg;
                m_exp_reg_3434_pp0_iter55_reg <= m_exp_reg_3434_pp0_iter54_reg;
                m_fix_a_reg_3570 <= grp_fu_609_p2(70 downto 12);
                m_fix_l_reg_3517 <= m_fix_l_fu_2152_p3;
                m_fix_reg_3523 <= m_fix_0_in_in_v_v_fu_2195_p3(117 downto 59);
                m_fix_reg_3523_pp0_iter57_reg <= m_fix_reg_3523;
                m_fix_reg_3523_pp0_iter58_reg <= m_fix_reg_3523_pp0_iter57_reg;
                m_fix_reg_3523_pp0_iter59_reg <= m_fix_reg_3523_pp0_iter58_reg;
                m_fix_reg_3523_pp0_iter60_reg <= m_fix_reg_3523_pp0_iter59_reg;
                m_fix_reg_3523_pp0_iter61_reg <= m_fix_reg_3523_pp0_iter60_reg;
                m_fix_reg_3523_pp0_iter62_reg <= m_fix_reg_3523_pp0_iter61_reg;
                m_fix_reg_3523_pp0_iter63_reg <= m_fix_reg_3523_pp0_iter62_reg;
                m_fix_reg_3523_pp0_iter64_reg <= m_fix_reg_3523_pp0_iter63_reg;
                m_frac_l_reg_3468 <= grp_fu_642_p2;
                m_frac_l_reg_3468_pp0_iter56_reg <= m_frac_l_reg_3468;
                m_frac_l_reg_3468_pp0_iter57_reg <= m_frac_l_reg_3468_pp0_iter56_reg;
                mul_ln44_1_reg_3047 <= grp_fu_634_p2;
                mul_ln44_2_reg_3083 <= grp_fu_650_p2;
                mul_ln44_3_reg_3115 <= grp_fu_658_p2;
                mul_ln44_4_reg_3147 <= grp_fu_654_p2;
                mul_ln44_5_reg_3179 <= grp_fu_646_p2;
                mul_ln44_6_reg_3247 <= grp_fu_638_p2;
                mul_ln44_reg_3015 <= grp_fu_824_p2;
                mul_ln516_reg_2978 <= grp_fu_630_p2;
                mul_ln616_reg_3705 <= grp_fu_626_p2;
                or_ln378_1_reg_3400 <= or_ln378_1_fu_1730_p2;
                or_ln378_1_reg_3400_pp0_iter51_reg <= or_ln378_1_reg_3400;
                or_ln378_1_reg_3400_pp0_iter52_reg <= or_ln378_1_reg_3400_pp0_iter51_reg;
                or_ln378_1_reg_3400_pp0_iter53_reg <= or_ln378_1_reg_3400_pp0_iter52_reg;
                or_ln378_1_reg_3400_pp0_iter54_reg <= or_ln378_1_reg_3400_pp0_iter53_reg;
                or_ln378_1_reg_3400_pp0_iter55_reg <= or_ln378_1_reg_3400_pp0_iter54_reg;
                or_ln378_1_reg_3400_pp0_iter56_reg <= or_ln378_1_reg_3400_pp0_iter55_reg;
                or_ln378_1_reg_3400_pp0_iter57_reg <= or_ln378_1_reg_3400_pp0_iter56_reg;
                or_ln378_1_reg_3400_pp0_iter58_reg <= or_ln378_1_reg_3400_pp0_iter57_reg;
                or_ln378_1_reg_3400_pp0_iter59_reg <= or_ln378_1_reg_3400_pp0_iter58_reg;
                or_ln378_1_reg_3400_pp0_iter60_reg <= or_ln378_1_reg_3400_pp0_iter59_reg;
                or_ln378_1_reg_3400_pp0_iter61_reg <= or_ln378_1_reg_3400_pp0_iter60_reg;
                or_ln378_1_reg_3400_pp0_iter62_reg <= or_ln378_1_reg_3400_pp0_iter61_reg;
                or_ln378_1_reg_3400_pp0_iter63_reg <= or_ln378_1_reg_3400_pp0_iter62_reg;
                or_ln378_1_reg_3400_pp0_iter64_reg <= or_ln378_1_reg_3400_pp0_iter63_reg;
                or_ln378_1_reg_3400_pp0_iter65_reg <= or_ln378_1_reg_3400_pp0_iter64_reg;
                or_ln378_1_reg_3400_pp0_iter66_reg <= or_ln378_1_reg_3400_pp0_iter65_reg;
                or_ln378_1_reg_3400_pp0_iter67_reg <= or_ln378_1_reg_3400_pp0_iter66_reg;
                or_ln378_1_reg_3400_pp0_iter68_reg <= or_ln378_1_reg_3400_pp0_iter67_reg;
                or_ln378_1_reg_3400_pp0_iter69_reg <= or_ln378_1_reg_3400_pp0_iter68_reg;
                or_ln378_1_reg_3400_pp0_iter70_reg <= or_ln378_1_reg_3400_pp0_iter69_reg;
                or_ln378_1_reg_3400_pp0_iter71_reg <= or_ln378_1_reg_3400_pp0_iter70_reg;
                or_ln378_1_reg_3400_pp0_iter72_reg <= or_ln378_1_reg_3400_pp0_iter71_reg;
                or_ln378_1_reg_3400_pp0_iter73_reg <= or_ln378_1_reg_3400_pp0_iter72_reg;
                or_ln378_1_reg_3400_pp0_iter74_reg <= or_ln378_1_reg_3400_pp0_iter73_reg;
                or_ln378_1_reg_3400_pp0_iter75_reg <= or_ln378_1_reg_3400_pp0_iter74_reg;
                or_ln378_1_reg_3400_pp0_iter76_reg <= or_ln378_1_reg_3400_pp0_iter75_reg;
                or_ln378_1_reg_3400_pp0_iter77_reg <= or_ln378_1_reg_3400_pp0_iter76_reg;
                or_ln386_2_reg_3452 <= or_ln386_2_fu_2010_p2;
                or_ln386_2_reg_3452_pp0_iter52_reg <= or_ln386_2_reg_3452;
                or_ln386_2_reg_3452_pp0_iter53_reg <= or_ln386_2_reg_3452_pp0_iter52_reg;
                or_ln386_2_reg_3452_pp0_iter54_reg <= or_ln386_2_reg_3452_pp0_iter53_reg;
                or_ln386_2_reg_3452_pp0_iter55_reg <= or_ln386_2_reg_3452_pp0_iter54_reg;
                or_ln386_2_reg_3452_pp0_iter56_reg <= or_ln386_2_reg_3452_pp0_iter55_reg;
                or_ln386_2_reg_3452_pp0_iter57_reg <= or_ln386_2_reg_3452_pp0_iter56_reg;
                or_ln386_2_reg_3452_pp0_iter58_reg <= or_ln386_2_reg_3452_pp0_iter57_reg;
                or_ln386_2_reg_3452_pp0_iter59_reg <= or_ln386_2_reg_3452_pp0_iter58_reg;
                or_ln386_2_reg_3452_pp0_iter60_reg <= or_ln386_2_reg_3452_pp0_iter59_reg;
                or_ln386_2_reg_3452_pp0_iter61_reg <= or_ln386_2_reg_3452_pp0_iter60_reg;
                or_ln386_2_reg_3452_pp0_iter62_reg <= or_ln386_2_reg_3452_pp0_iter61_reg;
                or_ln386_2_reg_3452_pp0_iter63_reg <= or_ln386_2_reg_3452_pp0_iter62_reg;
                or_ln386_2_reg_3452_pp0_iter64_reg <= or_ln386_2_reg_3452_pp0_iter63_reg;
                or_ln386_2_reg_3452_pp0_iter65_reg <= or_ln386_2_reg_3452_pp0_iter64_reg;
                or_ln386_2_reg_3452_pp0_iter66_reg <= or_ln386_2_reg_3452_pp0_iter65_reg;
                or_ln386_2_reg_3452_pp0_iter67_reg <= or_ln386_2_reg_3452_pp0_iter66_reg;
                or_ln386_2_reg_3452_pp0_iter68_reg <= or_ln386_2_reg_3452_pp0_iter67_reg;
                or_ln386_2_reg_3452_pp0_iter69_reg <= or_ln386_2_reg_3452_pp0_iter68_reg;
                or_ln386_2_reg_3452_pp0_iter70_reg <= or_ln386_2_reg_3452_pp0_iter69_reg;
                or_ln386_2_reg_3452_pp0_iter71_reg <= or_ln386_2_reg_3452_pp0_iter70_reg;
                or_ln386_2_reg_3452_pp0_iter72_reg <= or_ln386_2_reg_3452_pp0_iter71_reg;
                or_ln386_2_reg_3452_pp0_iter73_reg <= or_ln386_2_reg_3452_pp0_iter72_reg;
                or_ln386_2_reg_3452_pp0_iter74_reg <= or_ln386_2_reg_3452_pp0_iter73_reg;
                or_ln386_2_reg_3452_pp0_iter75_reg <= or_ln386_2_reg_3452_pp0_iter74_reg;
                or_ln386_2_reg_3452_pp0_iter76_reg <= or_ln386_2_reg_3452_pp0_iter75_reg;
                or_ln386_2_reg_3452_pp0_iter77_reg <= or_ln386_2_reg_3452_pp0_iter76_reg;
                or_ln431_2_reg_3412 <= or_ln431_2_fu_1811_p2;
                or_ln431_2_reg_3412_pp0_iter51_reg <= or_ln431_2_reg_3412;
                or_ln431_2_reg_3412_pp0_iter52_reg <= or_ln431_2_reg_3412_pp0_iter51_reg;
                or_ln431_2_reg_3412_pp0_iter53_reg <= or_ln431_2_reg_3412_pp0_iter52_reg;
                or_ln431_2_reg_3412_pp0_iter54_reg <= or_ln431_2_reg_3412_pp0_iter53_reg;
                or_ln431_2_reg_3412_pp0_iter55_reg <= or_ln431_2_reg_3412_pp0_iter54_reg;
                or_ln431_2_reg_3412_pp0_iter56_reg <= or_ln431_2_reg_3412_pp0_iter55_reg;
                or_ln431_2_reg_3412_pp0_iter57_reg <= or_ln431_2_reg_3412_pp0_iter56_reg;
                or_ln431_2_reg_3412_pp0_iter58_reg <= or_ln431_2_reg_3412_pp0_iter57_reg;
                or_ln431_2_reg_3412_pp0_iter59_reg <= or_ln431_2_reg_3412_pp0_iter58_reg;
                or_ln431_2_reg_3412_pp0_iter60_reg <= or_ln431_2_reg_3412_pp0_iter59_reg;
                or_ln431_2_reg_3412_pp0_iter61_reg <= or_ln431_2_reg_3412_pp0_iter60_reg;
                or_ln431_2_reg_3412_pp0_iter62_reg <= or_ln431_2_reg_3412_pp0_iter61_reg;
                or_ln431_2_reg_3412_pp0_iter63_reg <= or_ln431_2_reg_3412_pp0_iter62_reg;
                or_ln431_2_reg_3412_pp0_iter64_reg <= or_ln431_2_reg_3412_pp0_iter63_reg;
                or_ln431_2_reg_3412_pp0_iter65_reg <= or_ln431_2_reg_3412_pp0_iter64_reg;
                or_ln431_2_reg_3412_pp0_iter66_reg <= or_ln431_2_reg_3412_pp0_iter65_reg;
                or_ln431_2_reg_3412_pp0_iter67_reg <= or_ln431_2_reg_3412_pp0_iter66_reg;
                or_ln431_2_reg_3412_pp0_iter68_reg <= or_ln431_2_reg_3412_pp0_iter67_reg;
                or_ln431_2_reg_3412_pp0_iter69_reg <= or_ln431_2_reg_3412_pp0_iter68_reg;
                or_ln431_2_reg_3412_pp0_iter70_reg <= or_ln431_2_reg_3412_pp0_iter69_reg;
                or_ln431_2_reg_3412_pp0_iter71_reg <= or_ln431_2_reg_3412_pp0_iter70_reg;
                or_ln431_2_reg_3412_pp0_iter72_reg <= or_ln431_2_reg_3412_pp0_iter71_reg;
                or_ln431_2_reg_3412_pp0_iter73_reg <= or_ln431_2_reg_3412_pp0_iter72_reg;
                or_ln431_2_reg_3412_pp0_iter74_reg <= or_ln431_2_reg_3412_pp0_iter73_reg;
                or_ln431_2_reg_3412_pp0_iter75_reg <= or_ln431_2_reg_3412_pp0_iter74_reg;
                or_ln431_2_reg_3412_pp0_iter76_reg <= or_ln431_2_reg_3412_pp0_iter75_reg;
                or_ln431_2_reg_3412_pp0_iter77_reg <= or_ln431_2_reg_3412_pp0_iter76_reg;
                or_ln438_2_reg_3418 <= or_ln438_2_fu_1851_p2;
                or_ln438_2_reg_3418_pp0_iter51_reg <= or_ln438_2_reg_3418;
                or_ln438_2_reg_3418_pp0_iter52_reg <= or_ln438_2_reg_3418_pp0_iter51_reg;
                or_ln438_2_reg_3418_pp0_iter53_reg <= or_ln438_2_reg_3418_pp0_iter52_reg;
                or_ln438_2_reg_3418_pp0_iter54_reg <= or_ln438_2_reg_3418_pp0_iter53_reg;
                or_ln438_2_reg_3418_pp0_iter55_reg <= or_ln438_2_reg_3418_pp0_iter54_reg;
                or_ln438_2_reg_3418_pp0_iter56_reg <= or_ln438_2_reg_3418_pp0_iter55_reg;
                or_ln438_2_reg_3418_pp0_iter57_reg <= or_ln438_2_reg_3418_pp0_iter56_reg;
                or_ln438_2_reg_3418_pp0_iter58_reg <= or_ln438_2_reg_3418_pp0_iter57_reg;
                or_ln438_2_reg_3418_pp0_iter59_reg <= or_ln438_2_reg_3418_pp0_iter58_reg;
                or_ln438_2_reg_3418_pp0_iter60_reg <= or_ln438_2_reg_3418_pp0_iter59_reg;
                or_ln438_2_reg_3418_pp0_iter61_reg <= or_ln438_2_reg_3418_pp0_iter60_reg;
                or_ln438_2_reg_3418_pp0_iter62_reg <= or_ln438_2_reg_3418_pp0_iter61_reg;
                or_ln438_2_reg_3418_pp0_iter63_reg <= or_ln438_2_reg_3418_pp0_iter62_reg;
                or_ln438_2_reg_3418_pp0_iter64_reg <= or_ln438_2_reg_3418_pp0_iter63_reg;
                or_ln438_2_reg_3418_pp0_iter65_reg <= or_ln438_2_reg_3418_pp0_iter64_reg;
                or_ln438_2_reg_3418_pp0_iter66_reg <= or_ln438_2_reg_3418_pp0_iter65_reg;
                or_ln438_2_reg_3418_pp0_iter67_reg <= or_ln438_2_reg_3418_pp0_iter66_reg;
                or_ln438_2_reg_3418_pp0_iter68_reg <= or_ln438_2_reg_3418_pp0_iter67_reg;
                or_ln438_2_reg_3418_pp0_iter69_reg <= or_ln438_2_reg_3418_pp0_iter68_reg;
                or_ln438_2_reg_3418_pp0_iter70_reg <= or_ln438_2_reg_3418_pp0_iter69_reg;
                or_ln438_2_reg_3418_pp0_iter71_reg <= or_ln438_2_reg_3418_pp0_iter70_reg;
                or_ln438_2_reg_3418_pp0_iter72_reg <= or_ln438_2_reg_3418_pp0_iter71_reg;
                or_ln438_2_reg_3418_pp0_iter73_reg <= or_ln438_2_reg_3418_pp0_iter72_reg;
                or_ln438_2_reg_3418_pp0_iter74_reg <= or_ln438_2_reg_3418_pp0_iter73_reg;
                or_ln438_2_reg_3418_pp0_iter75_reg <= or_ln438_2_reg_3418_pp0_iter74_reg;
                or_ln438_2_reg_3418_pp0_iter76_reg <= or_ln438_2_reg_3418_pp0_iter75_reg;
                or_ln438_2_reg_3418_pp0_iter77_reg <= or_ln438_2_reg_3418_pp0_iter76_reg;
                or_ln628_reg_3710 <= or_ln628_fu_2636_p2;
                out_sig_reg_3721 <= out_sig_fu_2668_p3;
                r_exp_reg_3558 <= r_exp_fu_2319_p3;
                r_exp_reg_3558_pp0_iter60_reg <= r_exp_reg_3558;
                r_exp_reg_3558_pp0_iter61_reg <= r_exp_reg_3558_pp0_iter60_reg;
                r_exp_reg_3558_pp0_iter62_reg <= r_exp_reg_3558_pp0_iter61_reg;
                r_exp_reg_3558_pp0_iter63_reg <= r_exp_reg_3558_pp0_iter62_reg;
                r_exp_reg_3558_pp0_iter64_reg <= r_exp_reg_3558_pp0_iter63_reg;
                r_exp_reg_3558_pp0_iter65_reg <= r_exp_reg_3558_pp0_iter64_reg;
                r_exp_reg_3558_pp0_iter66_reg <= r_exp_reg_3558_pp0_iter65_reg;
                r_exp_reg_3558_pp0_iter67_reg <= r_exp_reg_3558_pp0_iter66_reg;
                r_exp_reg_3558_pp0_iter68_reg <= r_exp_reg_3558_pp0_iter67_reg;
                r_exp_reg_3558_pp0_iter69_reg <= r_exp_reg_3558_pp0_iter68_reg;
                r_exp_reg_3558_pp0_iter70_reg <= r_exp_reg_3558_pp0_iter69_reg;
                r_exp_reg_3558_pp0_iter71_reg <= r_exp_reg_3558_pp0_iter70_reg;
                r_exp_reg_3558_pp0_iter72_reg <= r_exp_reg_3558_pp0_iter71_reg;
                r_exp_reg_3558_pp0_iter73_reg <= r_exp_reg_3558_pp0_iter72_reg;
                r_exp_reg_3558_pp0_iter74_reg <= r_exp_reg_3558_pp0_iter73_reg;
                r_exp_reg_3558_pp0_iter75_reg <= r_exp_reg_3558_pp0_iter74_reg;
                r_exp_reg_3558_pp0_iter76_reg <= r_exp_reg_3558_pp0_iter75_reg;
                r_sign_reg_3504 <= r_sign_fu_2116_p2;
                r_sign_reg_3504_pp0_iter57_reg <= r_sign_reg_3504;
                r_sign_reg_3504_pp0_iter58_reg <= r_sign_reg_3504_pp0_iter57_reg;
                r_sign_reg_3504_pp0_iter59_reg <= r_sign_reg_3504_pp0_iter58_reg;
                r_sign_reg_3504_pp0_iter60_reg <= r_sign_reg_3504_pp0_iter59_reg;
                r_sign_reg_3504_pp0_iter61_reg <= r_sign_reg_3504_pp0_iter60_reg;
                r_sign_reg_3504_pp0_iter62_reg <= r_sign_reg_3504_pp0_iter61_reg;
                r_sign_reg_3504_pp0_iter63_reg <= r_sign_reg_3504_pp0_iter62_reg;
                r_sign_reg_3504_pp0_iter64_reg <= r_sign_reg_3504_pp0_iter63_reg;
                r_sign_reg_3504_pp0_iter65_reg <= r_sign_reg_3504_pp0_iter64_reg;
                r_sign_reg_3504_pp0_iter66_reg <= r_sign_reg_3504_pp0_iter65_reg;
                r_sign_reg_3504_pp0_iter67_reg <= r_sign_reg_3504_pp0_iter66_reg;
                r_sign_reg_3504_pp0_iter68_reg <= r_sign_reg_3504_pp0_iter67_reg;
                r_sign_reg_3504_pp0_iter69_reg <= r_sign_reg_3504_pp0_iter68_reg;
                r_sign_reg_3504_pp0_iter70_reg <= r_sign_reg_3504_pp0_iter69_reg;
                r_sign_reg_3504_pp0_iter71_reg <= r_sign_reg_3504_pp0_iter70_reg;
                r_sign_reg_3504_pp0_iter72_reg <= r_sign_reg_3504_pp0_iter71_reg;
                r_sign_reg_3504_pp0_iter73_reg <= r_sign_reg_3504_pp0_iter72_reg;
                r_sign_reg_3504_pp0_iter74_reg <= r_sign_reg_3504_pp0_iter73_reg;
                r_sign_reg_3504_pp0_iter75_reg <= r_sign_reg_3504_pp0_iter74_reg;
                r_sign_reg_3504_pp0_iter76_reg <= r_sign_reg_3504_pp0_iter75_reg;
                r_sign_reg_3504_pp0_iter77_reg <= r_sign_reg_3504_pp0_iter76_reg;
                    select_ln42_reg_3005(70 downto 16) <= select_ln42_fu_814_p3(70 downto 16);    select_ln42_reg_3005(75 downto 74) <= select_ln42_fu_814_p3(75 downto 74);
                    select_ln42_reg_3005_pp0_iter6_reg(70 downto 16) <= select_ln42_reg_3005(70 downto 16);    select_ln42_reg_3005_pp0_iter6_reg(75 downto 74) <= select_ln42_reg_3005(75 downto 74);
                    select_ln42_reg_3005_pp0_iter7_reg(70 downto 16) <= select_ln42_reg_3005_pp0_iter6_reg(70 downto 16);    select_ln42_reg_3005_pp0_iter7_reg(75 downto 74) <= select_ln42_reg_3005_pp0_iter6_reg(75 downto 74);
                    select_ln42_reg_3005_pp0_iter8_reg(70 downto 16) <= select_ln42_reg_3005_pp0_iter7_reg(70 downto 16);    select_ln42_reg_3005_pp0_iter8_reg(75 downto 74) <= select_ln42_reg_3005_pp0_iter7_reg(75 downto 74);
                    select_ln42_reg_3005_pp0_iter9_reg(70 downto 16) <= select_ln42_reg_3005_pp0_iter8_reg(70 downto 16);    select_ln42_reg_3005_pp0_iter9_reg(75 downto 74) <= select_ln42_reg_3005_pp0_iter8_reg(75 downto 74);
                select_ln553_reg_3488 <= select_ln553_fu_2041_p3;
                sext_ln545_1_reg_3512 <= sext_ln545_1_fu_2126_p1;
                sext_ln545_reg_3478 <= sext_ln545_fu_2029_p1;
                shl_ln546_reg_3538 <= shl_ln546_fu_2245_p2;
                sub_ln44_1_reg_3052 <= sub_ln44_1_fu_936_p2;
                tmp_10_reg_3120 <= sub_ln44_3_fu_1102_p2(120 downto 34);
                tmp_10_reg_3120_pp0_iter29_reg <= tmp_10_reg_3120;
                tmp_10_reg_3120_pp0_iter30_reg <= tmp_10_reg_3120_pp0_iter29_reg;
                tmp_10_reg_3120_pp0_iter31_reg <= tmp_10_reg_3120_pp0_iter30_reg;
                tmp_10_reg_3120_pp0_iter32_reg <= tmp_10_reg_3120_pp0_iter31_reg;
                tmp_10_reg_3120_pp0_iter33_reg <= tmp_10_reg_3120_pp0_iter32_reg;
                tmp_11_reg_3126 <= sub_ln44_3_fu_1102_p2(114 downto 34);
                tmp_11_reg_3126_pp0_iter29_reg <= tmp_11_reg_3126;
                tmp_11_reg_3126_pp0_iter30_reg <= tmp_11_reg_3126_pp0_iter29_reg;
                tmp_11_reg_3126_pp0_iter31_reg <= tmp_11_reg_3126_pp0_iter30_reg;
                tmp_11_reg_3126_pp0_iter32_reg <= tmp_11_reg_3126_pp0_iter31_reg;
                tmp_11_reg_3126_pp0_iter33_reg <= tmp_11_reg_3126_pp0_iter32_reg;
                tmp_13_reg_3131 <= sub_ln44_3_fu_1102_p2(120 downto 115);
                tmp_13_reg_3131_pp0_iter29_reg <= tmp_13_reg_3131;
                tmp_13_reg_3131_pp0_iter30_reg <= tmp_13_reg_3131_pp0_iter29_reg;
                tmp_13_reg_3131_pp0_iter31_reg <= tmp_13_reg_3131_pp0_iter30_reg;
                tmp_13_reg_3131_pp0_iter32_reg <= tmp_13_reg_3131_pp0_iter31_reg;
                tmp_13_reg_3131_pp0_iter33_reg <= tmp_13_reg_3131_pp0_iter32_reg;
                tmp_13_reg_3131_pp0_iter34_reg <= tmp_13_reg_3131_pp0_iter33_reg;
                tmp_13_reg_3131_pp0_iter35_reg <= tmp_13_reg_3131_pp0_iter34_reg;
                tmp_13_reg_3131_pp0_iter36_reg <= tmp_13_reg_3131_pp0_iter35_reg;
                tmp_13_reg_3131_pp0_iter37_reg <= tmp_13_reg_3131_pp0_iter36_reg;
                tmp_13_reg_3131_pp0_iter38_reg <= tmp_13_reg_3131_pp0_iter37_reg;
                tmp_13_reg_3131_pp0_iter39_reg <= tmp_13_reg_3131_pp0_iter38_reg;
                tmp_13_reg_3131_pp0_iter40_reg <= tmp_13_reg_3131_pp0_iter39_reg;
                tmp_13_reg_3131_pp0_iter41_reg <= tmp_13_reg_3131_pp0_iter40_reg;
                tmp_13_reg_3131_pp0_iter42_reg <= tmp_13_reg_3131_pp0_iter41_reg;
                tmp_13_reg_3131_pp0_iter43_reg <= tmp_13_reg_3131_pp0_iter42_reg;
                tmp_13_reg_3131_pp0_iter44_reg <= tmp_13_reg_3131_pp0_iter43_reg;
                tmp_13_reg_3131_pp0_iter45_reg <= tmp_13_reg_3131_pp0_iter44_reg;
                tmp_14_reg_3152 <= sub_ln44_4_fu_1189_p2(125 downto 44);
                tmp_14_reg_3152_pp0_iter35_reg <= tmp_14_reg_3152;
                tmp_14_reg_3152_pp0_iter36_reg <= tmp_14_reg_3152_pp0_iter35_reg;
                tmp_14_reg_3152_pp0_iter37_reg <= tmp_14_reg_3152_pp0_iter36_reg;
                tmp_14_reg_3152_pp0_iter38_reg <= tmp_14_reg_3152_pp0_iter37_reg;
                tmp_14_reg_3152_pp0_iter39_reg <= tmp_14_reg_3152_pp0_iter38_reg;
                tmp_15_reg_3158 <= sub_ln44_4_fu_1189_p2(119 downto 44);
                tmp_15_reg_3158_pp0_iter35_reg <= tmp_15_reg_3158;
                tmp_15_reg_3158_pp0_iter36_reg <= tmp_15_reg_3158_pp0_iter35_reg;
                tmp_15_reg_3158_pp0_iter37_reg <= tmp_15_reg_3158_pp0_iter36_reg;
                tmp_15_reg_3158_pp0_iter38_reg <= tmp_15_reg_3158_pp0_iter37_reg;
                tmp_15_reg_3158_pp0_iter39_reg <= tmp_15_reg_3158_pp0_iter38_reg;
                tmp_16_reg_3163 <= sub_ln44_4_fu_1189_p2(125 downto 120);
                tmp_16_reg_3163_pp0_iter35_reg <= tmp_16_reg_3163;
                tmp_16_reg_3163_pp0_iter36_reg <= tmp_16_reg_3163_pp0_iter35_reg;
                tmp_16_reg_3163_pp0_iter37_reg <= tmp_16_reg_3163_pp0_iter36_reg;
                tmp_16_reg_3163_pp0_iter38_reg <= tmp_16_reg_3163_pp0_iter37_reg;
                tmp_16_reg_3163_pp0_iter39_reg <= tmp_16_reg_3163_pp0_iter38_reg;
                tmp_16_reg_3163_pp0_iter40_reg <= tmp_16_reg_3163_pp0_iter39_reg;
                tmp_16_reg_3163_pp0_iter41_reg <= tmp_16_reg_3163_pp0_iter40_reg;
                tmp_16_reg_3163_pp0_iter42_reg <= tmp_16_reg_3163_pp0_iter41_reg;
                tmp_16_reg_3163_pp0_iter43_reg <= tmp_16_reg_3163_pp0_iter42_reg;
                tmp_16_reg_3163_pp0_iter44_reg <= tmp_16_reg_3163_pp0_iter43_reg;
                tmp_16_reg_3163_pp0_iter45_reg <= tmp_16_reg_3163_pp0_iter44_reg;
                tmp_17_reg_3184 <= sub_ln44_5_fu_1276_p2(130 downto 54);
                tmp_17_reg_3184_pp0_iter41_reg <= tmp_17_reg_3184;
                tmp_17_reg_3184_pp0_iter42_reg <= tmp_17_reg_3184_pp0_iter41_reg;
                tmp_17_reg_3184_pp0_iter43_reg <= tmp_17_reg_3184_pp0_iter42_reg;
                tmp_17_reg_3184_pp0_iter44_reg <= tmp_17_reg_3184_pp0_iter43_reg;
                tmp_17_reg_3184_pp0_iter45_reg <= tmp_17_reg_3184_pp0_iter44_reg;
                tmp_18_reg_3190 <= sub_ln44_5_fu_1276_p2(124 downto 54);
                tmp_18_reg_3190_pp0_iter41_reg <= tmp_18_reg_3190;
                tmp_18_reg_3190_pp0_iter42_reg <= tmp_18_reg_3190_pp0_iter41_reg;
                tmp_18_reg_3190_pp0_iter43_reg <= tmp_18_reg_3190_pp0_iter42_reg;
                tmp_18_reg_3190_pp0_iter44_reg <= tmp_18_reg_3190_pp0_iter43_reg;
                tmp_18_reg_3190_pp0_iter45_reg <= tmp_18_reg_3190_pp0_iter44_reg;
                tmp_19_reg_3195 <= sub_ln44_5_fu_1276_p2(130 downto 125);
                tmp_19_reg_3195_pp0_iter41_reg <= tmp_19_reg_3195;
                tmp_19_reg_3195_pp0_iter42_reg <= tmp_19_reg_3195_pp0_iter41_reg;
                tmp_19_reg_3195_pp0_iter43_reg <= tmp_19_reg_3195_pp0_iter42_reg;
                tmp_19_reg_3195_pp0_iter44_reg <= tmp_19_reg_3195_pp0_iter43_reg;
                tmp_19_reg_3195_pp0_iter45_reg <= tmp_19_reg_3195_pp0_iter44_reg;
                tmp_1_reg_3444 <= m_exp_fu_1922_p2(11 downto 11);
                tmp_1_reg_3444_pp0_iter52_reg <= tmp_1_reg_3444;
                tmp_1_reg_3444_pp0_iter53_reg <= tmp_1_reg_3444_pp0_iter52_reg;
                tmp_1_reg_3444_pp0_iter54_reg <= tmp_1_reg_3444_pp0_iter53_reg;
                tmp_1_reg_3444_pp0_iter55_reg <= tmp_1_reg_3444_pp0_iter54_reg;
                tmp_1_reg_3444_pp0_iter56_reg <= tmp_1_reg_3444_pp0_iter55_reg;
                tmp_1_reg_3444_pp0_iter57_reg <= tmp_1_reg_3444_pp0_iter56_reg;
                tmp_20_reg_3272 <= sub_ln44_6_fu_1430_p2(135 downto 64);
                tmp_20_reg_3272_pp0_iter47_reg <= tmp_20_reg_3272;
                tmp_20_reg_3272_pp0_iter48_reg <= tmp_20_reg_3272_pp0_iter47_reg;
                tmp_21_reg_3277 <= sub_ln44_6_fu_1430_p2(135 downto 96);
                tmp_22_reg_3483 <= sub_ln545_fu_2024_p2(10 downto 10);
                tmp_23_reg_3528 <= zext_ln549_fu_2206_p1(129 downto 129);
                tmp_23_reg_3528_pp0_iter57_reg <= tmp_23_reg_3528;
                tmp_25_reg_3633 <= grp_fu_618_p2(78 downto 59);
                tmp_26_reg_3649 <= pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0(41 downto 2);
                tmp_26_reg_3649_pp0_iter70_reg <= tmp_26_reg_3649;
                tmp_26_reg_3649_pp0_iter71_reg <= tmp_26_reg_3649_pp0_iter70_reg;
                tmp_26_reg_3649_pp0_iter72_reg <= tmp_26_reg_3649_pp0_iter71_reg;
                tmp_27_reg_3670 <= grp_fu_622_p2(92 downto 57);
                tmp_2_reg_3230 <= b_exp_fu_1323_p2(11 downto 11);
                tmp_2_reg_3230_pp0_iter45_reg <= tmp_2_reg_3230;
                tmp_2_reg_3230_pp0_iter46_reg <= tmp_2_reg_3230_pp0_iter45_reg;
                tmp_2_reg_3230_pp0_iter47_reg <= tmp_2_reg_3230_pp0_iter46_reg;
                tmp_2_reg_3230_pp0_iter48_reg <= tmp_2_reg_3230_pp0_iter47_reg;
                tmp_2_reg_3230_pp0_iter49_reg <= tmp_2_reg_3230_pp0_iter48_reg;
                tmp_30_reg_3493 <= grp_fu_642_p2(130 downto 130);
                tmp_30_reg_3493_pp0_iter56_reg <= tmp_30_reg_3493;
                tmp_30_reg_3493_pp0_iter57_reg <= tmp_30_reg_3493_pp0_iter56_reg;
                tmp_30_reg_3493_pp0_iter58_reg <= tmp_30_reg_3493_pp0_iter57_reg;
                tmp_30_reg_3493_pp0_iter59_reg <= tmp_30_reg_3493_pp0_iter58_reg;
                tmp_30_reg_3493_pp0_iter60_reg <= tmp_30_reg_3493_pp0_iter59_reg;
                tmp_30_reg_3493_pp0_iter61_reg <= tmp_30_reg_3493_pp0_iter60_reg;
                tmp_30_reg_3493_pp0_iter62_reg <= tmp_30_reg_3493_pp0_iter61_reg;
                tmp_30_reg_3493_pp0_iter63_reg <= tmp_30_reg_3493_pp0_iter62_reg;
                tmp_30_reg_3493_pp0_iter64_reg <= tmp_30_reg_3493_pp0_iter63_reg;
                tmp_30_reg_3493_pp0_iter65_reg <= tmp_30_reg_3493_pp0_iter64_reg;
                tmp_30_reg_3493_pp0_iter66_reg <= tmp_30_reg_3493_pp0_iter65_reg;
                tmp_30_reg_3493_pp0_iter67_reg <= tmp_30_reg_3493_pp0_iter66_reg;
                tmp_30_reg_3493_pp0_iter68_reg <= tmp_30_reg_3493_pp0_iter67_reg;
                tmp_30_reg_3493_pp0_iter69_reg <= tmp_30_reg_3493_pp0_iter68_reg;
                tmp_30_reg_3493_pp0_iter70_reg <= tmp_30_reg_3493_pp0_iter69_reg;
                tmp_30_reg_3493_pp0_iter71_reg <= tmp_30_reg_3493_pp0_iter70_reg;
                tmp_30_reg_3493_pp0_iter72_reg <= tmp_30_reg_3493_pp0_iter71_reg;
                tmp_30_reg_3493_pp0_iter73_reg <= tmp_30_reg_3493_pp0_iter72_reg;
                tmp_30_reg_3493_pp0_iter74_reg <= tmp_30_reg_3493_pp0_iter73_reg;
                tmp_30_reg_3493_pp0_iter75_reg <= tmp_30_reg_3493_pp0_iter74_reg;
                tmp_30_reg_3493_pp0_iter76_reg <= tmp_30_reg_3493_pp0_iter75_reg;
                tmp_30_reg_3493_pp0_iter77_reg <= tmp_30_reg_3493_pp0_iter76_reg;
                tmp_5_reg_2936 <= data_fu_662_p1(51 downto 51);
                tmp_5_reg_2936_pp0_iter10_reg <= tmp_5_reg_2936_pp0_iter9_reg;
                tmp_5_reg_2936_pp0_iter11_reg <= tmp_5_reg_2936_pp0_iter10_reg;
                tmp_5_reg_2936_pp0_iter12_reg <= tmp_5_reg_2936_pp0_iter11_reg;
                tmp_5_reg_2936_pp0_iter13_reg <= tmp_5_reg_2936_pp0_iter12_reg;
                tmp_5_reg_2936_pp0_iter14_reg <= tmp_5_reg_2936_pp0_iter13_reg;
                tmp_5_reg_2936_pp0_iter15_reg <= tmp_5_reg_2936_pp0_iter14_reg;
                tmp_5_reg_2936_pp0_iter16_reg <= tmp_5_reg_2936_pp0_iter15_reg;
                tmp_5_reg_2936_pp0_iter17_reg <= tmp_5_reg_2936_pp0_iter16_reg;
                tmp_5_reg_2936_pp0_iter18_reg <= tmp_5_reg_2936_pp0_iter17_reg;
                tmp_5_reg_2936_pp0_iter19_reg <= tmp_5_reg_2936_pp0_iter18_reg;
                tmp_5_reg_2936_pp0_iter1_reg <= tmp_5_reg_2936;
                tmp_5_reg_2936_pp0_iter20_reg <= tmp_5_reg_2936_pp0_iter19_reg;
                tmp_5_reg_2936_pp0_iter21_reg <= tmp_5_reg_2936_pp0_iter20_reg;
                tmp_5_reg_2936_pp0_iter22_reg <= tmp_5_reg_2936_pp0_iter21_reg;
                tmp_5_reg_2936_pp0_iter23_reg <= tmp_5_reg_2936_pp0_iter22_reg;
                tmp_5_reg_2936_pp0_iter24_reg <= tmp_5_reg_2936_pp0_iter23_reg;
                tmp_5_reg_2936_pp0_iter25_reg <= tmp_5_reg_2936_pp0_iter24_reg;
                tmp_5_reg_2936_pp0_iter26_reg <= tmp_5_reg_2936_pp0_iter25_reg;
                tmp_5_reg_2936_pp0_iter27_reg <= tmp_5_reg_2936_pp0_iter26_reg;
                tmp_5_reg_2936_pp0_iter28_reg <= tmp_5_reg_2936_pp0_iter27_reg;
                tmp_5_reg_2936_pp0_iter29_reg <= tmp_5_reg_2936_pp0_iter28_reg;
                tmp_5_reg_2936_pp0_iter2_reg <= tmp_5_reg_2936_pp0_iter1_reg;
                tmp_5_reg_2936_pp0_iter30_reg <= tmp_5_reg_2936_pp0_iter29_reg;
                tmp_5_reg_2936_pp0_iter31_reg <= tmp_5_reg_2936_pp0_iter30_reg;
                tmp_5_reg_2936_pp0_iter32_reg <= tmp_5_reg_2936_pp0_iter31_reg;
                tmp_5_reg_2936_pp0_iter33_reg <= tmp_5_reg_2936_pp0_iter32_reg;
                tmp_5_reg_2936_pp0_iter34_reg <= tmp_5_reg_2936_pp0_iter33_reg;
                tmp_5_reg_2936_pp0_iter35_reg <= tmp_5_reg_2936_pp0_iter34_reg;
                tmp_5_reg_2936_pp0_iter36_reg <= tmp_5_reg_2936_pp0_iter35_reg;
                tmp_5_reg_2936_pp0_iter37_reg <= tmp_5_reg_2936_pp0_iter36_reg;
                tmp_5_reg_2936_pp0_iter38_reg <= tmp_5_reg_2936_pp0_iter37_reg;
                tmp_5_reg_2936_pp0_iter39_reg <= tmp_5_reg_2936_pp0_iter38_reg;
                tmp_5_reg_2936_pp0_iter3_reg <= tmp_5_reg_2936_pp0_iter2_reg;
                tmp_5_reg_2936_pp0_iter40_reg <= tmp_5_reg_2936_pp0_iter39_reg;
                tmp_5_reg_2936_pp0_iter41_reg <= tmp_5_reg_2936_pp0_iter40_reg;
                tmp_5_reg_2936_pp0_iter42_reg <= tmp_5_reg_2936_pp0_iter41_reg;
                tmp_5_reg_2936_pp0_iter43_reg <= tmp_5_reg_2936_pp0_iter42_reg;
                tmp_5_reg_2936_pp0_iter4_reg <= tmp_5_reg_2936_pp0_iter3_reg;
                tmp_5_reg_2936_pp0_iter5_reg <= tmp_5_reg_2936_pp0_iter4_reg;
                tmp_5_reg_2936_pp0_iter6_reg <= tmp_5_reg_2936_pp0_iter5_reg;
                tmp_5_reg_2936_pp0_iter7_reg <= tmp_5_reg_2936_pp0_iter6_reg;
                tmp_5_reg_2936_pp0_iter8_reg <= tmp_5_reg_2936_pp0_iter7_reg;
                tmp_5_reg_2936_pp0_iter9_reg <= tmp_5_reg_2936_pp0_iter8_reg;
                tmp_6_reg_2995 <= grp_fu_630_p2(53 downto 53);
                tmp_7_reg_3032 <= sub_ln44_fu_849_p2(69 downto 3);
                tmp_7_reg_3032_pp0_iter11_reg <= tmp_7_reg_3032;
                tmp_7_reg_3032_pp0_iter12_reg <= tmp_7_reg_3032_pp0_iter11_reg;
                tmp_7_reg_3032_pp0_iter13_reg <= tmp_7_reg_3032_pp0_iter12_reg;
                tmp_7_reg_3032_pp0_iter14_reg <= tmp_7_reg_3032_pp0_iter13_reg;
                tmp_7_reg_3032_pp0_iter15_reg <= tmp_7_reg_3032_pp0_iter14_reg;
                tmp_8_reg_3094 <= sub_ln44_2_fu_1015_p2(95 downto 10);
                tmp_8_reg_3094_pp0_iter23_reg <= tmp_8_reg_3094;
                tmp_8_reg_3094_pp0_iter24_reg <= tmp_8_reg_3094_pp0_iter23_reg;
                tmp_8_reg_3094_pp0_iter25_reg <= tmp_8_reg_3094_pp0_iter24_reg;
                tmp_8_reg_3094_pp0_iter26_reg <= tmp_8_reg_3094_pp0_iter25_reg;
                tmp_8_reg_3094_pp0_iter27_reg <= tmp_8_reg_3094_pp0_iter26_reg;
                tmp_9_reg_3099 <= sub_ln44_2_fu_1015_p2(101 downto 96);
                tmp_9_reg_3099_pp0_iter23_reg <= tmp_9_reg_3099;
                tmp_9_reg_3099_pp0_iter24_reg <= tmp_9_reg_3099_pp0_iter23_reg;
                tmp_9_reg_3099_pp0_iter25_reg <= tmp_9_reg_3099_pp0_iter24_reg;
                tmp_9_reg_3099_pp0_iter26_reg <= tmp_9_reg_3099_pp0_iter25_reg;
                tmp_9_reg_3099_pp0_iter27_reg <= tmp_9_reg_3099_pp0_iter26_reg;
                tmp_9_reg_3099_pp0_iter28_reg <= tmp_9_reg_3099_pp0_iter27_reg;
                tmp_9_reg_3099_pp0_iter29_reg <= tmp_9_reg_3099_pp0_iter28_reg;
                tmp_9_reg_3099_pp0_iter30_reg <= tmp_9_reg_3099_pp0_iter29_reg;
                tmp_9_reg_3099_pp0_iter31_reg <= tmp_9_reg_3099_pp0_iter30_reg;
                tmp_9_reg_3099_pp0_iter32_reg <= tmp_9_reg_3099_pp0_iter31_reg;
                tmp_9_reg_3099_pp0_iter33_reg <= tmp_9_reg_3099_pp0_iter32_reg;
                tmp_9_reg_3099_pp0_iter34_reg <= tmp_9_reg_3099_pp0_iter33_reg;
                tmp_9_reg_3099_pp0_iter35_reg <= tmp_9_reg_3099_pp0_iter34_reg;
                tmp_9_reg_3099_pp0_iter36_reg <= tmp_9_reg_3099_pp0_iter35_reg;
                tmp_9_reg_3099_pp0_iter37_reg <= tmp_9_reg_3099_pp0_iter36_reg;
                tmp_9_reg_3099_pp0_iter38_reg <= tmp_9_reg_3099_pp0_iter37_reg;
                tmp_9_reg_3099_pp0_iter39_reg <= tmp_9_reg_3099_pp0_iter38_reg;
                tmp_9_reg_3099_pp0_iter40_reg <= tmp_9_reg_3099_pp0_iter39_reg;
                tmp_9_reg_3099_pp0_iter41_reg <= tmp_9_reg_3099_pp0_iter40_reg;
                tmp_9_reg_3099_pp0_iter42_reg <= tmp_9_reg_3099_pp0_iter41_reg;
                tmp_9_reg_3099_pp0_iter43_reg <= tmp_9_reg_3099_pp0_iter42_reg;
                tmp_9_reg_3099_pp0_iter44_reg <= tmp_9_reg_3099_pp0_iter43_reg;
                tmp_9_reg_3099_pp0_iter45_reg <= tmp_9_reg_3099_pp0_iter44_reg;
                tmp_reg_2929 <= data_fu_662_p1(63 downto 63);
                tmp_reg_2929_pp0_iter10_reg <= tmp_reg_2929_pp0_iter9_reg;
                tmp_reg_2929_pp0_iter11_reg <= tmp_reg_2929_pp0_iter10_reg;
                tmp_reg_2929_pp0_iter12_reg <= tmp_reg_2929_pp0_iter11_reg;
                tmp_reg_2929_pp0_iter13_reg <= tmp_reg_2929_pp0_iter12_reg;
                tmp_reg_2929_pp0_iter14_reg <= tmp_reg_2929_pp0_iter13_reg;
                tmp_reg_2929_pp0_iter15_reg <= tmp_reg_2929_pp0_iter14_reg;
                tmp_reg_2929_pp0_iter16_reg <= tmp_reg_2929_pp0_iter15_reg;
                tmp_reg_2929_pp0_iter17_reg <= tmp_reg_2929_pp0_iter16_reg;
                tmp_reg_2929_pp0_iter18_reg <= tmp_reg_2929_pp0_iter17_reg;
                tmp_reg_2929_pp0_iter19_reg <= tmp_reg_2929_pp0_iter18_reg;
                tmp_reg_2929_pp0_iter1_reg <= tmp_reg_2929;
                tmp_reg_2929_pp0_iter20_reg <= tmp_reg_2929_pp0_iter19_reg;
                tmp_reg_2929_pp0_iter21_reg <= tmp_reg_2929_pp0_iter20_reg;
                tmp_reg_2929_pp0_iter22_reg <= tmp_reg_2929_pp0_iter21_reg;
                tmp_reg_2929_pp0_iter23_reg <= tmp_reg_2929_pp0_iter22_reg;
                tmp_reg_2929_pp0_iter24_reg <= tmp_reg_2929_pp0_iter23_reg;
                tmp_reg_2929_pp0_iter25_reg <= tmp_reg_2929_pp0_iter24_reg;
                tmp_reg_2929_pp0_iter26_reg <= tmp_reg_2929_pp0_iter25_reg;
                tmp_reg_2929_pp0_iter27_reg <= tmp_reg_2929_pp0_iter26_reg;
                tmp_reg_2929_pp0_iter28_reg <= tmp_reg_2929_pp0_iter27_reg;
                tmp_reg_2929_pp0_iter29_reg <= tmp_reg_2929_pp0_iter28_reg;
                tmp_reg_2929_pp0_iter2_reg <= tmp_reg_2929_pp0_iter1_reg;
                tmp_reg_2929_pp0_iter30_reg <= tmp_reg_2929_pp0_iter29_reg;
                tmp_reg_2929_pp0_iter31_reg <= tmp_reg_2929_pp0_iter30_reg;
                tmp_reg_2929_pp0_iter32_reg <= tmp_reg_2929_pp0_iter31_reg;
                tmp_reg_2929_pp0_iter33_reg <= tmp_reg_2929_pp0_iter32_reg;
                tmp_reg_2929_pp0_iter34_reg <= tmp_reg_2929_pp0_iter33_reg;
                tmp_reg_2929_pp0_iter35_reg <= tmp_reg_2929_pp0_iter34_reg;
                tmp_reg_2929_pp0_iter36_reg <= tmp_reg_2929_pp0_iter35_reg;
                tmp_reg_2929_pp0_iter37_reg <= tmp_reg_2929_pp0_iter36_reg;
                tmp_reg_2929_pp0_iter38_reg <= tmp_reg_2929_pp0_iter37_reg;
                tmp_reg_2929_pp0_iter39_reg <= tmp_reg_2929_pp0_iter38_reg;
                tmp_reg_2929_pp0_iter3_reg <= tmp_reg_2929_pp0_iter2_reg;
                tmp_reg_2929_pp0_iter40_reg <= tmp_reg_2929_pp0_iter39_reg;
                tmp_reg_2929_pp0_iter41_reg <= tmp_reg_2929_pp0_iter40_reg;
                tmp_reg_2929_pp0_iter42_reg <= tmp_reg_2929_pp0_iter41_reg;
                tmp_reg_2929_pp0_iter43_reg <= tmp_reg_2929_pp0_iter42_reg;
                tmp_reg_2929_pp0_iter44_reg <= tmp_reg_2929_pp0_iter43_reg;
                tmp_reg_2929_pp0_iter45_reg <= tmp_reg_2929_pp0_iter44_reg;
                tmp_reg_2929_pp0_iter46_reg <= tmp_reg_2929_pp0_iter45_reg;
                tmp_reg_2929_pp0_iter47_reg <= tmp_reg_2929_pp0_iter46_reg;
                tmp_reg_2929_pp0_iter48_reg <= tmp_reg_2929_pp0_iter47_reg;
                tmp_reg_2929_pp0_iter49_reg <= tmp_reg_2929_pp0_iter48_reg;
                tmp_reg_2929_pp0_iter4_reg <= tmp_reg_2929_pp0_iter3_reg;
                tmp_reg_2929_pp0_iter5_reg <= tmp_reg_2929_pp0_iter4_reg;
                tmp_reg_2929_pp0_iter6_reg <= tmp_reg_2929_pp0_iter5_reg;
                tmp_reg_2929_pp0_iter7_reg <= tmp_reg_2929_pp0_iter6_reg;
                tmp_reg_2929_pp0_iter8_reg <= tmp_reg_2929_pp0_iter7_reg;
                tmp_reg_2929_pp0_iter9_reg <= tmp_reg_2929_pp0_iter8_reg;
                trunc_ln39_1_reg_3063 <= trunc_ln39_1_fu_952_p1;
                trunc_ln39_1_reg_3063_pp0_iter17_reg <= trunc_ln39_1_reg_3063;
                trunc_ln39_1_reg_3063_pp0_iter18_reg <= trunc_ln39_1_reg_3063_pp0_iter17_reg;
                trunc_ln39_1_reg_3063_pp0_iter19_reg <= trunc_ln39_1_reg_3063_pp0_iter18_reg;
                trunc_ln39_1_reg_3063_pp0_iter20_reg <= trunc_ln39_1_reg_3063_pp0_iter19_reg;
                trunc_ln39_1_reg_3063_pp0_iter21_reg <= trunc_ln39_1_reg_3063_pp0_iter20_reg;
                trunc_ln39_reg_2990 <= trunc_ln39_fu_760_p1;
                trunc_ln39_reg_2990_pp0_iter5_reg <= trunc_ln39_reg_2990;
                trunc_ln39_reg_2990_pp0_iter6_reg <= trunc_ln39_reg_2990_pp0_iter5_reg;
                trunc_ln39_reg_2990_pp0_iter7_reg <= trunc_ln39_reg_2990_pp0_iter6_reg;
                trunc_ln39_reg_2990_pp0_iter8_reg <= trunc_ln39_reg_2990_pp0_iter7_reg;
                trunc_ln39_reg_2990_pp0_iter9_reg <= trunc_ln39_reg_2990_pp0_iter8_reg;
                trunc_ln657_reg_3726 <= trunc_ln657_fu_2676_p1;
                x_is_0_reg_3223 <= x_is_0_fu_1345_p2;
                x_is_0_reg_3223_pp0_iter45_reg <= x_is_0_reg_3223;
                x_is_0_reg_3223_pp0_iter46_reg <= x_is_0_reg_3223_pp0_iter45_reg;
                x_is_0_reg_3223_pp0_iter47_reg <= x_is_0_reg_3223_pp0_iter46_reg;
                x_is_0_reg_3223_pp0_iter48_reg <= x_is_0_reg_3223_pp0_iter47_reg;
                x_is_0_reg_3223_pp0_iter49_reg <= x_is_0_reg_3223_pp0_iter48_reg;
                x_is_1_reg_3211 <= x_is_1_fu_1335_p2;
                x_is_1_reg_3211_pp0_iter45_reg <= x_is_1_reg_3211;
                x_is_1_reg_3211_pp0_iter46_reg <= x_is_1_reg_3211_pp0_iter45_reg;
                x_is_1_reg_3211_pp0_iter47_reg <= x_is_1_reg_3211_pp0_iter46_reg;
                x_is_1_reg_3211_pp0_iter48_reg <= x_is_1_reg_3211_pp0_iter47_reg;
                x_is_1_reg_3211_pp0_iter49_reg <= x_is_1_reg_3211_pp0_iter48_reg;
                x_is_n1_reg_3368 <= x_is_n1_fu_1632_p2;
                x_is_n1_reg_3368_pp0_iter51_reg <= x_is_n1_reg_3368;
                x_is_n1_reg_3368_pp0_iter52_reg <= x_is_n1_reg_3368_pp0_iter51_reg;
                x_is_n1_reg_3368_pp0_iter53_reg <= x_is_n1_reg_3368_pp0_iter52_reg;
                x_is_n1_reg_3368_pp0_iter54_reg <= x_is_n1_reg_3368_pp0_iter53_reg;
                x_is_n1_reg_3368_pp0_iter55_reg <= x_is_n1_reg_3368_pp0_iter54_reg;
                x_is_n1_reg_3368_pp0_iter56_reg <= x_is_n1_reg_3368_pp0_iter55_reg;
                x_is_n1_reg_3368_pp0_iter57_reg <= x_is_n1_reg_3368_pp0_iter56_reg;
                x_is_n1_reg_3368_pp0_iter58_reg <= x_is_n1_reg_3368_pp0_iter57_reg;
                x_is_n1_reg_3368_pp0_iter59_reg <= x_is_n1_reg_3368_pp0_iter58_reg;
                x_is_n1_reg_3368_pp0_iter60_reg <= x_is_n1_reg_3368_pp0_iter59_reg;
                x_is_n1_reg_3368_pp0_iter61_reg <= x_is_n1_reg_3368_pp0_iter60_reg;
                x_is_n1_reg_3368_pp0_iter62_reg <= x_is_n1_reg_3368_pp0_iter61_reg;
                x_is_n1_reg_3368_pp0_iter63_reg <= x_is_n1_reg_3368_pp0_iter62_reg;
                x_is_n1_reg_3368_pp0_iter64_reg <= x_is_n1_reg_3368_pp0_iter63_reg;
                x_is_n1_reg_3368_pp0_iter65_reg <= x_is_n1_reg_3368_pp0_iter64_reg;
                x_is_n1_reg_3368_pp0_iter66_reg <= x_is_n1_reg_3368_pp0_iter65_reg;
                x_is_n1_reg_3368_pp0_iter67_reg <= x_is_n1_reg_3368_pp0_iter66_reg;
                x_is_n1_reg_3368_pp0_iter68_reg <= x_is_n1_reg_3368_pp0_iter67_reg;
                x_is_n1_reg_3368_pp0_iter69_reg <= x_is_n1_reg_3368_pp0_iter68_reg;
                x_is_n1_reg_3368_pp0_iter70_reg <= x_is_n1_reg_3368_pp0_iter69_reg;
                x_is_n1_reg_3368_pp0_iter71_reg <= x_is_n1_reg_3368_pp0_iter70_reg;
                x_is_n1_reg_3368_pp0_iter72_reg <= x_is_n1_reg_3368_pp0_iter71_reg;
                x_is_n1_reg_3368_pp0_iter73_reg <= x_is_n1_reg_3368_pp0_iter72_reg;
                x_is_n1_reg_3368_pp0_iter74_reg <= x_is_n1_reg_3368_pp0_iter73_reg;
                x_is_n1_reg_3368_pp0_iter75_reg <= x_is_n1_reg_3368_pp0_iter74_reg;
                x_is_n1_reg_3368_pp0_iter76_reg <= x_is_n1_reg_3368_pp0_iter75_reg;
                x_is_n1_reg_3368_pp0_iter77_reg <= x_is_n1_reg_3368_pp0_iter76_reg;
                x_is_neg_reg_3389 <= x_is_neg_fu_1675_p2;
                x_is_neg_reg_3389_pp0_iter51_reg <= x_is_neg_reg_3389;
                x_is_neg_reg_3389_pp0_iter52_reg <= x_is_neg_reg_3389_pp0_iter51_reg;
                x_is_neg_reg_3389_pp0_iter53_reg <= x_is_neg_reg_3389_pp0_iter52_reg;
                x_is_neg_reg_3389_pp0_iter54_reg <= x_is_neg_reg_3389_pp0_iter53_reg;
                x_is_neg_reg_3389_pp0_iter55_reg <= x_is_neg_reg_3389_pp0_iter54_reg;
                y_is_inf_reg_3379 <= y_is_inf_fu_1648_p2;
                y_is_odd_reg_3407 <= y_is_odd_fu_1769_p3;
                y_is_odd_reg_3407_pp0_iter51_reg <= y_is_odd_reg_3407;
                y_is_odd_reg_3407_pp0_iter52_reg <= y_is_odd_reg_3407_pp0_iter51_reg;
                y_is_odd_reg_3407_pp0_iter53_reg <= y_is_odd_reg_3407_pp0_iter52_reg;
                y_is_odd_reg_3407_pp0_iter54_reg <= y_is_odd_reg_3407_pp0_iter53_reg;
                y_is_odd_reg_3407_pp0_iter55_reg <= y_is_odd_reg_3407_pp0_iter54_reg;
                z2_reg_3020 <= sub_ln44_fu_849_p2(75 downto 3);
                z2_reg_3020_pp0_iter11_reg <= z2_reg_3020;
                z2_reg_3020_pp0_iter12_reg <= z2_reg_3020_pp0_iter11_reg;
                z2_reg_3020_pp0_iter13_reg <= z2_reg_3020_pp0_iter12_reg;
                z2_reg_3020_pp0_iter14_reg <= z2_reg_3020_pp0_iter13_reg;
                z2_reg_3020_pp0_iter15_reg <= z2_reg_3020_pp0_iter14_reg;
                    z3_reg_3068(82 downto 1) <= z3_fu_956_p3(82 downto 1);
                    z3_reg_3068_pp0_iter18_reg(82 downto 1) <= z3_reg_3068(82 downto 1);
                    z3_reg_3068_pp0_iter19_reg(82 downto 1) <= z3_reg_3068_pp0_iter18_reg(82 downto 1);
                    z3_reg_3068_pp0_iter20_reg(82 downto 1) <= z3_reg_3068_pp0_iter19_reg(82 downto 1);
                    z3_reg_3068_pp0_iter21_reg(82 downto 1) <= z3_reg_3068_pp0_iter20_reg(82 downto 1);
                z4_reg_3088 <= sub_ln44_2_fu_1015_p2(101 downto 10);
                z4_reg_3088_pp0_iter23_reg <= z4_reg_3088;
                z4_reg_3088_pp0_iter24_reg <= z4_reg_3088_pp0_iter23_reg;
                z4_reg_3088_pp0_iter25_reg <= z4_reg_3088_pp0_iter24_reg;
                z4_reg_3088_pp0_iter26_reg <= z4_reg_3088_pp0_iter25_reg;
                z4_reg_3088_pp0_iter27_reg <= z4_reg_3088_pp0_iter26_reg;
                    zext_ln486_1_reg_3363(10 downto 0) <= zext_ln486_1_fu_1612_p1(10 downto 0);
                    zext_ln502_reg_2942(5 downto 0) <= zext_ln502_fu_704_p1(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter10_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter9_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter11_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter10_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter12_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter11_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter13_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter12_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter14_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter13_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter15_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter14_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter16_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter15_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter17_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter16_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter18_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter17_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter19_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter18_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter1_reg(5 downto 0) <= zext_ln502_reg_2942(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter20_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter19_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter21_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter20_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter22_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter21_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter23_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter22_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter24_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter23_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter25_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter24_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter26_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter25_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter27_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter26_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter28_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter27_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter29_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter28_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter2_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter1_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter30_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter29_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter31_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter30_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter32_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter31_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter33_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter32_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter34_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter33_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter35_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter34_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter36_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter35_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter37_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter36_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter38_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter37_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter39_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter38_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter3_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter2_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter40_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter39_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter41_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter40_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter42_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter41_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter43_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter42_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter44_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter43_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter45_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter44_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter46_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter45_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter4_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter3_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter5_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter4_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter6_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter5_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter7_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter6_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter8_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter7_reg(5 downto 0);
                    zext_ln502_reg_2942_pp0_iter9_reg(5 downto 0) <= zext_ln502_reg_2942_pp0_iter8_reg(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= retval_2_fu_2854_p21;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                base_r_int_reg <= base_r;
                exp_int_reg <= exp;
            end if;
        end if;
    end process;
    zext_ln502_reg_2942(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter1_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter2_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter8_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter9_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter10_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter11_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter12_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter13_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter14_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter15_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter16_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter17_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter18_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter19_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter20_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter21_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter22_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter23_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter24_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter25_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter26_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter27_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter28_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter29_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter30_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter31_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter32_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter33_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter34_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter35_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter36_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter37_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter38_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter39_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter40_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter41_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter42_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter43_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter44_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter45_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln502_reg_2942_pp0_iter46_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    select_ln42_reg_3005(15 downto 0) <= "0000000000000000";
    select_ln42_reg_3005(73 downto 71) <= "000";
    select_ln42_reg_3005_pp0_iter6_reg(15 downto 0) <= "0000000000000000";
    select_ln42_reg_3005_pp0_iter6_reg(73 downto 71) <= "000";
    select_ln42_reg_3005_pp0_iter7_reg(15 downto 0) <= "0000000000000000";
    select_ln42_reg_3005_pp0_iter7_reg(73 downto 71) <= "000";
    select_ln42_reg_3005_pp0_iter8_reg(15 downto 0) <= "0000000000000000";
    select_ln42_reg_3005_pp0_iter8_reg(73 downto 71) <= "000";
    select_ln42_reg_3005_pp0_iter9_reg(15 downto 0) <= "0000000000000000";
    select_ln42_reg_3005_pp0_iter9_reg(73 downto 71) <= "000";
    z3_reg_3068(0) <= '0';
    z3_reg_3068_pp0_iter18_reg(0) <= '0';
    z3_reg_3068_pp0_iter19_reg(0) <= '0';
    z3_reg_3068_pp0_iter20_reg(0) <= '0';
    z3_reg_3068_pp0_iter21_reg(0) <= '0';
    zext_ln486_1_reg_3363(11) <= '0';
    exp_Z3_m_1_reg_3618(34 downto 26) <= "000000000";
    exp_Z3_m_1_reg_3618_pp0_iter68_reg(34 downto 26) <= "000000000";
    Z3_fu_2365_p4 <= sub_ln574_fu_2341_p2(42 downto 35);
    Z4_fu_2375_p1 <= sub_ln574_fu_2341_p2(35 - 1 downto 0);
    Z4_ind_fu_2379_p4 <= sub_ln574_fu_2341_p2(34 downto 27);
    add_ln209_1_fu_1515_p2 <= std_logic_vector(unsigned(zext_ln194_1_fu_1495_p1) + unsigned(zext_ln194_2_fu_1499_p1));
    add_ln209_2_fu_1549_p2 <= std_logic_vector(unsigned(zext_ln209_fu_1546_p1) + unsigned(add_ln209_reg_3323));
    add_ln209_3_fu_1521_p2 <= std_logic_vector(unsigned(zext_ln194_3_fu_1503_p1) + unsigned(zext_ln194_4_fu_1506_p1));
    add_ln209_4_fu_1480_p2 <= std_logic_vector(unsigned(zext_ln194_5_fu_1472_p1) + unsigned(zext_ln194_6_fu_1476_p1));
    add_ln209_5_fu_1530_p2 <= std_logic_vector(unsigned(zext_ln209_1_fu_1527_p1) + unsigned(add_ln209_3_fu_1521_p2));
    add_ln209_fu_1509_p2 <= std_logic_vector(unsigned(zext_ln194_fu_1491_p1) + unsigned(pow_reduce_anonymous_namespace_log0_lut_table_array_q0));
    add_ln261_fu_2459_p2 <= std_logic_vector(unsigned(exp_Z4_m_1_reg_3607_pp0_iter68_reg) + unsigned(zext_ln261_1_fu_2456_p1));
    add_ln280_fu_2532_p2 <= std_logic_vector(unsigned(exp_Z2P_m_1_reg_3643_pp0_iter72_reg) + unsigned(zext_ln280_2_fu_2529_p1));
    add_ln373_fu_1690_p2 <= std_logic_vector(unsigned(es_exp_cast_fu_1680_p4) + unsigned(ap_const_lv6_1));
    add_ln44_1_fu_919_p2 <= std_logic_vector(unsigned(zext_ln44_3_fu_911_p1) + unsigned(zext_ln44_4_fu_915_p1));
    add_ln44_2_fu_998_p2 <= std_logic_vector(unsigned(zext_ln44_8_fu_990_p1) + unsigned(zext_ln44_9_fu_994_p1));
    add_ln44_3_fu_1085_p2 <= std_logic_vector(unsigned(zext_ln44_13_fu_1077_p1) + unsigned(zext_ln44_14_fu_1081_p1));
    add_ln44_4_fu_1172_p2 <= std_logic_vector(unsigned(zext_ln44_18_fu_1164_p1) + unsigned(zext_ln44_19_fu_1168_p1));
    add_ln44_5_fu_1259_p2 <= std_logic_vector(unsigned(zext_ln44_23_fu_1251_p1) + unsigned(zext_ln44_24_fu_1255_p1));
    add_ln44_6_fu_1413_p2 <= std_logic_vector(unsigned(zext_ln44_28_fu_1405_p1) + unsigned(zext_ln44_29_fu_1409_p1));
    add_ln44_fu_841_p2 <= std_logic_vector(unsigned(zext_ln44_fu_837_p1) + unsigned(select_ln42_reg_3005_pp0_iter9_reg));
    add_ln525_1_fu_1880_p2 <= std_logic_vector(unsigned(add_ln525_fu_1871_p2) + unsigned(zext_ln525_fu_1877_p1));
    add_ln525_fu_1871_p2 <= std_logic_vector(signed(sext_ln525_fu_1864_p1) + signed(sext_ln525_1_fu_1868_p1));
    add_ln563_1_fu_2305_p2 <= std_logic_vector(unsigned(tmp_9_cast_fu_2280_p4) + unsigned(ap_const_lv13_1));
    add_ln616_1_fu_2590_p2 <= std_logic_vector(unsigned(shl_ln4_fu_2580_p3) + unsigned(zext_ln616_2_fu_2587_p1));
    add_ln616_fu_2575_p2 <= std_logic_vector(unsigned(exp_Z1_reg_3675_pp0_iter75_reg) + unsigned(ap_const_lv58_10));
    and_ln342_1_fu_2770_p2 <= (xor_ln386_1_fu_2744_p2 and xor_ln342_fu_2765_p2);
    and_ln342_fu_2750_p2 <= (xor_ln386_1_fu_2744_p2 and x_is_n1_reg_3368_pp0_iter77_reg);
    and_ln373_1_fu_1706_p2 <= (lshr_ln373_fu_1700_p2 and es_sig_fu_1608_p1);
    and_ln378_fu_1718_p2 <= (y_is_inf_fu_1648_p2 and x_is_n1_fu_1632_p2);
    and_ln386_1_fu_2760_p2 <= (xor_ln386_2_fu_2755_p2 and or_ln386_2_reg_3452_pp0_iter77_reg);
    and_ln386_fu_1999_p2 <= (xor_ln386_fu_1993_p2 and x_is_neg_reg_3389);
    and_ln422_1_fu_2083_p2 <= (icmp_ln422_fu_2061_p2 and and_ln422_fu_2077_p2);
    and_ln422_fu_2077_p2 <= (xor_ln421_fu_2071_p2 and icmp_ln422_1_fu_2066_p2);
    and_ln431_1_fu_1783_p2 <= (y_is_ninf_fu_1748_p2 and tmp_2_reg_3230_pp0_iter49_reg);
    and_ln431_2_fu_1788_p2 <= (y_is_pos_fu_1736_p2 and x_is_inf_fu_1660_p2);
    and_ln431_3_fu_1794_p2 <= (x_is_0_reg_3223_pp0_iter49_reg and es_sign_fu_1592_p3);
    and_ln431_4_fu_2776_p2 <= (or_ln431_2_reg_3412_pp0_iter77_reg and and_ln342_1_fu_2770_p2);
    and_ln431_5_fu_2781_p2 <= (xor_ln431_fu_2691_p2 and and_ln342_1_fu_2770_p2);
    and_ln431_fu_1777_p2 <= (y_is_pinf_fu_1742_p2 and x_abs_greater_1_fu_1754_p2);
    and_ln438_1_fu_1822_p2 <= (y_is_ninf_fu_1748_p2 and x_abs_greater_1_fu_1754_p2);
    and_ln438_2_fu_1828_p2 <= (y_is_pos_fu_1736_p2 and x_is_0_reg_3223_pp0_iter49_reg);
    and_ln438_3_fu_1833_p2 <= (x_is_inf_fu_1660_p2 and es_sign_fu_1592_p3);
    and_ln438_4_fu_2787_p2 <= (or_ln438_2_reg_3418_pp0_iter77_reg and and_ln431_5_fu_2781_p2);
    and_ln438_5_fu_2792_p2 <= (xor_ln438_fu_2696_p2 and and_ln431_5_fu_2781_p2);
    and_ln438_fu_1817_p2 <= (y_is_pinf_fu_1742_p2 and tmp_2_reg_3230_pp0_iter49_reg);
    and_ln628_1_fu_2798_p2 <= (or_ln628_reg_3710 and and_ln438_5_fu_2792_p2);
    and_ln628_fu_2616_p2 <= (icmp_ln628_reg_3553_pp0_iter76_reg and icmp_ln422_reg_3499_pp0_iter76_reg);
    and_ln629_1_fu_2813_p2 <= (xor_ln629_fu_2808_p2 and and_ln628_1_fu_2798_p2);
    and_ln629_fu_2803_p2 <= (tmp_30_reg_3493_pp0_iter77_reg and and_ln628_1_fu_2798_p2);
    and_ln645_1_fu_2829_p2 <= (and_ln645_fu_2824_p2 and and_ln438_5_fu_2792_p2);
    and_ln645_fu_2824_p2 <= (xor_ln628_fu_2819_p2 and icmp_ln645_reg_3716);
    and_ln_fu_2515_p5 <= (((Z2_reg_3580_pp0_iter72_reg & ap_const_lv1_0) & tmp_26_reg_3649_pp0_iter72_reg) & ap_const_lv2_0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(retval_2_fu_2854_p21, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= retval_2_fu_2854_p21;
        else 
            ap_return <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ashr_ln545_fu_2134_p2 <= std_logic_vector(shift_right(signed(m_frac_l_reg_3468),to_integer(unsigned('0' & zext_ln545_fu_2130_p1(31-1 downto 0)))));
    ashr_ln546_fu_2250_p2 <= std_logic_vector(shift_right(signed(m_fix_l_reg_3517),to_integer(unsigned('0' & zext_ln546_fu_2242_p1(31-1 downto 0)))));
    ashr_ln553_fu_2183_p2 <= std_logic_vector(shift_right(signed(m_frac_l_reg_3468),to_integer(unsigned('0' & zext_ln553_fu_2174_p1(31-1 downto 0)))));
    b_exp_1_fu_1358_p2 <= std_logic_vector(unsigned(zext_ln486_fu_1320_p1) + unsigned(ap_const_lv12_C02));
    b_exp_2_fu_1364_p3 <= 
        b_exp_1_fu_1358_p2 when (tmp_5_reg_2936_pp0_iter43_reg(0) = '1') else 
        b_exp_fu_1323_p2;
    b_exp_fu_1323_p2 <= std_logic_vector(unsigned(zext_ln486_fu_1320_p1) + unsigned(ap_const_lv12_C01));
    b_frac_1_fu_728_p3 <= (ap_const_lv1_1 & bs_sig_reg_2921);
    b_frac_2_fu_739_p3 <= 
        zext_ln485_fu_735_p1 when (tmp_5_reg_2936(0) = '1') else 
        b_frac_fu_719_p4;
    b_frac_fu_719_p4 <= ((ap_const_lv1_1 & bs_sig_reg_2921) & ap_const_lv1_0);
    bitcast_ln497_1_fu_2708_p1 <= t_1_fu_2701_p3;
    bitcast_ln497_2_fu_2719_p1 <= t_2_fu_2712_p3;
    bs_sig_fu_674_p1 <= data_fu_662_p1(52 - 1 downto 0);
    data_1_fu_1589_p1 <= exp_read_reg_2909_pp0_iter49_reg;
    data_fu_662_p1 <= base_r_int_reg;
    eZ_1_fu_975_p3 <= (ap_const_lv1_1 & zext_ln40_1_fu_972_p1);
    eZ_2_fu_1062_p3 <= (ap_const_lv1_1 & zext_ln40_2_fu_1059_p1);
    eZ_3_fu_1149_p3 <= (ap_const_lv1_1 & zext_ln40_3_fu_1146_p1);
    eZ_4_fu_1236_p3 <= (ap_const_lv1_1 & zext_ln40_4_fu_1233_p1);
    eZ_5_fu_1390_p3 <= (ap_const_lv1_1 & zext_ln40_5_fu_1387_p1);
    eZ_fu_896_p3 <= (ap_const_lv1_1 & zext_ln40_fu_893_p1);
    e_frac_1_fu_1908_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln532_fu_1904_p1));
    e_frac_2_fu_1914_p3 <= 
        e_frac_1_fu_1908_p2 when (es_sign_fu_1592_p3(0) = '1') else 
        zext_ln532_fu_1904_p1;
    e_frac_fu_1896_p3 <= (ap_const_lv1_1 & es_sig_fu_1608_p1);
    empty_fu_2202_p1 <= m_fix_0_in_in_v_v_fu_2195_p3(130 - 1 downto 0);
    es_exp_cast_fu_1680_p4 <= data_1_fu_1589_p1(57 downto 52);
    es_exp_fu_1600_p3 <= data_1_fu_1589_p1(62 downto 52);
    es_sig_fu_1608_p1 <= data_1_fu_1589_p1(52 - 1 downto 0);
    es_sign_fu_1592_p3 <= data_1_fu_1589_p1(63 downto 63);
    exp_Z1P_m_1_l_fu_2541_p2 <= std_logic_vector(unsigned(zext_ln280_1_fu_2537_p1) + unsigned(zext_ln280_fu_2525_p1));
    exp_Z2P_m_1_fu_2468_p2 <= std_logic_vector(unsigned(zext_ln261_fu_2464_p1) + unsigned(zext_ln255_fu_2453_p1));
    exp_Z2_m_1_fu_2484_p4 <= ((Z2_reg_3580_pp0_iter69_reg & ap_const_lv1_0) & tmp_26_reg_3649);
    exp_Z3_m_1_fu_2422_p4 <= ((Z3_reg_3587_pp0_iter66_reg & ap_const_lv9_0) & f_Z3_reg_3613);
    exp_Z4_m_1_fu_2416_p2 <= std_logic_vector(unsigned(zext_ln250_fu_2409_p1) + unsigned(zext_ln250_1_fu_2412_p1));
    f_Z4_fu_2399_p4 <= pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1(25 downto 16);

    grp_fu_2898_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_2898_ce <= ap_const_logic_1;
        else 
            grp_fu_2898_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2898_p1 <= ap_const_lv31_5C55(15 - 1 downto 0);

    grp_fu_604_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_604_ce <= ap_const_logic_1;
        else 
            grp_fu_604_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_604_p1 <= ap_const_lv90_58B90BFBE8E7BCD5E4F1(80 - 1 downto 0);

    grp_fu_609_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_609_ce <= ap_const_logic_1;
        else 
            grp_fu_609_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_614_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_614_ce <= ap_const_logic_1;
        else 
            grp_fu_614_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_614_p0 <= zext_ln522_fu_1486_p1(40 - 1 downto 0);
    grp_fu_614_p1 <= zext_ln522_fu_1486_p1(40 - 1 downto 0);

    grp_fu_618_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_618_ce <= ap_const_logic_1;
        else 
            grp_fu_618_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_618_p0 <= grp_fu_618_p00(43 - 1 downto 0);
    grp_fu_618_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z3_m_1_fu_2422_p4),79));
    grp_fu_618_p1 <= grp_fu_618_p10(36 - 1 downto 0);
    grp_fu_618_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z4_m_1_reg_3607),79));

    grp_fu_622_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_622_ce <= ap_const_logic_1;
        else 
            grp_fu_622_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_622_p0 <= grp_fu_622_p00(49 - 1 downto 0);
    grp_fu_622_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z2_m_1_fu_2484_p4),93));
    grp_fu_622_p1 <= grp_fu_622_p10(44 - 1 downto 0);
    grp_fu_622_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z2P_m_1_reg_3643),93));

    grp_fu_626_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_626_ce <= ap_const_logic_1;
        else 
            grp_fu_626_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_626_p0 <= grp_fu_626_p00(50 - 1 downto 0);
    grp_fu_626_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1P_m_1_reg_3680),99));
    grp_fu_626_p1 <= grp_fu_626_p10(50 - 1 downto 0);
    grp_fu_626_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1_hi_reg_3685),99));

    grp_fu_630_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_630_ce <= ap_const_logic_1;
        else 
            grp_fu_630_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_630_p1 <= grp_fu_630_p10(6 - 1 downto 0);
    grp_fu_630_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_frac_tilde_inverse_reg_2968),54));

    grp_fu_634_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_634_ce <= ap_const_logic_1;
        else 
            grp_fu_634_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_634_p0 <= grp_fu_634_p00(73 - 1 downto 0);
    grp_fu_634_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z2_reg_3020),79));
    grp_fu_634_p1 <= grp_fu_634_p10(6 - 1 downto 0);
    grp_fu_634_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_1_reg_3026),79));

    grp_fu_638_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_638_ce <= ap_const_logic_1;
        else 
            grp_fu_638_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_638_p0 <= grp_fu_638_p00(77 - 1 downto 0);
    grp_fu_638_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_3184),82));
    grp_fu_638_p1 <= grp_fu_638_p10(6 - 1 downto 0);
    grp_fu_638_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_3195),82));

    grp_fu_642_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_642_ce <= ap_const_logic_1;
        else 
            grp_fu_642_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_646_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_646_ce <= ap_const_logic_1;
        else 
            grp_fu_646_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_646_p0 <= grp_fu_646_p00(82 - 1 downto 0);
    grp_fu_646_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_3152),87));
    grp_fu_646_p1 <= grp_fu_646_p10(6 - 1 downto 0);
    grp_fu_646_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_3163),87));

    grp_fu_650_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_650_ce <= ap_const_logic_1;
        else 
            grp_fu_650_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_650_p0 <= grp_fu_650_p00(83 - 1 downto 0);
    grp_fu_650_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z3_fu_956_p3),89));
    grp_fu_650_p1 <= grp_fu_650_p10(6 - 1 downto 0);
    grp_fu_650_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_2_reg_3057),89));

    grp_fu_654_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_654_ce <= ap_const_logic_1;
        else 
            grp_fu_654_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_654_p0 <= grp_fu_654_p00(87 - 1 downto 0);
    grp_fu_654_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_reg_3120),92));
    grp_fu_654_p1 <= grp_fu_654_p10(6 - 1 downto 0);
    grp_fu_654_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_3131),92));

    grp_fu_658_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_658_ce <= ap_const_logic_1;
        else 
            grp_fu_658_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_658_p0 <= grp_fu_658_p00(92 - 1 downto 0);
    grp_fu_658_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z4_reg_3088),97));
    grp_fu_658_p1 <= grp_fu_658_p10(6 - 1 downto 0);
    grp_fu_658_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_3099),97));

    grp_fu_824_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_824_ce <= ap_const_logic_1;
        else 
            grp_fu_824_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_824_p0 <= zext_ln42_1_fu_798_p1(71 - 1 downto 0);
    grp_fu_824_p1 <= grp_fu_824_p10(4 - 1 downto 0);
    grp_fu_824_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_reg_2984),75));
    icmp_ln18_1_fu_1642_p2 <= "1" when (es_sig_fu_1608_p1 = ap_const_lv52_0) else "0";
    icmp_ln18_2_fu_1654_p2 <= "0" when (es_sig_fu_1608_p1 = ap_const_lv52_0) else "1";
    icmp_ln18_3_fu_1340_p2 <= "1" when (bs_exp_reg_2914_pp0_iter43_reg = ap_const_lv11_7FF) else "0";
    icmp_ln18_4_fu_714_p2 <= "0" when (bs_sig_reg_2921 = ap_const_lv52_0) else "1";
    icmp_ln18_fu_1636_p2 <= "1" when (es_exp_fu_1600_p3 = ap_const_lv11_7FF) else "0";
    icmp_ln340_1_fu_709_p2 <= "1" when (bs_sig_reg_2921 = ap_const_lv52_0) else "0";
    icmp_ln340_fu_1329_p2 <= "1" when (b_exp_fu_1323_p2 = ap_const_lv12_0) else "0";
    icmp_ln372_fu_1935_p2 <= "1" when (signed(m_exp_fu_1922_p2) > signed(ap_const_lv12_33)) else "0";
    icmp_ln373_fu_1712_p2 <= "1" when (and_ln373_1_fu_1706_p2 = ap_const_lv52_0) else "0";
    icmp_ln421_fu_2056_p2 <= "1" when (m_exp_reg_3434_pp0_iter55_reg = ap_const_lv12_0) else "0";
    icmp_ln422_1_fu_2066_p2 <= "1" when (signed(m_exp_reg_3434_pp0_iter55_reg) < signed(ap_const_lv12_35)) else "0";
    icmp_ln422_fu_2061_p2 <= "1" when (signed(m_exp_reg_3434_pp0_iter55_reg) > signed(ap_const_lv12_0)) else "0";
    icmp_ln563_fu_2299_p2 <= "0" when (trunc_ln563_fu_2296_p1 = ap_const_lv18_0) else "1";
    icmp_ln628_1_fu_2630_p2 <= "1" when (signed(tmp_29_fu_2620_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln628_fu_2275_p2 <= "0" when (m_frac_l_reg_3468_pp0_iter57_reg = sext_ln628_fu_2271_p1) else "1";
    icmp_ln645_fu_2642_p2 <= "1" when (signed(r_exp_2_fu_2609_p3) < signed(ap_const_lv13_1C02)) else "0";
    index0_fu_694_p4 <= data_fu_662_p1(51 downto 46);
    log_sum_1_fu_1557_p2 <= std_logic_vector(unsigned(zext_ln209_2_fu_1554_p1) + unsigned(add_ln209_2_fu_1549_p2));
    lshr_ln373_fu_1700_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv52_FFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln373_fu_1696_p1(31-1 downto 0)))));
    m_exp_fu_1922_p2 <= std_logic_vector(unsigned(zext_ln486_1_reg_3363) + unsigned(ap_const_lv12_C01));
    m_fix_0_in_in_v_v_fu_2195_p3 <= 
        select_ln553_1_fu_2188_p3 when (tmp_1_reg_3444_pp0_iter55_reg(0) = '1') else 
        shl_ln552_fu_2166_p2;
    m_fix_back_fu_2255_p3 <= 
        shl_ln546_reg_3538 when (tmp_1_reg_3444_pp0_iter57_reg(0) = '1') else 
        ashr_ln546_reg_3543;
    m_fix_hi_fu_2220_p4 <= m_fix_0_in_in_v_v_fu_2195_p3(129 downto 114);
    m_fix_l_fu_2152_p3 <= 
        trunc_ln545_fu_2144_p1 when (tmp_1_reg_3444_pp0_iter55_reg(0) = '1') else 
        trunc_ln545_1_fu_2148_p1;
    or_ln357_fu_1664_p2 <= (x_is_inf_fu_1660_p2 or x_is_0_reg_3223_pp0_iter49_reg);
    or_ln373_fu_1949_p2 <= (tmp_1_fu_1941_p3 or icmp_ln372_fu_1935_p2);
    or_ln378_1_fu_1730_p2 <= (y_is_0_fu_1616_p2 or or_ln378_fu_1724_p2);
    or_ln378_fu_1724_p2 <= (x_is_p1_fu_1627_p2 or and_ln378_fu_1718_p2);
    or_ln386_1_fu_2004_p2 <= (x_is_NaN_fu_1931_p2 or and_ln386_fu_1999_p2);
    or_ln386_2_fu_2010_p2 <= (y_is_NaN_fu_1927_p2 or or_ln386_1_fu_2004_p2);
    or_ln386_3_fu_2740_p2 <= (or_ln386_2_reg_3452_pp0_iter77_reg or or_ln378_1_reg_3400_pp0_iter77_reg);
    or_ln386_fu_1988_p2 <= (y_is_int_fu_1969_p9 or y_is_inf_reg_3379);
    or_ln431_1_fu_1805_p2 <= (or_ln431_fu_1799_p2 or and_ln431_3_fu_1794_p2);
    or_ln431_2_fu_1811_p2 <= (or_ln431_1_fu_1805_p2 or and_ln431_1_fu_1783_p2);
    or_ln431_fu_1799_p2 <= (and_ln431_fu_1777_p2 or and_ln431_2_fu_1788_p2);
    or_ln438_1_fu_1845_p2 <= (or_ln438_fu_1839_p2 or and_ln438_3_fu_1833_p2);
    or_ln438_2_fu_1851_p2 <= (or_ln438_1_fu_1845_p2 or and_ln438_fu_1817_p2);
    or_ln438_fu_1839_p2 <= (and_ln438_2_fu_1828_p2 or and_ln438_1_fu_1822_p2);
    or_ln628_fu_2636_p2 <= (icmp_ln628_1_fu_2630_p2 or and_ln628_fu_2616_p2);
    out_exp_fu_2723_p2 <= std_logic_vector(unsigned(trunc_ln657_reg_3726) + unsigned(ap_const_lv11_3FF));
    out_sig_fu_2668_p3 <= 
        tmp_3_fu_2648_p4 when (tmp_28_fu_2596_p3(0) = '1') else 
        tmp_12_fu_2658_p4;
    pow_reduce_anonymous_namespace_log0_lut_table_array_address0 <= zext_ln502_reg_2942_pp0_iter46_reg(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0 <= zext_ln502_fu_704_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0 <= zext_ln46_2_fu_1468_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0 <= zext_ln46_3_fu_1375_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0 <= zext_ln46_4_fu_1379_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0 <= zext_ln46_5_fu_1383_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0 <= zext_ln46_6_fu_1436_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0 <= zext_ln46_fu_1460_p1(4 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0 <= zext_ln46_1_fu_1464_p1(6 - 1 downto 0);

    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 <= zext_ln611_fu_2501_p1(8 - 1 downto 0);

    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 <= zext_ln273_fu_2449_p1(8 - 1 downto 0);

    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0 <= zext_ln254_fu_2394_p1(8 - 1 downto 0);
    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1 <= zext_ln249_fu_2389_p1(8 - 1 downto 0);

    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local <= ap_const_logic_1;
        else 
            pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    r_exp_1_fu_2604_p2 <= std_logic_vector(signed(r_exp_reg_3558_pp0_iter76_reg) + signed(ap_const_lv13_1FFF));
    r_exp_2_fu_2609_p3 <= 
        r_exp_reg_3558_pp0_iter76_reg when (tmp_28_fu_2596_p3(0) = '1') else 
        r_exp_1_fu_2604_p2;
    r_exp_fu_2319_p3 <= 
        select_ln563_fu_2311_p3 when (tmp_24_fu_2289_p3(0) = '1') else 
        tmp_9_cast_fu_2280_p4;
    r_sign_fu_2116_p2 <= (y_is_odd_1_fu_2097_p9 and x_is_neg_reg_3389_pp0_iter55_reg);
    retval_2_fu_2854_p18 <= t_3_fu_2728_p4;
    retval_2_fu_2854_p19 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    retval_2_fu_2854_p20 <= (((((((or_ln378_1_reg_3400_pp0_iter77_reg & and_ln342_fu_2750_p2) & and_ln386_1_fu_2760_p2) & and_ln431_4_fu_2776_p2) & and_ln438_4_fu_2787_p2) & and_ln629_fu_2803_p2) & and_ln629_1_fu_2813_p2) & and_ln645_1_fu_2829_p2);
    retval_2_fu_2854_p4 <= t_fu_2680_p3;
    select_ln42_fu_814_p3 <= 
        tmp_4_fu_802_p3 when (tmp_6_reg_2995(0) = '1') else 
        zext_ln42_2_fu_810_p1;
    select_ln545_fu_2121_p3 <= 
        sext_ln545_reg_3478 when (tmp_1_reg_3444_pp0_iter55_reg(0) = '1') else 
        m_exp_reg_3434_pp0_iter55_reg;
    select_ln553_1_fu_2188_p3 <= 
        shl_ln553_fu_2178_p2 when (tmp_22_reg_3483(0) = '1') else 
        ashr_ln553_fu_2183_p2;
    select_ln553_fu_2041_p3 <= 
        m_exp_reg_3434_pp0_iter54_reg when (tmp_22_fu_2033_p3(0) = '1') else 
        sext_ln545_fu_2029_p1;
    select_ln563_fu_2311_p3 <= 
        add_ln563_1_fu_2305_p2 when (icmp_ln563_fu_2299_p2(0) = '1') else 
        tmp_9_cast_fu_2280_p4;
        sext_ln525_1_fu_1868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(log_sum_1_reg_3348),121));

        sext_ln525_fu_1864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_1857_p3),121));

        sext_ln545_1_fu_2126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln545_fu_2121_p3),32));

        sext_ln545_fu_2029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln545_fu_2024_p2),12));

        sext_ln552_fu_2159_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_exp_reg_3434_pp0_iter55_reg),32));

        sext_ln553_fu_2171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln553_reg_3488),32));

        sext_ln628_fu_2271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_fix_back_fu_2255_p3),131));

    shl_ln1_fu_1563_p3 <= (tmp_20_reg_3272_pp0_iter48_reg & ap_const_lv45_0);
    shl_ln2_fu_1857_p3 <= (Elog2_reg_3343 & ap_const_lv30_0);
    shl_ln3_fu_2260_p3 <= (tmp_23_reg_3528_pp0_iter57_reg & ap_const_lv18_20000);
    shl_ln44_10_fu_1398_p3 <= (tmp_18_reg_3190_pp0_iter45_reg & ap_const_lv64_0);
    shl_ln44_11_fu_1419_p3 <= (mul_ln44_6_reg_3247 & ap_const_lv26_0);
    shl_ln44_1_fu_904_p3 <= (tmp_7_reg_3032_pp0_iter15_reg & ap_const_lv14_0);
    shl_ln44_2_fu_925_p3 <= (mul_ln44_1_reg_3047 & ap_const_lv1_0);
    shl_ln44_3_fu_1265_p3 <= (mul_ln44_5_reg_3179 & ap_const_lv21_0);
    shl_ln44_4_fu_983_p3 <= (trunc_ln39_1_reg_3063_pp0_iter21_reg & ap_const_lv25_0);
    shl_ln44_5_fu_1004_p3 <= (mul_ln44_2_reg_3083 & ap_const_lv6_0);
    shl_ln44_6_fu_1070_p3 <= (tmp_8_reg_3094_pp0_iter27_reg & ap_const_lv34_0);
    shl_ln44_7_fu_1091_p3 <= (mul_ln44_3_reg_3115 & ap_const_lv11_0);
    shl_ln44_8_fu_1157_p3 <= (tmp_11_reg_3126_pp0_iter33_reg & ap_const_lv44_0);
    shl_ln44_9_fu_1178_p3 <= (mul_ln44_4_reg_3147 & ap_const_lv16_0);
    shl_ln44_s_fu_1244_p3 <= (tmp_15_reg_3158_pp0_iter39_reg & ap_const_lv54_0);
    shl_ln4_fu_2580_p3 <= (add_ln616_reg_3700 & ap_const_lv49_0);
    shl_ln545_fu_2139_p2 <= std_logic_vector(shift_left(unsigned(m_frac_l_reg_3468),to_integer(unsigned('0' & zext_ln545_fu_2130_p1(31-1 downto 0)))));
    shl_ln546_fu_2245_p2 <= std_logic_vector(shift_left(unsigned(m_fix_l_reg_3517),to_integer(unsigned('0' & zext_ln546_fu_2242_p1(31-1 downto 0)))));
    shl_ln552_fu_2166_p2 <= std_logic_vector(shift_left(unsigned(m_frac_l_reg_3468),to_integer(unsigned('0' & zext_ln552_fu_2162_p1(31-1 downto 0)))));
    shl_ln553_fu_2178_p2 <= std_logic_vector(shift_left(unsigned(m_frac_l_reg_3468),to_integer(unsigned('0' & zext_ln553_fu_2174_p1(31-1 downto 0)))));
    shl_ln_fu_830_p3 <= (trunc_ln39_reg_2990_pp0_iter9_reg & ap_const_lv25_0);
    sub_ln422_fu_1759_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln486_1_fu_1612_p1));
    sub_ln44_1_fu_936_p2 <= std_logic_vector(unsigned(add_ln44_1_fu_919_p2) - unsigned(zext_ln44_7_fu_932_p1));
    sub_ln44_2_fu_1015_p2 <= std_logic_vector(unsigned(add_ln44_2_fu_998_p2) - unsigned(zext_ln44_12_fu_1011_p1));
    sub_ln44_3_fu_1102_p2 <= std_logic_vector(unsigned(add_ln44_3_fu_1085_p2) - unsigned(zext_ln44_17_fu_1098_p1));
    sub_ln44_4_fu_1189_p2 <= std_logic_vector(unsigned(add_ln44_4_fu_1172_p2) - unsigned(zext_ln44_22_fu_1185_p1));
    sub_ln44_5_fu_1276_p2 <= std_logic_vector(unsigned(add_ln44_5_fu_1259_p2) - unsigned(zext_ln44_27_fu_1272_p1));
    sub_ln44_6_fu_1430_p2 <= std_logic_vector(unsigned(add_ln44_6_fu_1413_p2) - unsigned(zext_ln44_32_fu_1426_p1));
    sub_ln44_fu_849_p2 <= std_logic_vector(unsigned(add_ln44_fu_841_p2) - unsigned(zext_ln44_2_fu_846_p1));
    sub_ln522_fu_1573_p2 <= std_logic_vector(unsigned(shl_ln1_fu_1563_p3) - unsigned(zext_ln522_1_fu_1570_p1));
    sub_ln545_fu_2024_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(es_exp_reg_3358_pp0_iter54_reg));
    sub_ln574_fu_2341_p2 <= std_logic_vector(unsigned(m_fix_reg_3523_pp0_iter64_reg) - unsigned(m_fix_a_reg_3570));
    t_1_fu_2701_p3 <= (r_sign_reg_3504_pp0_iter77_reg & ap_const_lv63_7FF0000000000000);
    t_2_fu_2712_p3 <= (r_sign_reg_3504_pp0_iter77_reg & ap_const_lv63_0);
    t_3_fu_2728_p4 <= ((r_sign_reg_3504_pp0_iter77_reg & out_exp_fu_2723_p2) & out_sig_reg_3721);
    t_fu_2680_p3 <= (r_sign_reg_3504_pp0_iter77_reg & ap_const_lv63_3FF0000000000000);
    tmp_12_fu_2658_p4 <= add_ln616_1_fu_2590_p2(104 downto 53);
    tmp_1_fu_1941_p3 <= m_exp_fu_1922_p2(11 downto 11);
    tmp_22_fu_2033_p3 <= sub_ln545_fu_2024_p2(10 downto 10);
    tmp_24_fu_2289_p3 <= grp_fu_2898_p3(30 downto 30);
    tmp_28_fu_2596_p3 <= add_ln616_1_fu_2590_p2(106 downto 106);
    tmp_29_fu_2620_p4 <= r_exp_2_fu_2609_p3(12 downto 10);
    tmp_3_fu_2648_p4 <= add_ln616_1_fu_2590_p2(105 downto 54);
    tmp_4_fu_802_p3 <= (ap_const_lv1_1 & zext_ln42_1_fu_798_p1);
    tmp_9_cast_fu_2280_p4 <= grp_fu_2898_p3(30 downto 18);
    tmp_s_fu_779_p3 <= (mul_ln516_reg_2978 & ap_const_lv16_0);
    trunc_ln39_1_fu_952_p1 <= sub_ln44_1_fu_936_p2(76 - 1 downto 0);
    trunc_ln39_fu_760_p1 <= grp_fu_630_p2(50 - 1 downto 0);
    trunc_ln545_1_fu_2148_p1 <= shl_ln545_fu_2139_p2(130 - 1 downto 0);
    trunc_ln545_fu_2144_p1 <= ashr_ln545_fu_2134_p2(130 - 1 downto 0);
    trunc_ln563_fu_2296_p1 <= grp_fu_2898_p3(18 - 1 downto 0);
    trunc_ln657_fu_2676_p1 <= r_exp_2_fu_2609_p3(11 - 1 downto 0);
    x_abs_greater_1_fu_1754_p2 <= (tmp_2_reg_3230_pp0_iter49_reg xor ap_const_lv1_1);
    x_is_0_fu_1345_p2 <= "1" when (bs_exp_reg_2914_pp0_iter43_reg = ap_const_lv11_0) else "0";
    x_is_1_fu_1335_p2 <= (icmp_ln340_fu_1329_p2 and icmp_ln340_1_reg_2952_pp0_iter43_reg);
    x_is_NaN_fu_1931_p2 <= (icmp_ln18_4_reg_2958_pp0_iter50_reg and icmp_ln18_3_reg_3217_pp0_iter50_reg);
    x_is_inf_fu_1660_p2 <= (icmp_ln340_1_reg_2952_pp0_iter49_reg and icmp_ln18_3_reg_3217_pp0_iter49_reg);
    x_is_n1_fu_1632_p2 <= (x_is_1_reg_3211_pp0_iter49_reg and tmp_reg_2929_pp0_iter49_reg);
    x_is_neg_fu_1675_p2 <= (xor_ln357_fu_1669_p2 and tmp_reg_2929_pp0_iter49_reg);
    x_is_p1_fu_1627_p2 <= (xor_ln341_fu_1622_p2 and x_is_1_reg_3211_pp0_iter49_reg);
    xor_ln341_fu_1622_p2 <= (tmp_reg_2929_pp0_iter49_reg xor ap_const_lv1_1);
    xor_ln342_fu_2765_p2 <= (x_is_n1_reg_3368_pp0_iter77_reg xor ap_const_lv1_1);
    xor_ln357_fu_1669_p2 <= (or_ln357_fu_1664_p2 xor ap_const_lv1_1);
    xor_ln373_fu_1955_p2 <= (or_ln373_fu_1949_p2 xor ap_const_lv1_1);
    xor_ln386_1_fu_2744_p2 <= (or_ln386_3_fu_2740_p2 xor ap_const_lv1_1);
    xor_ln386_2_fu_2755_p2 <= (or_ln378_1_reg_3400_pp0_iter77_reg xor ap_const_lv1_1);
    xor_ln386_fu_1993_p2 <= (or_ln386_fu_1988_p2 xor ap_const_lv1_1);
    xor_ln421_fu_2071_p2 <= (icmp_ln421_fu_2056_p2 xor ap_const_lv1_1);
    xor_ln431_fu_2691_p2 <= (or_ln431_2_reg_3412_pp0_iter77_reg xor ap_const_lv1_1);
    xor_ln438_fu_2696_p2 <= (or_ln438_2_reg_3418_pp0_iter77_reg xor ap_const_lv1_1);
    xor_ln628_fu_2819_p2 <= (or_ln628_reg_3710 xor ap_const_lv1_1);
    xor_ln629_fu_2808_p2 <= (tmp_30_reg_3493_pp0_iter77_reg xor ap_const_lv1_1);
    y_is_0_fu_1616_p2 <= "1" when (es_exp_fu_1600_p3 = ap_const_lv11_0) else "0";
    y_is_NaN_fu_1927_p2 <= (icmp_ln18_reg_3374 and icmp_ln18_2_reg_3384);
    y_is_inf_fu_1648_p2 <= (icmp_ln18_fu_1636_p2 and icmp_ln18_1_fu_1642_p2);
    y_is_int_fu_1969_p7 <= "X";
    y_is_int_fu_1969_p8 <= (icmp_ln372_fu_1935_p2 & xor_ln373_fu_1955_p2);
    y_is_ninf_fu_1748_p2 <= (y_is_inf_fu_1648_p2 and es_sign_fu_1592_p3);
    y_is_odd_1_fu_2097_p7 <= "X";
    y_is_odd_1_fu_2097_p8 <= (icmp_ln421_fu_2056_p2 & and_ln422_1_fu_2083_p2);
        y_is_odd_fu_1769_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln422_fu_1759_p2),32));

    y_is_pinf_fu_1742_p2 <= (y_is_pos_fu_1736_p2 and y_is_inf_fu_1648_p2);
    y_is_pos_fu_1736_p2 <= (es_sign_fu_1592_p3 xor ap_const_lv1_1);
    z1_fu_772_p3 <= (mul_ln516_reg_2978 & ap_const_lv17_0);
    z3_fu_956_p3 <= (sub_ln44_1_reg_3052 & ap_const_lv1_0);
    zext_ln194_1_fu_1495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0),103));
    zext_ln194_2_fu_1499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0),103));
    zext_ln194_3_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(logn_3_reg_3302),93));
    zext_ln194_4_fu_1506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(logn_4_reg_3307),93));
    zext_ln194_5_fu_1472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0),83));
    zext_ln194_6_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0),83));
    zext_ln194_fu_1491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0),109));
    zext_ln209_1_fu_1527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln209_4_reg_3312),93));
    zext_ln209_2_fu_1554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln209_5_reg_3333),109));
    zext_ln209_fu_1546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln209_1_reg_3328),109));
    zext_ln249_fu_2389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z4_ind_fu_2379_p4),64));
    zext_ln250_1_fu_2412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_Z4_fu_2399_p4),36));
    zext_ln250_fu_2409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z4_reg_3592),36));
    zext_ln254_fu_2394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z3_fu_2365_p4),64));
    zext_ln255_fu_2453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z3_m_1_reg_3618_pp0_iter68_reg),44));
    zext_ln261_1_fu_2456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_3633),36));
    zext_ln261_fu_2464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln261_fu_2459_p2),44));
    zext_ln273_fu_2449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z2_reg_3580_pp0_iter67_reg),64));
    zext_ln280_1_fu_2537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln280_fu_2532_p2),52));
    zext_ln280_2_fu_2529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_reg_3670),44));
    zext_ln280_fu_2525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_2515_p5),52));
    zext_ln373_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln373_fu_1690_p2),52));
    zext_ln40_1_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z3_reg_3068_pp0_iter21_reg),95));
    zext_ln40_2_fu_1059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z4_reg_3088_pp0_iter27_reg),109));
    zext_ln40_3_fu_1146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_reg_3120_pp0_iter33_reg),109));
    zext_ln40_4_fu_1233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_3152_pp0_iter39_reg),109));
    zext_ln40_5_fu_1387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_reg_3184_pp0_iter45_reg),109));
    zext_ln40_fu_893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z2_reg_3020_pp0_iter15_reg),80));
    zext_ln42_1_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(z1_fu_772_p3),75));
    zext_ln42_2_cast_fu_790_p3 <= (ap_const_lv1_1 & zext_ln42_fu_786_p1);
    zext_ln42_2_fu_810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln42_2_cast_fu_790_p3),76));
    zext_ln42_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_779_p3),74));
    zext_ln44_12_fu_1011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_5_fu_1004_p3),102));
    zext_ln44_13_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_6_fu_1070_p3),121));
    zext_ln44_14_fu_1081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_2_fu_1062_p3),121));
    zext_ln44_17_fu_1098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_7_fu_1091_p3),121));
    zext_ln44_18_fu_1164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_8_fu_1157_p3),126));
    zext_ln44_19_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_3_fu_1149_p3),126));
    zext_ln44_22_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_9_fu_1178_p3),126));
    zext_ln44_23_fu_1251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_s_fu_1244_p3),131));
    zext_ln44_24_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_4_fu_1236_p3),131));
    zext_ln44_27_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_3_fu_1265_p3),131));
    zext_ln44_28_fu_1405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_10_fu_1398_p3),136));
    zext_ln44_29_fu_1409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_5_fu_1390_p3),136));
    zext_ln44_2_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln44_reg_3015),76));
    zext_ln44_32_fu_1426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_11_fu_1419_p3),136));
    zext_ln44_3_fu_911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_1_fu_904_p3),82));
    zext_ln44_4_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_fu_896_p3),82));
    zext_ln44_7_fu_932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_2_fu_925_p3),82));
    zext_ln44_8_fu_990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln44_4_fu_983_p3),102));
    zext_ln44_9_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eZ_1_fu_975_p3),102));
    zext_ln44_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_830_p3),76));
    zext_ln46_1_fu_1464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_1_reg_3026_pp0_iter46_reg),64));
    zext_ln46_2_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_2_reg_3057_pp0_iter46_reg),64));
    zext_ln46_3_fu_1375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_reg_3099_pp0_iter45_reg),64));
    zext_ln46_4_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_3131_pp0_iter45_reg),64));
    zext_ln46_5_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_reg_3163_pp0_iter45_reg),64));
    zext_ln46_6_fu_1436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_reg_3195_pp0_iter45_reg),64));
    zext_ln46_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_reg_2984_pp0_iter46_reg),64));
    zext_ln485_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_frac_1_fu_728_p3),54));
    zext_ln486_1_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(es_exp_fu_1600_p3),12));
    zext_ln486_fu_1320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bs_exp_reg_2914_pp0_iter43_reg),12));
    zext_ln502_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index0_fu_694_p4),64));
    zext_ln522_1_fu_1570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_3338),117));
    zext_ln522_fu_1486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_reg_3277),79));
    zext_ln525_fu_1877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln522_1_reg_3353),121));
    zext_ln532_fu_1904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(e_frac_fu_1896_p3),54));
    zext_ln545_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln545_1_fu_2126_p1),131));
    zext_ln546_fu_2242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln545_1_reg_3512),130));
    zext_ln549_fu_2206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_2202_p1),131));
    zext_ln552_fu_2162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln552_fu_2159_p1),131));
    zext_ln553_fu_2174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln553_fu_2171_p1),131));
    zext_ln611_fu_2501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_diff_hi_reg_3575_pp0_iter71_reg),64));
    zext_ln616_2_fu_2587_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln616_reg_3705),107));
end behav;
