{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632812370312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632812370322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 08:59:30 2021 " "Processing started: Tue Sep 28 08:59:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632812370322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812370322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Telemetre -c Telemetre " "Command: quartus_map --read_settings_files=on --write_settings_files=off Telemetre -c Telemetre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812370322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632812371452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632812371452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cptnbitsnattl.v 1 1 " "Found 1 design units, including 1 entities, in source file cptnbitsnattl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CptNbitsNatTL " "Found entity 1: CptNbitsNatTL" {  } { { "CptNbitsNatTL.v" "" { Text "C:/Projet_HDL/Telemetre/CptNbitsNatTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632812388363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812388363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdividertl.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdividertl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDividerTL " "Found entity 1: FreqDividerTL" {  } { { "FreqDividerTL.v" "" { Text "C:/Projet_HDL/Telemetre/FreqDividerTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632812388372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812388372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "splitbydectl.v 1 1 " "Found 1 design units, including 1 entities, in source file splitbydectl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SplitByDecTL " "Found entity 1: SplitByDecTL" {  } { { "SplitByDecTL.v" "" { Text "C:/Projet_HDL/Telemetre/SplitByDecTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632812388382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812388382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoire.v 1 1 " "Found 1 design units, including 1 entities, in source file memoire.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoire " "Found entity 1: Memoire" {  } { { "Memoire.v" "" { Text "C:/Projet_HDL/Telemetre/Memoire.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632812388393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812388393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparateurtl.v 1 1 " "Found 1 design units, including 1 entities, in source file comparateurtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComparateurTL " "Found entity 1: ComparateurTL" {  } { { "ComparateurTL.v" "" { Text "C:/Projet_HDL/Telemetre/ComparateurTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632812388403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812388403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alerteproxitl.v 1 1 " "Found 1 design units, including 1 entities, in source file alerteproxitl.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlerteProxiTL " "Found entity 1: AlerteProxiTL" {  } { { "AlerteProxiTL.v" "" { Text "C:/Projet_HDL/Telemetre/AlerteProxiTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632812388412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812388412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aff7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file aff7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aff7Seg " "Found entity 1: Aff7Seg" {  } { { "Aff7Seg.v" "" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632812388412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812388412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "telemetre.v 1 1 " "Found 1 design units, including 1 entities, in source file telemetre.v" { { "Info" "ISGN_ENTITY_NAME" "1 Telemetre " "Found entity 1: Telemetre" {  } { { "Telemetre.v" "" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632812388432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812388432 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Telemetre " "Elaborating entity \"Telemetre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632812388493 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A3 Telemetre.v(4) " "Output port \"A3\" at Telemetre.v(4) has no driver" {  } { { "Telemetre.v" "" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1632812388493 "|Telemetre"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDividerTL FreqDividerTL:Diviseur " "Elaborating entity \"FreqDividerTL\" for hierarchy \"FreqDividerTL:Diviseur\"" {  } { { "Telemetre.v" "Diviseur" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632812388522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FreqDividerTL.v(23) " "Verilog HDL assignment warning at FreqDividerTL.v(23): truncated value with size 32 to match size of target (13)" {  } { { "FreqDividerTL.v" "" { Text "C:/Projet_HDL/Telemetre/FreqDividerTL.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632812388522 "|Telemetre|FreqDividerTL:Diviseur"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FreqDividerTL.v(32) " "Verilog HDL assignment warning at FreqDividerTL.v(32): truncated value with size 32 to match size of target (1)" {  } { { "FreqDividerTL.v" "" { Text "C:/Projet_HDL/Telemetre/FreqDividerTL.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632812388522 "|Telemetre|FreqDividerTL:Diviseur"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FreqDividerTL.v(36) " "Verilog HDL assignment warning at FreqDividerTL.v(36): truncated value with size 32 to match size of target (1)" {  } { { "FreqDividerTL.v" "" { Text "C:/Projet_HDL/Telemetre/FreqDividerTL.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632812388522 "|Telemetre|FreqDividerTL:Diviseur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CptNbitsNatTL CptNbitsNatTL:CntDist " "Elaborating entity \"CptNbitsNatTL\" for hierarchy \"CptNbitsNatTL:CntDist\"" {  } { { "Telemetre.v" "CntDist" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632812388532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CptNbitsNatTL.v(30) " "Verilog HDL assignment warning at CptNbitsNatTL.v(30): truncated value with size 32 to match size of target (8)" {  } { { "CptNbitsNatTL.v" "" { Text "C:/Projet_HDL/Telemetre/CptNbitsNatTL.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632812388532 "|Telemetre|CptNbitsNatTL:CntDist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CptNbitsNatTL.v(34) " "Verilog HDL assignment warning at CptNbitsNatTL.v(34): truncated value with size 32 to match size of target (8)" {  } { { "CptNbitsNatTL.v" "" { Text "C:/Projet_HDL/Telemetre/CptNbitsNatTL.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632812388532 "|Telemetre|CptNbitsNatTL:CntDist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CptNbitsNatTL.v(43) " "Verilog HDL assignment warning at CptNbitsNatTL.v(43): truncated value with size 32 to match size of target (8)" {  } { { "CptNbitsNatTL.v" "" { Text "C:/Projet_HDL/Telemetre/CptNbitsNatTL.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632812388532 "|Telemetre|CptNbitsNatTL:CntDist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CptNbitsNatTL.v(47) " "Verilog HDL assignment warning at CptNbitsNatTL.v(47): truncated value with size 32 to match size of target (8)" {  } { { "CptNbitsNatTL.v" "" { Text "C:/Projet_HDL/Telemetre/CptNbitsNatTL.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632812388532 "|Telemetre|CptNbitsNatTL:CntDist"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoire Memoire:Mem " "Elaborating entity \"Memoire\" for hierarchy \"Memoire:Mem\"" {  } { { "Telemetre.v" "Mem" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632812388532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparateurTL ComparateurTL:CompDist " "Elaborating entity \"ComparateurTL\" for hierarchy \"ComparateurTL:CompDist\"" {  } { { "Telemetre.v" "CompDist" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632812388542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SplitByDecTL SplitByDecTL:Spliter " "Elaborating entity \"SplitByDecTL\" for hierarchy \"SplitByDecTL:Spliter\"" {  } { { "Telemetre.v" "Spliter" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632812388542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SplitByDecTL.v(10) " "Verilog HDL assignment warning at SplitByDecTL.v(10): truncated value with size 32 to match size of target (4)" {  } { { "SplitByDecTL.v" "" { Text "C:/Projet_HDL/Telemetre/SplitByDecTL.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632812388552 "|Telemetre|SplitByDecTL:Spliter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SplitByDecTL.v(11) " "Verilog HDL assignment warning at SplitByDecTL.v(11): truncated value with size 32 to match size of target (4)" {  } { { "SplitByDecTL.v" "" { Text "C:/Projet_HDL/Telemetre/SplitByDecTL.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632812388552 "|Telemetre|SplitByDecTL:Spliter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SplitByDecTL.v(12) " "Verilog HDL assignment warning at SplitByDecTL.v(12): truncated value with size 32 to match size of target (4)" {  } { { "SplitByDecTL.v" "" { Text "C:/Projet_HDL/Telemetre/SplitByDecTL.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632812388552 "|Telemetre|SplitByDecTL:Spliter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aff7Seg Aff7Seg:Aff1 " "Elaborating entity \"Aff7Seg\" for hierarchy \"Aff7Seg:Aff1\"" {  } { { "Telemetre.v" "Aff1" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632812388552 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "A2\[6\] A2\[6\] " "Net \"A2\[6\]\", which fans out to \"A2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff2\|Seg\[6\] " "Net is fed by \"Aff7Seg:Aff2\|Seg\[6\]\"" {  } { { "Aff7Seg.v" "Seg\[6\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388642 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff3\|Seg\[6\] " "Net is fed by \"Aff7Seg:Aff3\|Seg\[6\]\"" {  } { { "Aff7Seg.v" "Seg\[6\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388642 ""}  } { { "Telemetre.v" "A2\[6\]" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632812388642 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "A2\[5\] A2\[5\] " "Net \"A2\[5\]\", which fans out to \"A2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff2\|Seg\[5\] " "Net is fed by \"Aff7Seg:Aff2\|Seg\[5\]\"" {  } { { "Aff7Seg.v" "Seg\[5\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388642 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff3\|Seg\[5\] " "Net is fed by \"Aff7Seg:Aff3\|Seg\[5\]\"" {  } { { "Aff7Seg.v" "Seg\[5\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388642 ""}  } { { "Telemetre.v" "A2\[5\]" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632812388642 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "A2\[4\] A2\[4\] " "Net \"A2\[4\]\", which fans out to \"A2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff2\|Seg\[4\] " "Net is fed by \"Aff7Seg:Aff2\|Seg\[4\]\"" {  } { { "Aff7Seg.v" "Seg\[4\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388652 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff3\|Seg\[4\] " "Net is fed by \"Aff7Seg:Aff3\|Seg\[4\]\"" {  } { { "Aff7Seg.v" "Seg\[4\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388652 ""}  } { { "Telemetre.v" "A2\[4\]" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632812388652 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "A2\[3\] A2\[3\] " "Net \"A2\[3\]\", which fans out to \"A2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff2\|Seg\[3\] " "Net is fed by \"Aff7Seg:Aff2\|Seg\[3\]\"" {  } { { "Aff7Seg.v" "Seg\[3\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388652 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff3\|Seg\[3\] " "Net is fed by \"Aff7Seg:Aff3\|Seg\[3\]\"" {  } { { "Aff7Seg.v" "Seg\[3\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388652 ""}  } { { "Telemetre.v" "A2\[3\]" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632812388652 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "A2\[2\] A2\[2\] " "Net \"A2\[2\]\", which fans out to \"A2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff2\|Seg\[2\] " "Net is fed by \"Aff7Seg:Aff2\|Seg\[2\]\"" {  } { { "Aff7Seg.v" "Seg\[2\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388652 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff3\|Seg\[2\] " "Net is fed by \"Aff7Seg:Aff3\|Seg\[2\]\"" {  } { { "Aff7Seg.v" "Seg\[2\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388652 ""}  } { { "Telemetre.v" "A2\[2\]" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632812388652 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "A2\[1\] A2\[1\] " "Net \"A2\[1\]\", which fans out to \"A2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff2\|Seg\[1\] " "Net is fed by \"Aff7Seg:Aff2\|Seg\[1\]\"" {  } { { "Aff7Seg.v" "Seg\[1\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388652 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff3\|Seg\[1\] " "Net is fed by \"Aff7Seg:Aff3\|Seg\[1\]\"" {  } { { "Aff7Seg.v" "Seg\[1\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388652 ""}  } { { "Telemetre.v" "A2\[1\]" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632812388652 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "A2\[0\] A2\[0\] " "Net \"A2\[0\]\", which fans out to \"A2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff2\|Seg\[0\] " "Net is fed by \"Aff7Seg:Aff2\|Seg\[0\]\"" {  } { { "Aff7Seg.v" "Seg\[0\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388652 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Aff7Seg:Aff3\|Seg\[0\] " "Net is fed by \"Aff7Seg:Aff3\|Seg\[0\]\"" {  } { { "Aff7Seg.v" "Seg\[0\]" { Text "C:/Projet_HDL/Telemetre/Aff7Seg.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1632812388652 ""}  } { { "Telemetre.v" "A2\[0\]" { Text "C:/Projet_HDL/Telemetre/Telemetre.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1632812388652 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632812388652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632812388782 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 28 08:59:48 2021 " "Processing ended: Tue Sep 28 08:59:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632812388782 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632812388782 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632812388782 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632812388782 ""}
