// smash/src/util/spinlock.h - Lightweight spinlock (no malloc dependency)
#pragma once

#include <atomic>
#include <cstdint>
#include "thread_safety.h"

namespace smash {

// CPU relax hint for the spin-wait body.
static inline void spinRelax() {
#if defined(__x86_64__) || defined(_M_X64)
    __builtin_ia32_pause();
#elif defined(__aarch64__) || defined(_M_ARM64)
    asm volatile("yield");
#endif
}

// Test-and-test-and-set spinlock with bounded exponential backoff.
//
// The naive test-and-set loop (flag_.test_and_set every iteration) issues a
// bus-locked read-for-ownership on EVERY spin, so N contending threads generate
// an O(N) cache-line ping-pong storm on the single lock word. On a 192-core
// EPYC this collapsed the neuron-cc walrus backend's slab-refill path: profiling
// showed 99.6% of allocateBatch/drain self-time on the `test %cl,%cl` of the
// TAS spin, IPC halved (0.26 vs 0.49) at equal cycles — pure coherence traffic.
//
// TTAS fixes the mechanism: spin on a plain relaxed LOAD (the line stays Shared,
// generating no coherence traffic while the lock is held), and only issue the
// atomic exchange when the lock APPEARS free. Exponential backoff further thins
// the herd of exchanges the instant the lock is released.
class SMASH_CAPABILITY("mutex") Spinlock {
    std::atomic<uint8_t> state_{0};   // 0 = free, 1 = held

public:
    void lock() SMASH_ACQUIRE() {
        // Fast path: uncontended acquire.
        if (tryLockRelaxed()) return;
        unsigned backoff = 1;
        for (;;) {
            // Read-spin: no atomic RMW, line stays Shared, zero coherence
            // traffic while another core holds the lock.
            while (state_.load(std::memory_order_relaxed) != 0)
                spinRelax();
            // Lock looks free — attempt the one atomic exchange.
            if (tryLockRelaxed()) return;
            // Lost the race; back off to spread out the retry storm.
            for (unsigned i = 0; i < backoff; ++i) spinRelax();
            if (backoff < 1024) backoff <<= 1;
        }
    }

    void unlock() SMASH_RELEASE() {
        state_.store(0, std::memory_order_release);
    }

    bool tryLock() SMASH_TRY_ACQUIRE(true) {
        return tryLockRelaxed();
    }

private:
    // Single atomic acquire attempt. Acquire ordering on success.
    bool tryLockRelaxed() {
        uint8_t expected = 0;
        return state_.compare_exchange_strong(
            expected, 1, std::memory_order_acquire, std::memory_order_relaxed);
    }
};

class SMASH_SCOPED_CAPABILITY LockGuard {
    Spinlock& lock_;
public:
    explicit LockGuard(Spinlock& lock) SMASH_ACQUIRE(lock) : lock_(lock) { lock_.lock(); }
    ~LockGuard() SMASH_RELEASE() { lock_.unlock(); }
    LockGuard(const LockGuard&) = delete;
    LockGuard& operator=(const LockGuard&) = delete;
};

} // namespace smash
