

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Thu Oct 20 19:42:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   331527|   331527|  3.315 ms|  3.315 ms|  331528|  331528|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_11_1_fu_90   |dft_Pipeline_VITIS_LOOP_11_1  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dft_Pipeline_VITIS_LOOP_26_4_fu_102  |dft_Pipeline_VITIS_LOOP_26_4  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dft_Pipeline_VITIS_LOOP_19_3_fu_112  |dft_Pipeline_VITIS_LOOP_19_3  |     1289|     1289|  12.890 us|  12.890 us|  1289|  1289|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_2  |   331008|   331008|      1293|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|     884|   1176|    -|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    281|    -|
|Register         |        -|    -|      91|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    5|     975|   1482|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_11_1_fu_90   |dft_Pipeline_VITIS_LOOP_11_1  |        0|   0|   21|    63|    0|
    |grp_dft_Pipeline_VITIS_LOOP_19_3_fu_112  |dft_Pipeline_VITIS_LOOP_19_3  |        2|   5|  842|  1050|    0|
    |grp_dft_Pipeline_VITIS_LOOP_26_4_fu_102  |dft_Pipeline_VITIS_LOOP_26_4  |        0|   0|   21|    63|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |Total                                    |                              |        2|   5|  884|  1176|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |sum_r_U  |sum_r_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sum_i_U  |sum_r_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |temp_U   |sum_r_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                     |        3|  0|   0|    0|   768|   96|     3|        24576|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_141_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln17_fu_135_p2  |      icmp|   0|  0|  11|           9|          10|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          18|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  42|          8|    1|          8|
    |k_fu_50               |   9|          2|    9|         18|
    |real_sample_address0  |  14|          3|    8|         24|
    |real_sample_ce0       |  14|          3|    1|          3|
    |real_sample_we0       |   9|          2|    1|          2|
    |sum_i_address0        |  25|          5|    8|         40|
    |sum_i_ce0             |  25|          5|    1|          5|
    |sum_i_d0              |  14|          3|   32|         96|
    |sum_i_we0             |  14|          3|    1|          3|
    |sum_r_address0        |  25|          5|    8|         40|
    |sum_r_ce0             |  25|          5|    1|          5|
    |sum_r_d0              |  14|          3|   32|         96|
    |sum_r_we0             |  14|          3|    1|          3|
    |temp_address0         |  14|          3|    8|         24|
    |temp_ce0              |  14|          3|    1|          3|
    |temp_we0              |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 281|         58|  114|        372|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   7|   0|    7|          0|
    |grp_dft_Pipeline_VITIS_LOOP_11_1_fu_90_ap_start_reg   |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_19_3_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_26_4_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |k_fu_50                                               |   9|   0|    9|          0|
    |sum_i_load_reg_193                                    |  32|   0|   32|          0|
    |sum_r_load_reg_188                                    |  32|   0|   32|          0|
    |trunc_ln20_reg_172                                    |   8|   0|    8|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |  91|   0|   91|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_we0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_d0        |  out|   32|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%sum_r = alloca i64 1" [dft_256/dft.cpp:9]   --->   Operation 9 'alloca' 'sum_r' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%sum_i = alloca i64 1" [dft_256/dft.cpp:9]   --->   Operation 10 'alloca' 'sum_i' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%temp = alloca i64 1" [dft_256/dft.cpp:9]   --->   Operation 11 'alloca' 'temp' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_11_1, i32 %real_sample, i32 %temp, i32 %sum_r, i32 %sum_i"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln17 = store i9 0, i9 %k" [dft_256/dft.cpp:17]   --->   Operation 13 'store' 'store_ln17' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [dft_256/dft.cpp:5]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_11_1, i32 %real_sample, i32 %temp, i32 %sum_r, i32 %sum_i"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_19_3" [dft_256/dft.cpp:17]   --->   Operation 20 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%k_1 = load i9 %k" [dft_256/dft.cpp:20]   --->   Operation 21 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.66ns)   --->   "%icmp_ln17 = icmp_eq  i9 %k_1, i9 256" [dft_256/dft.cpp:17]   --->   Operation 22 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln17 = add i9 %k_1, i9 1" [dft_256/dft.cpp:17]   --->   Operation 24 'add' 'add_ln17' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %VITIS_LOOP_19_3.split, void %for.inc45.preheader" [dft_256/dft.cpp:17]   --->   Operation 25 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %k_1" [dft_256/dft.cpp:17]   --->   Operation 26 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i9 %k_1" [dft_256/dft.cpp:20]   --->   Operation 27 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sum_r_addr = getelementptr i32 %sum_r, i64 0, i64 %zext_ln17" [dft_256/dft.cpp:17]   --->   Operation 28 'getelementptr' 'sum_r_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sum_i_addr = getelementptr i32 %sum_i, i64 0, i64 %zext_ln17" [dft_256/dft.cpp:17]   --->   Operation 29 'getelementptr' 'sum_i_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%sum_r_load = load i8 %sum_r_addr" [dft_256/dft.cpp:21]   --->   Operation 30 'load' 'sum_r_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 31 [2/2] (3.25ns)   --->   "%sum_i_load = load i8 %sum_i_addr" [dft_256/dft.cpp:22]   --->   Operation 31 'load' 'sum_i_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln17 = store i9 %add_ln17, i9 %k" [dft_256/dft.cpp:17]   --->   Operation 32 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.58>
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_26_4, i32 %sum_r, i32 %real_sample, i32 %sum_i, i32 %imag_sample"   --->   Operation 33 'call' 'call_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 34 [1/2] (3.25ns)   --->   "%sum_r_load = load i8 %sum_r_addr" [dft_256/dft.cpp:21]   --->   Operation 34 'load' 'sum_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%sum_i_load = load i8 %sum_i_addr" [dft_256/dft.cpp:22]   --->   Operation 35 'load' 'sum_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.50>
ST_5 : Operation 36 [2/2] (3.50ns)   --->   "%call_ln22 = call void @dft_Pipeline_VITIS_LOOP_19_3, i32 %sum_i_load, i32 %sum_r_load, i32 %sum_i, i8 %trunc_ln20, i32 %sum_r, i8 %trunc_ln20, i32 %temp, i32 %cos_coefficients_table, i32 %sin_coefficients_table" [dft_256/dft.cpp:22]   --->   Operation 36 'call' 'call_ln22' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [dft_256/dft.cpp:7]   --->   Operation 37 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln22 = call void @dft_Pipeline_VITIS_LOOP_19_3, i32 %sum_i_load, i32 %sum_r_load, i32 %sum_i, i8 %trunc_ln20, i32 %sum_r, i8 %trunc_ln20, i32 %temp, i32 %cos_coefficients_table, i32 %sin_coefficients_table" [dft_256/dft.cpp:22]   --->   Operation 38 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln17 = br void %VITIS_LOOP_19_3" [dft_256/dft.cpp:17]   --->   Operation 39 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_VITIS_LOOP_26_4, i32 %sum_r, i32 %real_sample, i32 %sum_i, i32 %imag_sample"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [dft_256/dft.cpp:30]   --->   Operation 41 'ret' 'ret_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_sample]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ imag_sample]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cos_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                 (alloca           ) [ 01111110]
sum_r             (alloca           ) [ 00111111]
sum_i             (alloca           ) [ 00111111]
temp              (alloca           ) [ 00111110]
store_ln17        (store            ) [ 00000000]
spectopmodule_ln5 (spectopmodule    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
call_ln0          (call             ) [ 00000000]
br_ln17           (br               ) [ 00000000]
k_1               (load             ) [ 00000000]
icmp_ln17         (icmp             ) [ 00011110]
empty             (speclooptripcount) [ 00000000]
add_ln17          (add              ) [ 00000000]
br_ln17           (br               ) [ 00000000]
zext_ln17         (zext             ) [ 00000000]
trunc_ln20        (trunc            ) [ 00001110]
sum_r_addr        (getelementptr    ) [ 00001000]
sum_i_addr        (getelementptr    ) [ 00001000]
store_ln17        (store            ) [ 00000000]
sum_r_load        (load             ) [ 00000110]
sum_i_load        (load             ) [ 00000110]
specloopname_ln7  (specloopname     ) [ 00000000]
call_ln22         (call             ) [ 00000000]
br_ln17           (br               ) [ 00000000]
call_ln0          (call             ) [ 00000000]
ret_ln30          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_sample">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_sample"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag_sample">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_sample"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cos_coefficients_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sin_coefficients_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_VITIS_LOOP_11_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_VITIS_LOOP_26_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_VITIS_LOOP_19_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="k_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sum_r_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_r/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sum_i_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="temp_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sum_r_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_r_addr/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sum_i_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="9" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_i_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_r_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_i_load/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_dft_Pipeline_VITIS_LOOP_11_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="0" index="3" bw="32" slack="0"/>
<pin id="95" dir="0" index="4" bw="32" slack="0"/>
<pin id="96" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_dft_Pipeline_VITIS_LOOP_26_4_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="4" bw="32" slack="0"/>
<pin id="108" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_dft_Pipeline_VITIS_LOOP_19_3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="0" index="2" bw="32" slack="1"/>
<pin id="116" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="4" bw="8" slack="2"/>
<pin id="118" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="8" slack="2"/>
<pin id="120" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="8" bw="32" slack="0"/>
<pin id="122" dir="0" index="9" bw="32" slack="0"/>
<pin id="123" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln17_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="9" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="k_1_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="2"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln17_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="9" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln17_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln17_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln20_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln17_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="2"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="k_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="172" class="1005" name="trunc_ln20_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="2"/>
<pin id="174" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="178" class="1005" name="sum_r_addr_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_r_addr "/>
</bind>
</comp>

<comp id="183" class="1005" name="sum_i_addr_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_i_addr "/>
</bind>
</comp>

<comp id="188" class="1005" name="sum_r_load_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_r_load "/>
</bind>
</comp>

<comp id="193" class="1005" name="sum_i_load_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_i_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="66" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="72" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="62" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="54" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="101"><net_src comp="58" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="102" pin=4"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="132" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="132" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="156"><net_src comp="132" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="141" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="50" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="175"><net_src comp="153" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="181"><net_src comp="66" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="186"><net_src comp="72" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="191"><net_src comp="78" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="196"><net_src comp="84" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_sample | {3 7 }
	Port: imag_sample | {3 7 }
 - Input state : 
	Port: dft : real_sample | {1 2 }
	Port: dft : cos_coefficients_table | {5 6 }
	Port: dft : sin_coefficients_table | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln17 : 1
	State 2
	State 3
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		zext_ln17 : 1
		trunc_ln20 : 1
		sum_r_addr : 2
		sum_i_addr : 2
		sum_r_load : 3
		sum_i_load : 3
		store_ln17 : 2
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |  grp_dft_Pipeline_VITIS_LOOP_11_1_fu_90 |    0    |  1.588  |    81   |    34   |
|   call   | grp_dft_Pipeline_VITIS_LOOP_26_4_fu_102 |    0    |  3.176  |    89   |    43   |
|          | grp_dft_Pipeline_VITIS_LOOP_19_3_fu_112 |    5    |  9.7666 |   727   |   827   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln17_fu_141             |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   icmp   |             icmp_ln17_fu_135            |    0    |    0    |    0    |    11   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   zext   |             zext_ln17_fu_147            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln20_fu_153            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    5    | 14.5306 |   897   |   929   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|cos_coefficients_table|    1   |    0   |    0   |    -   |
|sin_coefficients_table|    1   |    0   |    0   |    -   |
|         sum_i        |    1   |    0   |    0   |    0   |
|         sum_r        |    1   |    0   |    0   |    0   |
|         temp         |    1   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |    5   |    0   |    0   |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     k_reg_162    |    9   |
|sum_i_addr_reg_183|    8   |
|sum_i_load_reg_193|   32   |
|sum_r_addr_reg_178|    8   |
|sum_r_load_reg_188|   32   |
|trunc_ln20_reg_172|    8   |
+------------------+--------+
|       Total      |   97   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_84 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |   14   |   897  |   929  |    -   |
|   Memory  |    5   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   97   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   17   |   994  |   947  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
