TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1554
     GetS:                                       1372
     GetX:                                       182
     GetSEx:                                     0
- Total misses:                                  747
     GetS, miss on arrival:                      569
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      93
     GetX, miss after being blocked:             85
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    807
     GetS, hit on arrival:                       328
     GetS, hit after being blocked:              475
     GetX, hit on arrival:                       4
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     51.931%
- Miss ratio:                                    48.069%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   475
- GetS   M(present at another cache):            94
- GetX   I->M:                                   42
- GetX   S->M:                                   42
- GetX   M(present at another cache):            94
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 1319
- PutM received:                                 70
- PutS sent due to eviction:                     406
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     79
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    3633
- Requests handled by MSHR (MSHR hits):          560
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        133
- Latency GetS   I->S:                           133
- Latency GetS   M:                              13
- Latency GetX   I->M:                           136
- Latency GetX   S->M:                           124
- Latency GetX   M:                              171
------------ State and event stats ---------------------------
GetS, I:        475
GetS, S:        803
GetS, M:        94
GetX, I:        42
GetX, S:        42
GetX, M:        98
GetSResp, IS:        475
GetXResp, IM:        42
GetXResp, SM:        42
PutS, S:        1211
PutS, M:        108
PutM, M:        70
FetchResp, M_Inv:        93
FetchXResp, M_InvX:        18
AckInv, M_Inv:        1

------------------------------------------------------------------------
--- Cache Stats
--- Name: c1.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       907
     GetX:                                       93
     GetSEx:                                     0
- Total misses:                                  770
     GetS, miss on arrival:                      681
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      88
     GetX, miss after being blocked:             1
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    230
     GetS, hit on arrival:                       217
     GetS, hit after being blocked:              9
     GetX, hit on arrival:                       4
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     23.000%
- Miss ratio:                                    77.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   681
- GetX   I->M:                                   69
- GetX   S->M:                                   20
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PutS sent due to eviction:                     663
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     67
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1811
- Requests handled by MSHR (MSHR hits):          32
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        159
- Latency GetS   I->S:                           152
- Latency GetX   I->M:                           231
- Latency GetX   S->M:                           227
------------ State and event stats ---------------------------
GetS, I:        681
GetS, S:        209
GetS, M:        17
GetX, I:        69
GetX, S:        20
GetX, M:        4
GetSResp, IS:        681
GetXResp, IM:        89
Inv, SM:        20
FetchInv, M:        4
FetchInvX, M:        17
TrivialCPU cpu1 Finished after 1000 issued reads, 1000 returned (103044 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  89392
  [2, 4]  13273
  [4, 6]  379

------------------------------------------------------------------------
--- Cache Stats
--- Name: c0.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       907
     GetX:                                       93
     GetSEx:                                     0
- Total misses:                                  784
     GetS, miss on arrival:                      691
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      92
     GetX, miss after being blocked:             1
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    216
     GetS, hit on arrival:                       207
     GetS, hit after being blocked:              9
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     21.600%
- Miss ratio:                                    78.400%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   691
- GetX   I->M:                                   72
- GetX   S->M:                                   21
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PutS sent due to eviction:                     656
- PutE sent due to eviction:                     0
- PutM sent due to eviction:                     3
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1874
- Requests handled by MSHR (MSHR hits):          13
- NACKs sent (MSHR Full, Down):                  0
- NACKs sent (MSHR Full, Up):                    0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        153
- Latency GetS   I->S:                           151
- Latency GetX   I->M:                           175
- Latency GetX   S->M:                           174
------------ State and event stats ---------------------------
GetS, I:        691
GetS, S:        215
GetS, M:        1
GetX, I:        72
GetX, S:        21
GetSResp, IS:        691
GetXResp, IM:        72
GetXResp, SM:        21
FetchInv, M:        89
FetchInvX, M:        1
TrivialCPU cpu0 Finished after 1000 issued reads, 1000 returned (103044 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  89717
  [2, 4]  12959
  [4, 6]  368
Simulation is complete, simulated time: 103.044 us
