/*
 * samsung EXYNOS FIMC-IS2 (Imaging Subsystem) driver
 *
 *  Copyright (C) 2016 Samsung Electronics Co., Ltd.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License version 2 as
 *  published by the Free Software Foundation.
 */

#ifndef FIMC_IS_SFR_MCSC_V410_H
#define FIMC_IS_SFR_MCSC_V410_H

#include "fimc-is-hw-api-common.h"

enum fimc_is_mcsc_hwfc_mode {
	MCSC_HWFC_MODE_OFF = 0,		/* Both RegionIdx are turned off */
	MCSC_HWFC_MODE_REGION_A_B_PORT,	/* Trun on both RegionIdx */
	MCSC_HWFC_MODE_REGION_A_PORT	/* Turn on only RegionIdx A port */
};

enum fimc_is_mcsc_hwfc_format {
	/* Count up region idx at every 8 line for all plane */
	MCSC_HWFC_FMT_YUV444_YUV422 = 0,
	/* Count up region idx at every 16 line for plane0, others are 8 line */
	MCSC_HWFC_FMT_YUV420
};

enum fimc_is_mcsc_reg_name {
	MCSC_R_SC_RESET_CTRL_GLOBAL,
	MCSC_R_APB_CLK_GATE_CTRL,
	MCSC_R_OTF_OUT_PATH_CTRL,
	MCSC_R_SCALER_RESET_STATUS,
	MCSC_R_SCALER_RUNNING_STATUS,
	MCSC_R_DMA_RUNNING_STATUS,
	MCSC_R_SCALER_VERSION,
	MCSC_R_SCALER_FAST_MODE_CTRL,
	MCSC_R_SCALER_FAST_MODE_STATUS,
	MCSC_R_SCALER_ENABLE,
	MCSC_R_SCALER_INPUT_TYPE,
	MCSC_R_SCALER_INPUT_IMG_SIZE,
	MCSC_R_SCALER_CLK_GATE,
	MCSC_R_SCALER_INPUT_STATUS,
	MCSC_R_SCALER_INTERRUPT,
	MCSC_R_SCALER_INTERRUPT_MASK,
	MCSC_R_SCALER_RDMA_START,
	MCSC_R_SHADOW_REG_CTRL,
	MCSC_R_SHADOW_MEM_RD_CTRL,
	MCSC_R_SHADOW_MEM_RD_SFR_ADDR,
	MCSC_R_SHADOW_MEM_RD_SFR_DATA,
	MCSC_R_SC0_CTRL,
	MCSC_R_SC0_SRC_POS,
	MCSC_R_SC0_SRC_SIZE,
	MCSC_R_SC0_DST_SIZE,
	MCSC_R_SC0_H_RATIO,
	MCSC_R_SC0_V_RATIO,
	MCSC_R_SC0_H_INIT_PHASE_OFFSET,
	MCSC_R_SC0_V_INIT_PHASE_OFFSET,
	MCSC_R_SC0_ROUND_MODE,
	MCSC_R_SC0_V_COEFF_0AB,
	MCSC_R_SC0_V_COEFF_0CD,
	MCSC_R_SC0_V_COEFF_1AB,
	MCSC_R_SC0_V_COEFF_1CD,
	MCSC_R_SC0_V_COEFF_2AB,
	MCSC_R_SC0_V_COEFF_2CD,
	MCSC_R_SC0_V_COEFF_3AB,
	MCSC_R_SC0_V_COEFF_3CD,
	MCSC_R_SC0_V_COEFF_4AB,
	MCSC_R_SC0_V_COEFF_4CD,
	MCSC_R_SC0_V_COEFF_5AB,
	MCSC_R_SC0_V_COEFF_5CD,
	MCSC_R_SC0_V_COEFF_6AB,
	MCSC_R_SC0_V_COEFF_6CD,
	MCSC_R_SC0_V_COEFF_7AB,
	MCSC_R_SC0_V_COEFF_7CD,
	MCSC_R_SC0_V_COEFF_8AB,
	MCSC_R_SC0_V_COEFF_8CD,
	MCSC_R_SC0_H_COEFF_0AB,
	MCSC_R_SC0_H_COEFF_0CD,
	MCSC_R_SC0_H_COEFF_0EF,
	MCSC_R_SC0_H_COEFF_0GH,
	MCSC_R_SC0_H_COEFF_1AB,
	MCSC_R_SC0_H_COEFF_1CD,
	MCSC_R_SC0_H_COEFF_1EF,
	MCSC_R_SC0_H_COEFF_1GH,
	MCSC_R_SC0_H_COEFF_2AB,
	MCSC_R_SC0_H_COEFF_2CD,
	MCSC_R_SC0_H_COEFF_2EF,
	MCSC_R_SC0_H_COEFF_2GH,
	MCSC_R_SC0_H_COEFF_3AB,
	MCSC_R_SC0_H_COEFF_3CD,
	MCSC_R_SC0_H_COEFF_3EF,
	MCSC_R_SC0_H_COEFF_3GH,
	MCSC_R_SC0_H_COEFF_4AB,
	MCSC_R_SC0_H_COEFF_4CD,
	MCSC_R_SC0_H_COEFF_4EF,
	MCSC_R_SC0_H_COEFF_4GH,
	MCSC_R_SC0_H_COEFF_5AB,
	MCSC_R_SC0_H_COEFF_5CD,
	MCSC_R_SC0_H_COEFF_5EF,
	MCSC_R_SC0_H_COEFF_5GH,
	MCSC_R_SC0_H_COEFF_6AB,
	MCSC_R_SC0_H_COEFF_6CD,
	MCSC_R_SC0_H_COEFF_6EF,
	MCSC_R_SC0_H_COEFF_6GH,
	MCSC_R_SC0_H_COEFF_7AB,
	MCSC_R_SC0_H_COEFF_7CD,
	MCSC_R_SC0_H_COEFF_7EF,
	MCSC_R_SC0_H_COEFF_7GH,
	MCSC_R_SC0_H_COEFF_8AB,
	MCSC_R_SC0_H_COEFF_8CD,
	MCSC_R_SC0_H_COEFF_8EF,
	MCSC_R_SC0_H_COEFF_8GH,
	MCSC_R_SC1_CTRL,
	MCSC_R_SC1_SRC_POS,
	MCSC_R_SC1_SRC_SIZE,
	MCSC_R_SC1_DST_SIZE,
	MCSC_R_SC1_H_RATIO,
	MCSC_R_SC1_V_RATIO,
	MCSC_R_SC1_H_INIT_PHASE_OFFSET,
	MCSC_R_SC1_V_INIT_PHASE_OFFSET,
	MCSC_R_SC1_ROUND_MODE,
	MCSC_R_SC1_V_COEFF_0AB,
	MCSC_R_SC1_V_COEFF_0CD,
	MCSC_R_SC1_V_COEFF_1AB,
	MCSC_R_SC1_V_COEFF_1CD,
	MCSC_R_SC1_V_COEFF_2AB,
	MCSC_R_SC1_V_COEFF_2CD,
	MCSC_R_SC1_V_COEFF_3AB,
	MCSC_R_SC1_V_COEFF_3CD,
	MCSC_R_SC1_V_COEFF_4AB,
	MCSC_R_SC1_V_COEFF_4CD,
	MCSC_R_SC1_V_COEFF_5AB,
	MCSC_R_SC1_V_COEFF_5CD,
	MCSC_R_SC1_V_COEFF_6AB,
	MCSC_R_SC1_V_COEFF_6CD,
	MCSC_R_SC1_V_COEFF_7AB,
	MCSC_R_SC1_V_COEFF_7CD,
	MCSC_R_SC1_V_COEFF_8AB,
	MCSC_R_SC1_V_COEFF_8CD,
	MCSC_R_SC1_H_COEFF_0AB,
	MCSC_R_SC1_H_COEFF_0CD,
	MCSC_R_SC1_H_COEFF_0EF,
	MCSC_R_SC1_H_COEFF_0GH,
	MCSC_R_SC1_H_COEFF_1AB,
	MCSC_R_SC1_H_COEFF_1CD,
	MCSC_R_SC1_H_COEFF_1EF,
	MCSC_R_SC1_H_COEFF_1GH,
	MCSC_R_SC1_H_COEFF_2AB,
	MCSC_R_SC1_H_COEFF_2CD,
	MCSC_R_SC1_H_COEFF_2EF,
	MCSC_R_SC1_H_COEFF_2GH,
	MCSC_R_SC1_H_COEFF_3AB,
	MCSC_R_SC1_H_COEFF_3CD,
	MCSC_R_SC1_H_COEFF_3EF,
	MCSC_R_SC1_H_COEFF_3GH,
	MCSC_R_SC1_H_COEFF_4AB,
	MCSC_R_SC1_H_COEFF_4CD,
	MCSC_R_SC1_H_COEFF_4EF,
	MCSC_R_SC1_H_COEFF_4GH,
	MCSC_R_SC1_H_COEFF_5AB,
	MCSC_R_SC1_H_COEFF_5CD,
	MCSC_R_SC1_H_COEFF_5EF,
	MCSC_R_SC1_H_COEFF_5GH,
	MCSC_R_SC1_H_COEFF_6AB,
	MCSC_R_SC1_H_COEFF_6CD,
	MCSC_R_SC1_H_COEFF_6EF,
	MCSC_R_SC1_H_COEFF_6GH,
	MCSC_R_SC1_H_COEFF_7AB,
	MCSC_R_SC1_H_COEFF_7CD,
	MCSC_R_SC1_H_COEFF_7EF,
	MCSC_R_SC1_H_COEFF_7GH,
	MCSC_R_SC1_H_COEFF_8AB,
	MCSC_R_SC1_H_COEFF_8CD,
	MCSC_R_SC1_H_COEFF_8EF,
	MCSC_R_SC1_H_COEFF_8GH,
	MCSC_R_SC2_CTRL,
	MCSC_R_SC2_SRC_POS,
	MCSC_R_SC2_SRC_SIZE,
	MCSC_R_SC2_DST_SIZE,
	MCSC_R_SC2_H_RATIO,
	MCSC_R_SC2_V_RATIO,
	MCSC_R_SC2_H_INIT_PHASE_OFFSET,
	MCSC_R_SC2_V_INIT_PHASE_OFFSET,
	MCSC_R_SC2_ROUND_MODE,
	MCSC_R_SC2_V_COEFF_0AB,
	MCSC_R_SC2_V_COEFF_0CD,
	MCSC_R_SC2_V_COEFF_1AB,
	MCSC_R_SC2_V_COEFF_1CD,
	MCSC_R_SC2_V_COEFF_2AB,
	MCSC_R_SC2_V_COEFF_2CD,
	MCSC_R_SC2_V_COEFF_3AB,
	MCSC_R_SC2_V_COEFF_3CD,
	MCSC_R_SC2_V_COEFF_4AB,
	MCSC_R_SC2_V_COEFF_4CD,
	MCSC_R_SC2_V_COEFF_5AB,
	MCSC_R_SC2_V_COEFF_5CD,
	MCSC_R_SC2_V_COEFF_6AB,
	MCSC_R_SC2_V_COEFF_6CD,
	MCSC_R_SC2_V_COEFF_7AB,
	MCSC_R_SC2_V_COEFF_7CD,
	MCSC_R_SC2_V_COEFF_8AB,
	MCSC_R_SC2_V_COEFF_8CD,
	MCSC_R_SC2_H_COEFF_0AB,
	MCSC_R_SC2_H_COEFF_0CD,
	MCSC_R_SC2_H_COEFF_0EF,
	MCSC_R_SC2_H_COEFF_0GH,
	MCSC_R_SC2_H_COEFF_1AB,
	MCSC_R_SC2_H_COEFF_1CD,
	MCSC_R_SC2_H_COEFF_1EF,
	MCSC_R_SC2_H_COEFF_1GH,
	MCSC_R_SC2_H_COEFF_2AB,
	MCSC_R_SC2_H_COEFF_2CD,
	MCSC_R_SC2_H_COEFF_2EF,
	MCSC_R_SC2_H_COEFF_2GH,
	MCSC_R_SC2_H_COEFF_3AB,
	MCSC_R_SC2_H_COEFF_3CD,
	MCSC_R_SC2_H_COEFF_3EF,
	MCSC_R_SC2_H_COEFF_3GH,
	MCSC_R_SC2_H_COEFF_4AB,
	MCSC_R_SC2_H_COEFF_4CD,
	MCSC_R_SC2_H_COEFF_4EF,
	MCSC_R_SC2_H_COEFF_4GH,
	MCSC_R_SC2_H_COEFF_5AB,
	MCSC_R_SC2_H_COEFF_5CD,
	MCSC_R_SC2_H_COEFF_5EF,
	MCSC_R_SC2_H_COEFF_5GH,
	MCSC_R_SC2_H_COEFF_6AB,
	MCSC_R_SC2_H_COEFF_6CD,
	MCSC_R_SC2_H_COEFF_6EF,
	MCSC_R_SC2_H_COEFF_6GH,
	MCSC_R_SC2_H_COEFF_7AB,
	MCSC_R_SC2_H_COEFF_7CD,
	MCSC_R_SC2_H_COEFF_7EF,
	MCSC_R_SC2_H_COEFF_7GH,
	MCSC_R_SC2_H_COEFF_8AB,
	MCSC_R_SC2_H_COEFF_8CD,
	MCSC_R_SC2_H_COEFF_8EF,
	MCSC_R_SC2_H_COEFF_8GH,
	MCSC_R_PC0_CTRL,
	MCSC_R_PC0_IMG_SIZE,
	MCSC_R_PC0_DST_SIZE,
	MCSC_R_PC0_H_RATIO,
	MCSC_R_PC0_V_RATIO,
	MCSC_R_PC0_H_INIT_PHASE_OFFSET,
	MCSC_R_PC0_V_INIT_PHASE_OFFSET,
	MCSC_R_PC0_ROUND_MODE,
	MCSC_R_PC0_COEFF_CTRL,
	MCSC_R_PC0_CONV420_CTRL,
	MCSC_R_PC0_CONV420_WEIGHT,
	MCSC_R_PC0_BCHS_CTRL,
	MCSC_R_PC0_BCHS_BC,
	MCSC_R_PC0_BCHS_HS1,
	MCSC_R_PC0_BCHS_HS2,
	MCSC_R_PC0_BCHS_CLAMP_Y,
	MCSC_R_PC0_BCHS_CLAMP_C,
	MCSC_R_PC0_DMA_OUT_CTRL,
	MCSC_R_PC1_CTRL,
	MCSC_R_PC1_IMG_SIZE,
	MCSC_R_PC1_DST_SIZE,
	MCSC_R_PC1_H_RATIO,
	MCSC_R_PC1_V_RATIO,
	MCSC_R_PC1_H_INIT_PHASE_OFFSET,
	MCSC_R_PC1_V_INIT_PHASE_OFFSET,
	MCSC_R_PC1_ROUND_MODE,
	MCSC_R_PC1_COEFF_CTRL,
	MCSC_R_PC1_CONV420_CTRL,
	MCSC_R_PC1_CONV420_WEIGHT,
	MCSC_R_PC1_BCHS_CTRL,
	MCSC_R_PC1_BCHS_BC,
	MCSC_R_PC1_BCHS_HS1,
	MCSC_R_PC1_BCHS_HS2,
	MCSC_R_PC1_BCHS_CLAMP_Y,
	MCSC_R_PC1_BCHS_CLAMP_C,
	MCSC_R_PC1_DMA_OUT_CTRL,
	MCSC_R_PC2_CTRL,
	MCSC_R_PC2_IMG_SIZE,
	MCSC_R_PC2_DST_SIZE,
	MCSC_R_PC2_H_RATIO,
	MCSC_R_PC2_V_RATIO,
	MCSC_R_PC2_H_INIT_PHASE_OFFSET,
	MCSC_R_PC2_V_INIT_PHASE_OFFSET,
	MCSC_R_PC2_ROUND_MODE,
	MCSC_R_PC2_COEFF_CTRL,
	MCSC_R_PC2_CONV420_CTRL,
	MCSC_R_PC2_CONV420_WEIGHT,
	MCSC_R_PC2_BCHS_CTRL,
	MCSC_R_PC2_BCHS_BC,
	MCSC_R_PC2_BCHS_HS1,
	MCSC_R_PC2_BCHS_HS2,
	MCSC_R_PC2_BCHS_CLAMP_Y,
	MCSC_R_PC2_BCHS_CLAMP_C,
	MCSC_R_PC2_DMA_OUT_CTRL,
	MCSC_R_DS_CTRL,
	MCSC_R_DS_IMG_SIZE,
	MCSC_R_DS_CROP_POS,
	MCSC_R_DS_SRC_SIZE,
	MCSC_R_DS_DST_SIZE,
	MCSC_R_DS_H_RATIO,
	MCSC_R_DS_V_RATIO,
	MCSC_R_DS_H_INIT_PHASE_OFFSET,
	MCSC_R_DS_V_INIT_PHASE_OFFSET,
	MCSC_R_DS_GAMMA_EN,
	MCSC_R_DS_GAMMA_TBL_01,
	MCSC_R_DS_GAMMA_TBL_23,
	MCSC_R_DS_GAMMA_TBL_45,
	MCSC_R_DS_GAMMA_TBL_67,
	MCSC_R_DS_GAMMA_TBL_89,
	MCSC_R_DS_GAMMA_TBL_AB,
	MCSC_R_DS_GAMMA_TBL_CD,
	MCSC_R_DS_GAMMA_TBL_EF,
	MCSC_R_DS_DMA_OUT_CTRL,
	MCSC_R_HWFC_SWRESET,
	MCSC_R_HWFC_MODE,
	MCSC_R_HWFC_REGION_IDX_BIN,
	MCSC_R_HWFC_REGION_IDX_GRAY,
	MCSC_R_HWFC_CURR_REGION,
	MCSC_R_HWFC_CONFIG_IMAGE_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_R_HWFC_CONFIG_IMAGE_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_R_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_R_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_R_HWFC_INDEX_RESET,
	MCSC_R_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_R_TDNR_MODE_SELECTION,
	MCSC_R_TDNR_TEMPORAL_WEIGHTS_CALCULATION_CONFIG,
	MCSC_R_TDNR_X_GRID_Y,
	MCSC_R_TDNR_X_GRID_Y_1,
	MCSC_R_TDNR_Y_STD_OFFSET,
	MCSC_R_TDNR_Y_STD_SLOPE,
	MCSC_R_TDNR_Y_STD_SLOPE_1,
	MCSC_R_TDNR_X_GRID_U,
	MCSC_R_TDNR_X_GRID_U_1,
	MCSC_R_TDNR_U_STD_OFFSET,
	MCSC_R_TDNR_U_STD_SLOPE,
	MCSC_R_TDNR_U_STD_SLOPE_1,
	MCSC_R_TDNR_X_GRID_V,
	MCSC_R_TDNR_X_GRID_V_1,
	MCSC_R_TDNR_V_STD_OFFSET,
	MCSC_R_TDNR_V_STD_SLOPE,
	MCSC_R_TDNR_V_STD_SLOPE_1,
	MCSC_R_TDNR_TEMPORAL_WEIGHTS_COEFFS,
	MCSC_R_TDNR_AUTO_LUT_Y_GAINS,
	MCSC_R_TDNR_Y_OFFSET,
	MCSC_R_TDNR_AUTO_LUT_UV_GAINS,
	MCSC_R_TDNR_UV_OFFSET,
	MCSC_R_TDNR_CONSTANT_LUT_COEFFS,
	MCSC_R_TDNR_CONSTANT_LUT_COEFFS_1,
	MCSC_R_TDNR_TEMPORAL_WEIGHT_REFINE,
	MCSC_R_TDNR_Y_MOTION_FLAG_CONFIG,
	MCSC_R_TDNR_Y_MOTION_FLAG,
	MCSC_R_TDNR_UV_MOTION_FLAG,
	MCSC_R_TDNR_COEF_OFFSET,
	MCSC_R_TDNR_WEIGHT_ENCODER,
	MCSC_R_TDNR_WEIGHT_DECODER,
	MCSC_R_TDNR_SPATIAL_DENOISING_CONFIG,
	MCSC_R_TDNR_SPATIAL_LUMA_GAINS,
	MCSC_R_TDNR_SPATIAL_LUMA_OFFSETS,
	MCSC_R_TDNR_SPATIAL_LUMA_OFFSETS_1,
	MCSC_R_TDNR_SPATIAL_UV_GAINS,
	MCSC_R_TDNR_SPATIAL_UV_OFFSETS,
	MCSC_R_TDNR_SPATIAL_UV_OFFSETS_1,
	MCSC_R_TDNR_ST_BLENDING_TH,
	MCSC_R_TDNR_TEMPORAL_BLEND_THRESHOLDS,
	MCSC_R_TDNR_DIMENSIONS,
	MCSC_R_TDNR_RDMA_START,
	MCSC_R_TDNR_REG_INTERFACE_VER,
	MCSC_R_TDNR_BLOCK_ID_CODE,
	MCSC_R_TDNR_YIC_CTRL,
	MCSC_R_TDNR_YIC_ENC_SIZE,
	MCSC_R_TDNR_YIC_ENC_BINARY_ERROR_TH,
	MCSC_R_TDNR_YIC_DEC_SIZE,
	MCSC_R_WDMA0_IMG_SIZE,
	MCSC_R_WDMA0_STRIDE,
	MCSC_R_WDMA0_10BIT_TYPE,
	MCSC_R_WDMA0_DATA_FORMAT,
	MCSC_R_WDMA0_BASE_ADDR_0,
	MCSC_R_WDMA0_BASE_ADDR_1,
	MCSC_R_WDMA0_BASE_ADDR_2,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1,
	MCSC_R_WDMA0_2BIT_STRIDE,
	MCSC_R_WDMA0_DITHER,
	MCSC_R_WDMA0_SWAP_TABLE,
	MCSC_R_WDMA0_FLIP_CONTROL,
	MCSC_R_WDMA0_CRC_RESULT0,
	MCSC_R_WDMA0_CRC_RESULT1,
	MCSC_R_WDMA0_CRC_RESULT2,
	MCSC_R_WDMA0_CRC_2BIT_RESULT0,
	MCSC_R_WDMA0_CRC_2BIT_RESULT1,
	MCSC_R_WDMA0_RGB_CTRL,
	MCSC_R_WDMA1_IMG_SIZE,
	MCSC_R_WDMA1_STRIDE,
	MCSC_R_WDMA1_10BIT_TYPE,
	MCSC_R_WDMA1_DATA_FORMAT,
	MCSC_R_WDMA1_BASE_ADDR_0,
	MCSC_R_WDMA1_BASE_ADDR_1,
	MCSC_R_WDMA1_BASE_ADDR_2,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1,
	MCSC_R_WDMA1_2BIT_STRIDE,
	MCSC_R_WDMA1_DITHER,
	MCSC_R_WDMA1_SWAP_TABLE,
	MCSC_R_WDMA1_FLIP_CONTROL,
	MCSC_R_WDMA1_CRC_RESULT0,
	MCSC_R_WDMA1_CRC_RESULT1,
	MCSC_R_WDMA1_CRC_RESULT2,
	MCSC_R_WDMA1_CRC_2BIT_RESULT0,
	MCSC_R_WDMA1_CRC_2BIT_RESULT1,
	MCSC_R_WDMA1_RGB_CTRL,
	MCSC_R_WDMA2_IMG_SIZE,
	MCSC_R_WDMA2_STRIDE,
	MCSC_R_WDMA2_10BIT_TYPE,
	MCSC_R_WDMA2_DATA_FORMAT,
	MCSC_R_WDMA2_BASE_ADDR_0,
	MCSC_R_WDMA2_BASE_ADDR_1,
	MCSC_R_WDMA2_BASE_ADDR_2,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1,
	MCSC_R_WDMA2_2BIT_STRIDE,
	MCSC_R_WDMA2_DITHER,
	MCSC_R_WDMA2_SWAP_TABLE,
	MCSC_R_WDMA2_FLIP_CONTROL,
	MCSC_R_WDMA2_CRC_RESULT0,
	MCSC_R_WDMA2_CRC_RESULT1,
	MCSC_R_WDMA2_CRC_RESULT2,
	MCSC_R_WDMA2_CRC_2BIT_RESULT0,
	MCSC_R_WDMA2_CRC_2BIT_RESULT1,
	MCSC_R_WDMA2_RGB_CTRL,
	MCSC_R_WDMADS_IMG_SIZE,
	MCSC_R_WDMADS_STRIDE,
	MCSC_R_WDMADS_DATA_FORMAT,
	MCSC_R_WDMADS_BASE_ADDR_0,
	MCSC_R_WDMADS_BASE_ADDR_1,
	MCSC_R_WDMADS_DITHER,
	MCSC_R_WDMADS_SWAP_TABLE,
	MCSC_R_WDMADS_CRC_RESULT0,
	MCSC_R_WDMADS_CRC_RESULT1,
	MCSC_R_WDMATDNR_IMG_SIZE,
	MCSC_R_WDMATDNR_STRIDE,
	MCSC_R_WDMATDNR_BASE_ADDR_0,
	MCSC_R_WDMATDNR_CRC_RESULT0,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX1,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX2,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX3,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX4,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX5,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX6,
	MCSC_R_WDMA0_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA0_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA0_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_0_IDX7,
	MCSC_R_WDMA0_BASE_ADDR_2BIT_1_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX1,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX2,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX3,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX4,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX5,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX6,
	MCSC_R_WDMA1_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_0_IDX7,
	MCSC_R_WDMA1_BASE_ADDR_2BIT_1_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX1,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX2,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX3,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX4,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX5,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX6,
	MCSC_R_WDMA2_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_1_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_2_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_0_IDX7,
	MCSC_R_WDMA2_BASE_ADDR_2BIT_1_IDX7,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX1,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX1,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX2,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX2,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX3,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX3,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX4,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX4,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX5,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX5,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX6,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX6,
	MCSC_R_WDMADS_BASE_ADDR_0_IDX7,
	MCSC_R_WDMADS_BASE_ADDR_1_IDX7,
	MCSC_R_WDMATDNR_BASE_ADDR_0_IDX1,
	MCSC_R_WDMATDNR_BASE_ADDR_0_IDX2,
	MCSC_R_WDMATDNR_BASE_ADDR_0_IDX3,
	MCSC_R_WDMATDNR_BASE_ADDR_0_IDX4,
	MCSC_R_WDMATDNR_BASE_ADDR_0_IDX5,
	MCSC_R_WDMATDNR_BASE_ADDR_0_IDX6,
	MCSC_R_WDMATDNR_BASE_ADDR_0_IDX7,
	MCSC_R_WDMA_RGB_OFFSET,
	MCSC_R_WDMA_RGB_COEF_0,
	MCSC_R_WDMA_RGB_COEF_1,
	MCSC_R_WDMA_RGB_COEF_2,
	MCSC_R_WDMA_RGB_COEF_3,
	MCSC_R_WDMA_RGB_COEF_4,
	MCSC_R_DMA_CLK_GATE_DISABLE,
	MCSC_R_WDMA_SRAM_BASE_0,
	MCSC_R_WDMA_SRAM_BASE_DS,
	MCSC_R_RDMAOTF_IMG_SIZE,
	MCSC_R_RDMAOTF_STRIDE,
	MCSC_R_RDMAOTF_10BIT_TYPE,
	MCSC_R_RDMAOTF_DATA_FORMAT,
	MCSC_R_RDMAOTF_BASE_ADDR_0,
	MCSC_R_RDMAOTF_BASE_ADDR_1,
	MCSC_R_RDMAOTF_BASE_ADDR_2,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1,
	MCSC_R_RDMAOTF_2BIT_STRIDE,
	MCSC_R_RDMAOTF_DITHER,
	MCSC_R_RDMAOTF_SWAP_TABLE,
	MCSC_R_RDMATDNR_IMG_SIZE,
	MCSC_R_RDMATDNR_STRIDE,
	MCSC_R_RDMATDNR_BASE_ADDR_0,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX1,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX2,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX3,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX4,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX5,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX6,
	MCSC_R_RDMAOTF_BASE_ADDR_0_IDX7,
	MCSC_R_RDMAOTF_BASE_ADDR_1_IDX7,
	MCSC_R_RDMAOTF_BASE_ADDR_2_IDX7,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_0_IDX7,
	MCSC_R_RDMAOTF_BASE_ADDR_2BIT_1_IDX7,
	MCSC_R_RDMATDNR_BASE_ADDR_0_IDX1,
	MCSC_R_RDMATDNR_BASE_ADDR_0_IDX2,
	MCSC_R_RDMATDNR_BASE_ADDR_0_IDX3,
	MCSC_R_RDMATDNR_BASE_ADDR_0_IDX4,
	MCSC_R_RDMATDNR_BASE_ADDR_0_IDX5,
	MCSC_R_RDMATDNR_BASE_ADDR_0_IDX6,
	MCSC_R_RDMATDNR_BASE_ADDR_0_IDX7,
	MCSC_REG_CNT
};

static const struct fimc_is_reg mcsc_regs[MCSC_REG_CNT] = {
	{0x0000, "SC_RESET_CTRL_GLOBAL"},
	{0x0004, "APB_CLK_GATE_CTRL"},
	{0x000C, "OTF_OUT_PATH_CTRL"},
	{0x0010, "SCALER_RESET_STATUS"},
	{0x0014, "SCALER_RUNNING_STATUS"},
	{0x0018, "DMA_RUNNING_STATUS"},
	{0x001C, "SCALER_VERSION"},
	{0x0020, "SCALER_FAST_MODE_CTRL"},
	{0x0024, "SCALER_FAST_MODE_STATUS"},
	{0x0100, "SCALER_ENABLE"},
	{0x0104, "SCALER_INPUT_TYPE"},
	{0x0108, "SCALER_INPUT_IMG_SIZE"},
	{0x010C, "SCALER_CLK_GATE"},
	{0x0110, "SCALER_INPUT_STATUS"},
	{0x0120, "SCALER_INTERRUPT"},
	{0x0124, "SCALER_INTERRUPT_MASK"},
	{0x0128, "SCALER_RDMA_START"},
	{0x0130, "SHADOW_REG_CTRL"},
	{0x0134, "SHADOW_MEM_RD_CTRL"},
	{0x0138, "SHADOW_MEM_RD_SFR_ADDR"},
	{0x013C, "SHADOW_MEM_RD_SFR_DATA"},
	{0x0300, "SC0_CTRL"},
	{0x0304, "SC0_SRC_POS"},
	{0x0308, "SC0_SRC_SIZE"},
	{0x030C, "SC0_DST_SIZE"},
	{0x0310, "SC0_H_RATIO"},
	{0x0314, "SC0_V_RATIO"},
	{0x0318, "SC0_H_INIT_PHASE_OFFSET"},
	{0x031C, "SC0_V_INIT_PHASE_OFFSET"},
	{0x0320, "SC0_ROUND_MODE"},
	{0x0324, "SC0_V_COEFF_0AB"},
	{0x0328, "SC0_V_COEFF_0CD"},
	{0x032C, "SC0_V_COEFF_1AB"},
	{0x0330, "SC0_V_COEFF_1CD"},
	{0x0334, "SC0_V_COEFF_2AB"},
	{0x0338, "SC0_V_COEFF_2CD"},
	{0x033C, "SC0_V_COEFF_3AB"},
	{0x0340, "SC0_V_COEFF_3CD"},
	{0x0344, "SC0_V_COEFF_4AB"},
	{0x0348, "SC0_V_COEFF_4CD"},
	{0x034C, "SC0_V_COEFF_5AB"},
	{0x0350, "SC0_V_COEFF_5CD"},
	{0x0354, "SC0_V_COEFF_6AB"},
	{0x0358, "SC0_V_COEFF_6CD"},
	{0x035C, "SC0_V_COEFF_7AB"},
	{0x0360, "SC0_V_COEFF_7CD"},
	{0x0364, "SC0_V_COEFF_8AB"},
	{0x0368, "SC0_V_COEFF_8CD"},
	{0x036C, "SC0_H_COEFF_0AB"},
	{0x0370, "SC0_H_COEFF_0CD"},
	{0x0374, "SC0_H_COEFF_0EF"},
	{0x0378, "SC0_H_COEFF_0GH"},
	{0x037C, "SC0_H_COEFF_1AB"},
	{0x0380, "SC0_H_COEFF_1CD"},
	{0x0384, "SC0_H_COEFF_1EF"},
	{0x0388, "SC0_H_COEFF_1GH"},
	{0x038C, "SC0_H_COEFF_2AB"},
	{0x0390, "SC0_H_COEFF_2CD"},
	{0x0394, "SC0_H_COEFF_2EF"},
	{0x0398, "SC0_H_COEFF_2GH"},
	{0x039C, "SC0_H_COEFF_3AB"},
	{0x03A0, "SC0_H_COEFF_3CD"},
	{0x03A4, "SC0_H_COEFF_3EF"},
	{0x03A8, "SC0_H_COEFF_3GH"},
	{0x03AC, "SC0_H_COEFF_4AB"},
	{0x03B0, "SC0_H_COEFF_4CD"},
	{0x03B4, "SC0_H_COEFF_4EF"},
	{0x03B8, "SC0_H_COEFF_4GH"},
	{0x03BC, "SC0_H_COEFF_5AB"},
	{0x03C0, "SC0_H_COEFF_5CD"},
	{0x03C4, "SC0_H_COEFF_5EF"},
	{0x03C8, "SC0_H_COEFF_5GH"},
	{0x03CC, "SC0_H_COEFF_6AB"},
	{0x03D0, "SC0_H_COEFF_6CD"},
	{0x03D4, "SC0_H_COEFF_6EF"},
	{0x03D8, "SC0_H_COEFF_6GH"},
	{0x03DC, "SC0_H_COEFF_7AB"},
	{0x03E0, "SC0_H_COEFF_7CD"},
	{0x03E4, "SC0_H_COEFF_7EF"},
	{0x03E8, "SC0_H_COEFF_7GH"},
	{0x03EC, "SC0_H_COEFF_8AB"},
	{0x03F0, "SC0_H_COEFF_8CD"},
	{0x03F4, "SC0_H_COEFF_8EF"},
	{0x03F8, "SC0_H_COEFF_8GH"},
	{0x0400, "SC1_CTRL"},
	{0x0404, "SC1_SRC_POS"},
	{0x0408, "SC1_SRC_SIZE"},
	{0x040C, "SC1_DST_SIZE"},
	{0x0410, "SC1_H_RATIO"},
	{0x0414, "SC1_V_RATIO"},
	{0x0418, "SC1_H_INIT_PHASE_OFFSET"},
	{0x041C, "SC1_V_INIT_PHASE_OFFSET"},
	{0x0420, "SC1_ROUND_MODE"},
	{0x0424, "SC1_V_COEFF_0AB"},
	{0x0428, "SC1_V_COEFF_0CD"},
	{0x042C, "SC1_V_COEFF_1AB"},
	{0x0430, "SC1_V_COEFF_1CD"},
	{0x0434, "SC1_V_COEFF_2AB"},
	{0x0438, "SC1_V_COEFF_2CD"},
	{0x043C, "SC1_V_COEFF_3AB"},
	{0x0440, "SC1_V_COEFF_3CD"},
	{0x0444, "SC1_V_COEFF_4AB"},
	{0x0448, "SC1_V_COEFF_4CD"},
	{0x044C, "SC1_V_COEFF_5AB"},
	{0x0450, "SC1_V_COEFF_5CD"},
	{0x0454, "SC1_V_COEFF_6AB"},
	{0x0458, "SC1_V_COEFF_6CD"},
	{0x045C, "SC1_V_COEFF_7AB"},
	{0x0460, "SC1_V_COEFF_7CD"},
	{0x0464, "SC1_V_COEFF_8AB"},
	{0x0468, "SC1_V_COEFF_8CD"},
	{0x046C, "SC1_H_COEFF_0AB"},
	{0x0470, "SC1_H_COEFF_0CD"},
	{0x0474, "SC1_H_COEFF_0EF"},
	{0x0478, "SC1_H_COEFF_0GH"},
	{0x047C, "SC1_H_COEFF_1AB"},
	{0x0480, "SC1_H_COEFF_1CD"},
	{0x0484, "SC1_H_COEFF_1EF"},
	{0x0488, "SC1_H_COEFF_1GH"},
	{0x048C, "SC1_H_COEFF_2AB"},
	{0x0490, "SC1_H_COEFF_2CD"},
	{0x0494, "SC1_H_COEFF_2EF"},
	{0x0498, "SC1_H_COEFF_2GH"},
	{0x049C, "SC1_H_COEFF_3AB"},
	{0x04A0, "SC1_H_COEFF_3CD"},
	{0x04A4, "SC1_H_COEFF_3EF"},
	{0x04A8, "SC1_H_COEFF_3GH"},
	{0x04AC, "SC1_H_COEFF_4AB"},
	{0x04B0, "SC1_H_COEFF_4CD"},
	{0x04B4, "SC1_H_COEFF_4EF"},
	{0x04B8, "SC1_H_COEFF_4GH"},
	{0x04BC, "SC1_H_COEFF_5AB"},
	{0x04C0, "SC1_H_COEFF_5CD"},
	{0x04C4, "SC1_H_COEFF_5EF"},
	{0x04C8, "SC1_H_COEFF_5GH"},
	{0x04CC, "SC1_H_COEFF_6AB"},
	{0x04D0, "SC1_H_COEFF_6CD"},
	{0x04D4, "SC1_H_COEFF_6EF"},
	{0x04D8, "SC1_H_COEFF_6GH"},
	{0x04DC, "SC1_H_COEFF_7AB"},
	{0x04E0, "SC1_H_COEFF_7CD"},
	{0x04E4, "SC1_H_COEFF_7EF"},
	{0x04E8, "SC1_H_COEFF_7GH"},
	{0x04EC, "SC1_H_COEFF_8AB"},
	{0x04F0, "SC1_H_COEFF_8CD"},
	{0x04F4, "SC1_H_COEFF_8EF"},
	{0x04F8, "SC1_H_COEFF_8GH"},
	{0x0500, "SC2_CTRL"},
	{0x0504, "SC2_SRC_POS"},
	{0x0508, "SC2_SRC_SIZE"},
	{0x050C, "SC2_DST_SIZE"},
	{0x0510, "SC2_H_RATIO"},
	{0x0514, "SC2_V_RATIO"},
	{0x0518, "SC2_H_INIT_PHASE_OFFSET"},
	{0x051C, "SC2_V_INIT_PHASE_OFFSET"},
	{0x0520, "SC2_ROUND_MODE"},
	{0x0524, "SC2_V_COEFF_0AB"},
	{0x0528, "SC2_V_COEFF_0CD"},
	{0x052C, "SC2_V_COEFF_1AB"},
	{0x0530, "SC2_V_COEFF_1CD"},
	{0x0534, "SC2_V_COEFF_2AB"},
	{0x0538, "SC2_V_COEFF_2CD"},
	{0x053C, "SC2_V_COEFF_3AB"},
	{0x0540, "SC2_V_COEFF_3CD"},
	{0x0544, "SC2_V_COEFF_4AB"},
	{0x0548, "SC2_V_COEFF_4CD"},
	{0x054C, "SC2_V_COEFF_5AB"},
	{0x0550, "SC2_V_COEFF_5CD"},
	{0x0554, "SC2_V_COEFF_6AB"},
	{0x0558, "SC2_V_COEFF_6CD"},
	{0x055C, "SC2_V_COEFF_7AB"},
	{0x0560, "SC2_V_COEFF_7CD"},
	{0x0564, "SC2_V_COEFF_8AB"},
	{0x0568, "SC2_V_COEFF_8CD"},
	{0x056C, "SC2_H_COEFF_0AB"},
	{0x0570, "SC2_H_COEFF_0CD"},
	{0x0574, "SC2_H_COEFF_0EF"},
	{0x0578, "SC2_H_COEFF_0GH"},
	{0x057C, "SC2_H_COEFF_1AB"},
	{0x0580, "SC2_H_COEFF_1CD"},
	{0x0584, "SC2_H_COEFF_1EF"},
	{0x0588, "SC2_H_COEFF_1GH"},
	{0x058C, "SC2_H_COEFF_2AB"},
	{0x0590, "SC2_H_COEFF_2CD"},
	{0x0594, "SC2_H_COEFF_2EF"},
	{0x0598, "SC2_H_COEFF_2GH"},
	{0x059C, "SC2_H_COEFF_3AB"},
	{0x05A0, "SC2_H_COEFF_3CD"},
	{0x05A4, "SC2_H_COEFF_3EF"},
	{0x05A8, "SC2_H_COEFF_3GH"},
	{0x05AC, "SC2_H_COEFF_4AB"},
	{0x05B0, "SC2_H_COEFF_4CD"},
	{0x05B4, "SC2_H_COEFF_4EF"},
	{0x05B8, "SC2_H_COEFF_4GH"},
	{0x05BC, "SC2_H_COEFF_5AB"},
	{0x05C0, "SC2_H_COEFF_5CD"},
	{0x05C4, "SC2_H_COEFF_5EF"},
	{0x05C8, "SC2_H_COEFF_5GH"},
	{0x05CC, "SC2_H_COEFF_6AB"},
	{0x05D0, "SC2_H_COEFF_6CD"},
	{0x05D4, "SC2_H_COEFF_6EF"},
	{0x05D8, "SC2_H_COEFF_6GH"},
	{0x05DC, "SC2_H_COEFF_7AB"},
	{0x05E0, "SC2_H_COEFF_7CD"},
	{0x05E4, "SC2_H_COEFF_7EF"},
	{0x05E8, "SC2_H_COEFF_7GH"},
	{0x05EC, "SC2_H_COEFF_8AB"},
	{0x05F0, "SC2_H_COEFF_8CD"},
	{0x05F4, "SC2_H_COEFF_8EF"},
	{0x05F8, "SC2_H_COEFF_8GH"},
	{0x0800, "PC0_CTRL"},
	{0x0804, "PC0_IMG_SIZE"},
	{0x0808, "PC0_DST_SIZE"},
	{0x080C, "PC0_H_RATIO"},
	{0x0810, "PC0_V_RATIO"},
	{0x0814, "PC0_H_INIT_PHASE_OFFSET"},
	{0x0818, "PC0_V_INIT_PHASE_OFFSET"},
	{0x081C, "PC0_ROUND_MODE"},
	{0x0820, "PC0_COEFF_CTRL"},
	{0x0840, "PC0_CONV420_CTRL"},
	{0x0844, "PC0_CONV420_WEIGHT"},
	{0x0848, "PC0_BCHS_CTRL"},
	{0x084C, "PC0_BCHS_BC"},
	{0x0850, "PC0_BCHS_HS1"},
	{0x0854, "PC0_BCHS_HS2"},
	{0x0858, "PC0_BCHS_CLAMP_Y"},
	{0x085C, "PC0_BCHS_CLAMP_C"},
	{0x0864, "PC0_DMA_OUT_CTRL"},
	{0x0900, "PC1_CTRL"},
	{0x0904, "PC1_IMG_SIZE"},
	{0x0908, "PC1_DST_SIZE"},
	{0x090C, "PC1_H_RATIO"},
	{0x0910, "PC1_V_RATIO"},
	{0x0914, "PC1_H_INIT_PHASE_OFFSET"},
	{0x0918, "PC1_V_INIT_PHASE_OFFSET"},
	{0x091C, "PC1_ROUND_MODE"},
	{0x0920, "PC1_COEFF_CTRL"},
	{0x0940, "PC1_CONV420_CTRL"},
	{0x0944, "PC1_CONV420_WEIGHT"},
	{0x0948, "PC1_BCHS_CTRL"},
	{0x094C, "PC1_BCHS_BC"},
	{0x0950, "PC1_BCHS_HS1"},
	{0x0954, "PC1_BCHS_HS2"},
	{0x0958, "PC1_BCHS_CLAMP_Y"},
	{0x095C, "PC1_BCHS_CLAMP_C"},
	{0x0964, "PC1_DMA_OUT_CTRL"},
	{0x0A00, "PC2_CTRL"},
	{0x0A04, "PC2_IMG_SIZE"},
	{0x0A08, "PC2_DST_SIZE"},
	{0x0A0C, "PC2_H_RATIO"},
	{0x0A10, "PC2_V_RATIO"},
	{0x0A14, "PC2_H_INIT_PHASE_OFFSET"},
	{0x0A18, "PC2_V_INIT_PHASE_OFFSET"},
	{0x0A1C, "PC2_ROUND_MODE"},
	{0x0A20, "PC2_COEFF_CTRL"},
	{0x0A40, "PC2_CONV420_CTRL"},
	{0x0A44, "PC2_CONV420_WEIGHT"},
	{0x0A48, "PC2_BCHS_CTRL"},
	{0x0A4C, "PC2_BCHS_BC"},
	{0x0A50, "PC2_BCHS_HS1"},
	{0x0A54, "PC2_BCHS_HS2"},
	{0x0A58, "PC2_BCHS_CLAMP_Y"},
	{0x0A5C, "PC2_BCHS_CLAMP_C"},
	{0x0A64, "PC2_DMA_OUT_CTRL"},
	{0x0D00, "DS_CTRL"},
	{0x0D04, "DS_IMG_SIZE"},
	{0x0D08, "DS_CROP_POS"},
	{0x0D0C, "DS_SRC_SIZE"},
	{0x0D10, "DS_DST_SIZE"},
	{0x0D14, "DS_H_RATIO"},
	{0x0D18, "DS_V_RATIO"},
	{0x0D1C, "DS_H_INIT_PHASE_OFFSET"},
	{0x0D20, "DS_V_INIT_PHASE_OFFSET"},
	{0x0D24, "DS_GAMMA_EN"},
	{0x0D28, "DS_GAMMA_TBL_01"},
	{0x0D2C, "DS_GAMMA_TBL_23"},
	{0x0D30, "DS_GAMMA_TBL_45"},
	{0x0D34, "DS_GAMMA_TBL_67"},
	{0x0D38, "DS_GAMMA_TBL_89"},
	{0x0D3C, "DS_GAMMA_TBL_AB"},
	{0x0D40, "DS_GAMMA_TBL_CD"},
	{0x0D44, "DS_GAMMA_TBL_EF"},
	{0x0D64, "DS_DMA_OUT_CTRL"},
	{0x1000, "HWFC_SWRESET"},
	{0x1004, "HWFC_MODE"},
	{0x1008, "HWFC_REGION_IDX_BIN"},
	{0x100C, "HWFC_REGION_IDX_GRAY"},
	{0x1010, "HWFC_CURR_REGION"},
	{0x1014, "HWFC_CONFIG_IMAGE_A"},
	{0x1018, "HWFC_TOTAL_IMAGE_BYTE0_A"},
	{0x101C, "HWFC_TOTAL_WIDTH_BYTE0_A"},
	{0x1020, "HWFC_TOTAL_IMAGE_BYTE1_A"},
	{0x1024, "HWFC_TOTAL_WIDTH_BYTE1_A"},
	{0x1028, "HWFC_TOTAL_IMAGE_BYTE2_A"},
	{0x102C, "HWFC_TOTAL_WIDTH_BYTE2_A"},
	{0x1030, "HWFC_CONFIG_IMAGE_B"},
	{0x1034, "HWFC_TOTAL_IMAGE_BYTE0_B"},
	{0x1038, "HWFC_TOTAL_WIDTH_BYTE0_B"},
	{0x103C, "HWFC_TOTAL_IMAGE_BYTE1_B"},
	{0x1040, "HWFC_TOTAL_WIDTH_BYTE1_B"},
	{0x1044, "HWFC_TOTAL_IMAGE_BYTE2_B"},
	{0x1048, "HWFC_TOTAL_WIDTH_BYTE2_B"},
	{0x1050, "HWFC_INDEX_RESET"},
	{0x1054, "HWFC_ENABLE_AUTO_CLEAR"},
	{0x1100, "TDNR_MODE_SELECTION"},
	{0x1104, "TDNR_TEMPORAL_WEIGHTS_CALCULATION_CONFIG"},
	{0x1108, "TDNR_X_GRID_Y"},
	{0x110C, "TDNR_X_GRID_Y_1"},
	{0x1110, "TDNR_Y_STD_OFFSET"},
	{0x1114, "TDNR_Y_STD_SLOPE"},
	{0x1118, "TDNR_Y_STD_SLOPE_1"},
	{0x111C, "TDNR_X_GRID_U"},
	{0x1120, "TDNR_X_GRID_U_1"},
	{0x1124, "TDNR_U_STD_OFFSET"},
	{0x1128, "TDNR_U_STD_SLOPE"},
	{0x112C, "TDNR_U_STD_SLOPE_1"},
	{0x1130, "TDNR_X_GRID_V"},
	{0x1134, "TDNR_X_GRID_V_1"},
	{0x1138, "TDNR_V_STD_OFFSET"},
	{0x113C, "TDNR_V_STD_SLOPE"},
	{0x1140, "TDNR_V_STD_SLOPE_1"},
	{0x1144, "TDNR_TEMPORAL_WIEGHTS_COEFFS"},
	{0x1148, "TDNR_AUTO_LUT_Y_GAINS"},
	{0x114C, "TDNR_Y_OFFSET"},
	{0x1150, "TDNR_AUTO_LUT_UV_GAINS"},
	{0x1154, "TDNR_UV_OFFSET"},
	{0x1158, "TDNR_CONSTANT_LUT_COEFFS"},
	{0x115C, "TDNR_CONSTANT_LUT_COEFFS_1"},
	{0x1160, "TDNR_TEMPORAL_WEIGHT_REFINE"},
	{0x1164, "TDNR_Y_MOTION_FLAG_CONFIG"},
	{0x1168, "TDNR_Y_MOTION_FLAG"},
	{0x116C, "TDNR_UV_MOTION_FLAG"},
	{0x1170, "TDNR_COEF_OFFSET"},
	{0x1174, "TDNR_WEIGHT_ENCODER"},
	{0x1178, "TDNR_WEIGHT_DECODER"},
	{0x117C, "TDNR_SPATIAL_DENOISING_CONFIG"},
	{0x1180, "TDNR_SPATIAL_LUMA_GAINS"},
	{0x1184, "TDNR_SPATIAL_LUMA_OFFSETS"},
	{0x1188, "TDNR_SPATIAL_LUMA_OFFSETS_1"},
	{0x118C, "TDNR_SPATIAL_UV_GAINS"},
	{0x1190, "TDNR_SPATIAL_UV_OFFSETS"},
	{0x1194, "TDNR_SPATIAL_UV_OFFSETS_1"},
	{0x1198, "TDNR_ST_BLENDING_TH"},
	{0x119C, "TDNR_TEMPORAL_BLEND_THRESHOLDS"},
	{0x11A0, "TDNR_DIMENSIONS"},
	{0x11A4, "TDNR_RDMA_START"},
	{0x11F4, "TDNR_REG_INTERFACE_VER"},
	{0x11F8, "TDNR_BLOCK_ID_CODE"},
	{0x1200, "TDNR_YIC_CTRL"},
	{0x1204, "TDNR_YIC_ENC_SIZE"},
	{0x1208, "TDNR_YIC_ENC_BINARY_ERROR_TH"},
	{0x120C, "TDNR_YIC_DEC_SIZE"},
	{0x2000, "WDMA0_IMG_SIZE"},
	{0x2004, "WDMA0_STRIDE"},
	{0x2008, "WDMA0_10BIT_TYPE"},
	{0x200C, "WDMA0_DATA_FORMAT"},
	{0x2010, "WDMA0_BASE_ADDR_0"},
	{0x2014, "WDMA0_BASE_ADDR_1"},
	{0x2018, "WDMA0_BASE_ADDR_2"},
	{0x201C, "WDMA0_BASE_ADDR_2BIT_0"},
	{0x2020, "WDMA0_BASE_ADDR_2BIT_1"},
	{0x2024, "WDMA0_2BIT_STRIDE"},
	{0x2028, "WDMA0_DITHER"},
	{0x202C, "WDMA0_SWAP_TABLE"},
	{0x2030, "WDMA0_FLIP_CONTROL"},
	{0x2034, "WDMA0_CRC_RESULT0"},
	{0x2038, "WDMA0_CRC_RESULT1"},
	{0x203C, "WDMA0_CRC_RESULT2"},
	{0x2040, "WDMA0_CRC_2BIT_RESULT0"},
	{0x2044, "WDMA0_CRC_2BIT_RESULT1"},
	{0x2048, "WDMA0_RGB_CTRL"},
	{0x2100, "WDMA1_IMG_SIZE"},
	{0x2104, "WDMA1_STRIDE"},
	{0x2108, "WDMA1_10BIT_TYPE"},
	{0x210C, "WDMA1_DATA_FORMAT"},
	{0x2110, "WDMA1_BASE_ADDR_0"},
	{0x2114, "WDMA1_BASE_ADDR_1"},
	{0x2118, "WDMA1_BASE_ADDR_2"},
	{0x211C, "WDMA1_BASE_ADDR_2BIT_0"},
	{0x2120, "WDMA1_BASE_ADDR_2BIT_1"},
	{0x2124, "WDMA1_2BIT_STRIDE"},
	{0x2128, "WDMA1_DITHER"},
	{0x212C, "WDMA1_SWAP_TABLE"},
	{0x2130, "WDMA1_FLIP_CONTROL"},
	{0x2134, "WDMA1_CRC_RESULT0"},
	{0x2138, "WDMA1_CRC_RESULT1"},
	{0x213C, "WDMA1_CRC_RESULT2"},
	{0x2140, "WDMA1_CRC_2BIT_RESULT0"},
	{0x2144, "WDMA1_CRC_2BIT_RESULT1"},
	{0x2148, "WDMA1_RGB_CTRL"},
	{0x2200, "WDMA2_IMG_SIZE"},
	{0x2204, "WDMA2_STRIDE"},
	{0x2208, "WDMA2_10BIT_TYPE"},
	{0x220C, "WDMA2_DATA_FORMAT"},
	{0x2210, "WDMA2_BASE_ADDR_0"},
	{0x2214, "WDMA2_BASE_ADDR_1"},
	{0x2218, "WDMA2_BASE_ADDR_2"},
	{0x221C, "WDMA2_BASE_ADDR_2BIT_0"},
	{0x2220, "WDMA2_BASE_ADDR_2BIT_1"},
	{0x2224, "WDMA2_2BIT_STRIDE"},
	{0x2228, "WDMA2_DITHER"},
	{0x222C, "WDMA2_SWAP_TABLE"},
	{0x2230, "WDMA2_FLIP_CONTROL"},
	{0x2234, "WDMA2_CRC_RESULT0"},
	{0x2238, "WDMA2_CRC_RESULT1"},
	{0x223C, "WDMA2_CRC_RESULT2"},
	{0x2240, "WDMA2_CRC_2BIT_RESULT0"},
	{0x2244, "WDMA2_CRC_2BIT_RESULT1"},
	{0x2248, "WDMA2_RGB_CTRL"},
	{0x2500, "WDMADS_IMG_SIZE"},
	{0x2504, "WDMADS_STRIDE"},
	{0x250C, "WDMADS_DATA_FORMAT"},
	{0x2510, "WDMADS_BASE_ADDR_0"},
	{0x2514, "WDMADS_BASE_ADDR_1"},
	{0x2528, "WDMADS_DITHER"},
	{0x252C, "WDMADS_SWAP_TABLE"},
	{0x2534, "WDMADS_CRC_RESULT0"},
	{0x2538, "WDMADS_CRC_RESULT1"},
	{0x2600, "WDMATDNR_IMG_SIZE"},
	{0x2604, "WDMATDNR_STRIDE"},
	{0x2610, "WDMATDNR_BASE_ADDR_0"},
	{0x2634, "WDMATDNR_CRC_RESULT0"},
	{0x2720, "WDMA0_BASE_ADDR_0_IDX1"},
	{0x2724, "WDMA0_BASE_ADDR_1_IDX1"},
	{0x2728, "WDMA0_BASE_ADDR_2_IDX1"},
	{0x272C, "WDMA0_BASE_ADDR_2BIT_0_IDX1"},
	{0x2730, "WDMA0_BASE_ADDR_2BIT_1_IDX1"},
	{0x2740, "WDMA0_BASE_ADDR_0_IDX2"},
	{0x2744, "WDMA0_BASE_ADDR_1_IDX2"},
	{0x2748, "WDMA0_BASE_ADDR_2_IDX2"},
	{0x274C, "WDMA0_BASE_ADDR_2BIT_0_IDX2"},
	{0x2750, "WDMA0_BASE_ADDR_2BIT_1_IDX2"},
	{0x2760, "WDMA0_BASE_ADDR_0_IDX3"},
	{0x2764, "WDMA0_BASE_ADDR_1_IDX3"},
	{0x2768, "WDMA0_BASE_ADDR_2_IDX3"},
	{0x276C, "WDMA0_BASE_ADDR_2BIT_0_IDX3"},
	{0x2770, "WDMA0_BASE_ADDR_2BIT_1_IDX3"},
	{0x2780, "WDMA0_BASE_ADDR_0_IDX4"},
	{0x2784, "WDMA0_BASE_ADDR_1_IDX4"},
	{0x2788, "WDMA0_BASE_ADDR_2_IDX4"},
	{0x278C, "WDMA0_BASE_ADDR_2BIT_0_IDX4"},
	{0x2790, "WDMA0_BASE_ADDR_2BIT_1_IDX4"},
	{0x27A0, "WDMA0_BASE_ADDR_0_IDX5"},
	{0x27A4, "WDMA0_BASE_ADDR_1_IDX5"},
	{0x27A8, "WDMA0_BASE_ADDR_2_IDX5"},
	{0x27AC, "WDMA0_BASE_ADDR_2BIT_0_IDX5"},
	{0x27B0, "WDMA0_BASE_ADDR_2BIT_1_IDX5"},
	{0x27C0, "WDMA0_BASE_ADDR_0_IDX6"},
	{0x27C4, "WDMA0_BASE_ADDR_1_IDX6"},
	{0x27C8, "WDMA0_BASE_ADDR_2_IDX6"},
	{0x27CC, "WDMA0_BASE_ADDR_2BIT_0_IDX6"},
	{0x27D0, "WDMA0_BASE_ADDR_2BIT_1_IDX6"},
	{0x27E0, "WDMA0_BASE_ADDR_0_IDX7"},
	{0x27E4, "WDMA0_BASE_ADDR_1_IDX7"},
	{0x27E8, "WDMA0_BASE_ADDR_2_IDX7"},
	{0x27EC, "WDMA0_BASE_ADDR_2BIT_0_IDX7"},
	{0x27F0, "WDMA0_BASE_ADDR_2BIT_1_IDX7"},
	{0x2820, "WDMA1_BASE_ADDR_0_IDX1"},
	{0x2824, "WDMA1_BASE_ADDR_1_IDX1"},
	{0x2828, "WDMA1_BASE_ADDR_2_IDX1"},
	{0x282C, "WDMA1_BASE_ADDR_2BIT_0_IDX1"},
	{0x2830, "WDMA1_BASE_ADDR_2BIT_1_IDX1"},
	{0x2840, "WDMA1_BASE_ADDR_0_IDX2"},
	{0x2844, "WDMA1_BASE_ADDR_1_IDX2"},
	{0x2848, "WDMA1_BASE_ADDR_2_IDX2"},
	{0x284C, "WDMA1_BASE_ADDR_2BIT_0_IDX2"},
	{0x2850, "WDMA1_BASE_ADDR_2BIT_1_IDX2"},
	{0x2860, "WDMA1_BASE_ADDR_0_IDX3"},
	{0x2864, "WDMA1_BASE_ADDR_1_IDX3"},
	{0x2868, "WDMA1_BASE_ADDR_2_IDX3"},
	{0x286C, "WDMA1_BASE_ADDR_2BIT_0_IDX3"},
	{0x2870, "WDMA1_BASE_ADDR_2BIT_1_IDX3"},
	{0x2880, "WDMA1_BASE_ADDR_0_IDX4"},
	{0x2884, "WDMA1_BASE_ADDR_1_IDX4"},
	{0x2888, "WDMA1_BASE_ADDR_2_IDX4"},
	{0x288C, "WDMA1_BASE_ADDR_2BIT_0_IDX4"},
	{0x2890, "WDMA1_BASE_ADDR_2BIT_1_IDX4"},
	{0x28A0, "WDMA1_BASE_ADDR_0_IDX5"},
	{0x28A4, "WDMA1_BASE_ADDR_1_IDX5"},
	{0x28A8, "WDMA1_BASE_ADDR_2_IDX5"},
	{0x28AC, "WDMA1_BASE_ADDR_2BIT_0_IDX5"},
	{0x28B0, "WDMA1_BASE_ADDR_2BIT_1_IDX5"},
	{0x28C0, "WDMA1_BASE_ADDR_0_IDX6"},
	{0x28C4, "WDMA1_BASE_ADDR_1_IDX6"},
	{0x28C8, "WDMA1_BASE_ADDR_2_IDX6"},
	{0x28CC, "WDMA1_BASE_ADDR_2BIT_0_IDX6"},
	{0x28D0, "WDMA1_BASE_ADDR_2BIT_1_IDX6"},
	{0x28E0, "WDMA1_BASE_ADDR_0_IDX7"},
	{0x28E4, "WDMA1_BASE_ADDR_1_IDX7"},
	{0x28E8, "WDMA1_BASE_ADDR_2_IDX7"},
	{0x28EC, "WDMA1_BASE_ADDR_2BIT_0_IDX7"},
	{0x28F0, "WDMA1_BASE_ADDR_2BIT_1_IDX7"},
	{0x2920, "WDMA2_BASE_ADDR_0_IDX1"},
	{0x2924, "WDMA2_BASE_ADDR_1_IDX1"},
	{0x2928, "WDMA2_BASE_ADDR_2_IDX1"},
	{0x292C, "WDMA2_BASE_ADDR_2BIT_0_IDX1"},
	{0x2930, "WDMA2_BASE_ADDR_2BIT_1_IDX1"},
	{0x2940, "WDMA2_BASE_ADDR_0_IDX2"},
	{0x2944, "WDMA2_BASE_ADDR_1_IDX2"},
	{0x2948, "WDMA2_BASE_ADDR_2_IDX2"},
	{0x294C, "WDMA2_BASE_ADDR_2BIT_0_IDX2"},
	{0x2950, "WDMA2_BASE_ADDR_2BIT_1_IDX2"},
	{0x2960, "WDMA2_BASE_ADDR_0_IDX3"},
	{0x2964, "WDMA2_BASE_ADDR_1_IDX3"},
	{0x2968, "WDMA2_BASE_ADDR_2_IDX3"},
	{0x296C, "WDMA2_BASE_ADDR_2BIT_0_IDX3"},
	{0x2970, "WDMA2_BASE_ADDR_2BIT_1_IDX3"},
	{0x2980, "WDMA2_BASE_ADDR_0_IDX4"},
	{0x2984, "WDMA2_BASE_ADDR_1_IDX4"},
	{0x2988, "WDMA2_BASE_ADDR_2_IDX4"},
	{0x298C, "WDMA2_BASE_ADDR_2BIT_0_IDX4"},
	{0x2990, "WDMA2_BASE_ADDR_2BIT_1_IDX4"},
	{0x29A0, "WDMA2_BASE_ADDR_0_IDX5"},
	{0x29A4, "WDMA2_BASE_ADDR_1_IDX5"},
	{0x29A8, "WDMA2_BASE_ADDR_2_IDX5"},
	{0x29AC, "WDMA2_BASE_ADDR_2BIT_0_IDX5"},
	{0x29B0, "WDMA2_BASE_ADDR_2BIT_1_IDX5"},
	{0x29C0, "WDMA2_BASE_ADDR_0_IDX6"},
	{0x29C4, "WDMA2_BASE_ADDR_1_IDX6"},
	{0x29C8, "WDMA2_BASE_ADDR_2_IDX6"},
	{0x29CC, "WDMA2_BASE_ADDR_2BIT_0_IDX6"},
	{0x29D0, "WDMA2_BASE_ADDR_2BIT_1_IDX6"},
	{0x29E0, "WDMA2_BASE_ADDR_0_IDX7"},
	{0x29E4, "WDMA2_BASE_ADDR_1_IDX7"},
	{0x29E8, "WDMA2_BASE_ADDR_2_IDX7"},
	{0x29EC, "WDMA2_BASE_ADDR_2BIT_0_IDX7"},
	{0x29F0, "WDMA2_BASE_ADDR_2BIT_1_IDX7"},
	{0x2C20, "WDMADS_BASE_ADDR_0_IDX1"},
	{0x2C24, "WDMADS_BASE_ADDR_1_IDX1"},
	{0x2C40, "WDMADS_BASE_ADDR_0_IDX2"},
	{0x2C44, "WDMADS_BASE_ADDR_1_IDX2"},
	{0x2C60, "WDMADS_BASE_ADDR_0_IDX3"},
	{0x2C64, "WDMADS_BASE_ADDR_1_IDX3"},
	{0x2C80, "WDMADS_BASE_ADDR_0_IDX4"},
	{0x2C84, "WDMADS_BASE_ADDR_1_IDX4"},
	{0x2CA0, "WDMADS_BASE_ADDR_0_IDX5"},
	{0x2CA4, "WDMADS_BASE_ADDR_1_IDX5"},
	{0x2CC0, "WDMADS_BASE_ADDR_0_IDX6"},
	{0x2CC4, "WDMADS_BASE_ADDR_1_IDX6"},
	{0x2CE0, "WDMADS_BASE_ADDR_0_IDX7"},
	{0x2CE4, "WDMADS_BASE_ADDR_1_IDX7"},
	{0x2D20, "WDMATDNR_BASE_ADDR_0_IDX1"},
	{0x2D40, "WDMATDNR_BASE_ADDR_0_IDX2"},
	{0x2D60, "WDMATDNR_BASE_ADDR_0_IDX3"},
	{0x2D80, "WDMATDNR_BASE_ADDR_0_IDX4"},
	{0x2DA0, "WDMATDNR_BASE_ADDR_0_IDX5"},
	{0x2DC0, "WDMATDNR_BASE_ADDR_0_IDX6"},
	{0x2DE0, "WDMATDNR_BASE_ADDR_0_IDX7"},
	{0x2E00, "WDMA_RGB_OFFSET"},
	{0x2E04, "WDMA_RGB_COEF_0"},
	{0x2E08, "WDMA_RGB_COEF_1"},
	{0x2E0C, "WDMA_RGB_COEF_2"},
	{0x2E10, "WDMA_RGB_COEF_3"},
	{0x2E14, "WDMA_RGB_COEF_4"},
	{0x2F00, "DMA_CLK_GATE_DISABLE"},
	{0x2F04, "WDMA_SRAM_BASE_0"},
	{0x2F08, "WDMA_SRAM_BASE_DS"},
	{0x3000, "RDMAOTF_IMG_SIZE"},
	{0x3004, "RDMAOTF_STRIDE"},
	{0x3008, "RDMAOTF_10BIT_TYPE"},
	{0x300C, "RDMAOTF_DATA_FORMAT"},
	{0x3010, "RDMAOTF_BASE_ADDR_0"},
	{0x3014, "RDMAOTF_BASE_ADDR_1"},
	{0x3018, "RDMAOTF_BASE_ADDR_2"},
	{0x301C, "RDMAOTF_BASE_ADDR_2BIT_0"},
	{0x3020, "RDMAOTF_BASE_ADDR_2BIT_1"},
	{0x3024, "RDMAOTF_2BIT_STRIDE"},
	{0x3028, "RDMAOTF_DITHER"},
	{0x302C, "RDMAOTF_SWAP_TABLE"},
	{0x3100, "RDMATDNR_IMG_SIZE"},
	{0x3104, "RDMATDNR_STRIDE"},
	{0x3110, "RDMATDNR_BASE_ADDR_0"},
	{0x3720, "RDMAOTF_BASE_ADDR_0_IDX1"},
	{0x3724, "RDMAOTF_BASE_ADDR_1_IDX1"},
	{0x3728, "RDMAOTF_BASE_ADDR_2_IDX1"},
	{0x372C, "RDMAOTF_BASE_ADDR_2BIT_0_IDX1"},
	{0x3730, "RDMAOTF_BASE_ADDR_2BIT_1_IDX1"},
	{0x3740, "RDMAOTF_BASE_ADDR_0_IDX2"},
	{0x3744, "RDMAOTF_BASE_ADDR_1_IDX2"},
	{0x3748, "RDMAOTF_BASE_ADDR_2_IDX2"},
	{0x374C, "RDMAOTF_BASE_ADDR_2BIT_0_IDX2"},
	{0x3750, "RDMAOTF_BASE_ADDR_2BIT_1_IDX2"},
	{0x3760, "RDMAOTF_BASE_ADDR_0_IDX3"},
	{0x3764, "RDMAOTF_BASE_ADDR_1_IDX3"},
	{0x3768, "RDMAOTF_BASE_ADDR_2_IDX3"},
	{0x376C, "RDMAOTF_BASE_ADDR_2BIT_0_IDX3"},
	{0x3770, "RDMAOTF_BASE_ADDR_2BIT_1_IDX3"},
	{0x3780, "RDMAOTF_BASE_ADDR_0_IDX4"},
	{0x3784, "RDMAOTF_BASE_ADDR_1_IDX4"},
	{0x3788, "RDMAOTF_BASE_ADDR_2_IDX4"},
	{0x378C, "RDMAOTF_BASE_ADDR_2BIT_0_IDX4"},
	{0x3790, "RDMAOTF_BASE_ADDR_2BIT_1_IDX4"},
	{0x37A0, "RDMAOTF_BASE_ADDR_0_IDX5"},
	{0x37A4, "RDMAOTF_BASE_ADDR_1_IDX5"},
	{0x37A8, "RDMAOTF_BASE_ADDR_2_IDX5"},
	{0x37AC, "RDMAOTF_BASE_ADDR_2BIT_0_IDX5"},
	{0x37B0, "RDMAOTF_BASE_ADDR_2BIT_1_IDX5"},
	{0x37C0, "RDMAOTF_BASE_ADDR_0_IDX6"},
	{0x37C4, "RDMAOTF_BASE_ADDR_1_IDX6"},
	{0x37C8, "RDMAOTF_BASE_ADDR_2_IDX6"},
	{0x37CC, "RDMAOTF_BASE_ADDR_2BIT_0_IDX6"},
	{0x37D0, "RDMAOTF_BASE_ADDR_2BIT_1_IDX6"},
	{0x37E0, "RDMAOTF_BASE_ADDR_0_IDX7"},
	{0x37E4, "RDMAOTF_BASE_ADDR_1_IDX7"},
	{0x37E8, "RDMAOTF_BASE_ADDR_2_IDX7"},
	{0x37EC, "RDMAOTF_BASE_ADDR_2BIT_0_IDX7"},
	{0x37F0, "RDMAOTF_BASE_ADDR_2BIT_1_IDX7"},
	{0x3820, "RDMATDNR_BASE_ADDR_0_IDX1"},
	{0x3840, "RDMATDNR_BASE_ADDR_0_IDX2"},
	{0x3860, "RDMATDNR_BASE_ADDR_0_IDX3"},
	{0x3880, "RDMATDNR_BASE_ADDR_0_IDX4"},
	{0x38A0, "RDMATDNR_BASE_ADDR_0_IDX5"},
	{0x38C0, "RDMATDNR_BASE_ADDR_0_IDX6"},
	{0x38E0, "RDMATDNR_BASE_ADDR_0_IDX7"},
};

enum fimc_is_mcsc_reg_field {
	MCSC_F_SW_RESET_GLOBAL,
	MCSC_F_QACTIVE_ENABLE,
	MCSC_F_APB_CLK_GATE_DISABLE,
	MCSC_F_OTF_OUT_SEL,
	MCSC_F_SW_RESET_GLOBAL_STATUS,
	MCSC_F_OTF_IN_VALID_V,
	MCSC_F_OTF_IN_VALID_H,
	MCSC_F_OTF_IN_VALID_D,
	MCSC_F_OTF_IN_PRE_STALL_EN,
	MCSC_F_OTF_IN_PRE_STALL,
	MCSC_F_MCSC_TOP_BUSY,
	MCSC_F_TDNR_RUNNING,
	MCSC_F_DOWN_SCALE_RUNNING,
	MCSC_F_PC2_BCHS_RUNNING,
	MCSC_F_PC2_CONV420_RUNNING,
	MCSC_F_PC2_POST_SC_RUNNING,
	MCSC_F_PC1_BCHS_RUNNING,
	MCSC_F_PC1_CONV420_RUNNING,
	MCSC_F_PC1_POST_SC_RUNNING,
	MCSC_F_PC0_BCHS_RUNNING,
	MCSC_F_PC0_CONV420_RUNNING,
	MCSC_F_PC0_POST_SC_RUNNING,
	MCSC_F_SC2_RUNNING,
	MCSC_F_SC1_RUNNING,
	MCSC_F_SC0_RUNNING,
	MCSC_F_SCALER_IDLE,
	MCSC_F_RDMA_TDNR_BUSY,
	MCSC_F_RDMA_OTF_BUSY,
	MCSC_F_WDMA_TDNR_BUSY,
	MCSC_F_WDMA_DS_BUSY,
	MCSC_F_WDMA2_BUSY,
	MCSC_F_WDMA1_BUSY,
	MCSC_F_WDMA0_BUSY,
	MCSC_F_MCSC_VERSION,
	MCSC_F_FAST_MODE_NUM_MINUS1,
	MCSC_F_FAST_MODE_EN,
	MCSC_F_FAST_MODE_FRAME_CNT,
	MCSC_F_FAST_MODE_ERROR_STATUS,
	MCSC_F_SCALER_ENABLE,
	MCSC_F_SCALER_INPUT_TYPE,
	MCSC_F_SCALER_INPUT_IMG_HSIZE,
	MCSC_F_SCALER_INPUT_IMG_VSIZE,
	MCSC_F_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_CORE_GLOBAL_CLK_GATE_DISABLE,
	MCSC_F_CUR_HORIZONTAL_CNT,
	MCSC_F_CUR_VERTICAL_CNT,
	MCSC_F_FM_SUB_FRAME_START_INT,
	MCSC_F_FM_SUB_FRAME_FINISH_INT,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT,
	MCSC_F_SHADOW_COPY_FINISH_INT,
	MCSC_F_INPUT_FRAME_CRUSH_INT,
	MCSC_F_SCALER_OVERFLOW_INT,
	MCSC_F_INPUT_VERTICAL_UNF_INT,
	MCSC_F_INPUT_VERTICAL_OVF_INT,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT,
	MCSC_F_CORE_FINISH_INT,
	MCSC_F_WDMA_FINISH_INT,
	MCSC_F_FRAME_START_INT,
	MCSC_F_FRAME_END_INT,
	MCSC_F_FM_SUB_FRAME_START_INT_MASK,
	MCSC_F_FM_SUB_FRAME_FINISH_INT_MASK,
	MCSC_F_SHADOW_COPY_FINISH_OVER_INT_MASK,
	MCSC_F_SHADOW_COPY_FINISH_INT_MASK,
	MCSC_F_INPUT_FRAME_CRUSH_INT_MASK,
	MCSC_F_SCALER_OVERFLOW_INT_MASK,
	MCSC_F_INPUT_VERTICAL_UNF_INT_MASK,
	MCSC_F_INPUT_VERTICAL_OVF_INT_MASK,
	MCSC_F_INPUT_HORIZONTAL_UNF_INT_MASK,
	MCSC_F_INPUT_HORIZONTAL_OVF_INT_MASK,
	MCSC_F_CORE_FINISH_INT_MASK,
	MCSC_F_WDMA_FINISH_INT_MASK,
	MCSC_F_FRAME_START_INT_MASK,
	MCSC_F_FRAME_END_INT_MASK,
	MCSC_F_SCALER_RDMA_START,
	MCSC_F_SHADOW_FSM_STATUS,
	MCSC_F_SHADOW_RD_BUSY,
	MCSC_F_SHADOW_WR_BUSY,
	MCSC_F_SHADOW_WR_FINISH,
	MCSC_F_SHADOW_WR_START,
	MCSC_F_SHADOW_MEM_RD_EN,
	MCSC_F_SHADOW_MEM_RD_ADDR,
	MCSC_F_SHADOW_MEM_RD_SFR_ADDR,
	MCSC_F_SHADOW_MEM_RD_SFR_DATA,
	MCSC_F_SC0_CLK_GATE_DISABLE,
	MCSC_F_SC0_ENABLE,
	MCSC_F_SC0_SRC_HPOS,
	MCSC_F_SC0_SRC_VPOS,
	MCSC_F_SC0_SRC_HSIZE,
	MCSC_F_SC0_SRC_VSIZE,
	MCSC_F_SC0_DST_HSIZE,
	MCSC_F_SC0_DST_VSIZE,
	MCSC_F_SC0_H_RATIO,
	MCSC_F_SC0_V_RATIO,
	MCSC_F_SC0_H_INIT_PHASE_OFFSET,
	MCSC_F_SC0_V_INIT_PHASE_OFFSET,
	MCSC_F_SC0_ROUND_MODE,
	MCSC_F_SC0_V_COEFF_0B,
	MCSC_F_SC0_V_COEFF_0A,
	MCSC_F_SC0_V_COEFF_0D,
	MCSC_F_SC0_V_COEFF_0C,
	MCSC_F_SC0_V_COEFF_1B,
	MCSC_F_SC0_V_COEFF_1A,
	MCSC_F_SC0_V_COEFF_1D,
	MCSC_F_SC0_V_COEFF_1C,
	MCSC_F_SC0_V_COEFF_2B,
	MCSC_F_SC0_V_COEFF_2A,
	MCSC_F_SC0_V_COEFF_2D,
	MCSC_F_SC0_V_COEFF_2C,
	MCSC_F_SC0_V_COEFF_3B,
	MCSC_F_SC0_V_COEFF_3A,
	MCSC_F_SC0_V_COEFF_3D,
	MCSC_F_SC0_V_COEFF_3C,
	MCSC_F_SC0_V_COEFF_4B,
	MCSC_F_SC0_V_COEFF_4A,
	MCSC_F_SC0_V_COEFF_4D,
	MCSC_F_SC0_V_COEFF_4C,
	MCSC_F_SC0_V_COEFF_5B,
	MCSC_F_SC0_V_COEFF_5A,
	MCSC_F_SC0_V_COEFF_5D,
	MCSC_F_SC0_V_COEFF_5C,
	MCSC_F_SC0_V_COEFF_6B,
	MCSC_F_SC0_V_COEFF_6A,
	MCSC_F_SC0_V_COEFF_6D,
	MCSC_F_SC0_V_COEFF_6C,
	MCSC_F_SC0_V_COEFF_7B,
	MCSC_F_SC0_V_COEFF_7A,
	MCSC_F_SC0_V_COEFF_7D,
	MCSC_F_SC0_V_COEFF_7C,
	MCSC_F_SC0_V_COEFF_8B,
	MCSC_F_SC0_V_COEFF_8A,
	MCSC_F_SC0_V_COEFF_8D,
	MCSC_F_SC0_V_COEFF_8C,
	MCSC_F_SC0_H_COEFF_0B,
	MCSC_F_SC0_H_COEFF_0A,
	MCSC_F_SC0_H_COEFF_0D,
	MCSC_F_SC0_H_COEFF_0C,
	MCSC_F_SC0_H_COEFF_0F,
	MCSC_F_SC0_H_COEFF_0E,
	MCSC_F_SC0_H_COEFF_0H,
	MCSC_F_SC0_H_COEFF_0G,
	MCSC_F_SC0_H_COEFF_1B,
	MCSC_F_SC0_H_COEFF_1A,
	MCSC_F_SC0_H_COEFF_1D,
	MCSC_F_SC0_H_COEFF_1C,
	MCSC_F_SC0_H_COEFF_1F,
	MCSC_F_SC0_H_COEFF_1E,
	MCSC_F_SC0_H_COEFF_1H,
	MCSC_F_SC0_H_COEFF_1G,
	MCSC_F_SC0_H_COEFF_2B,
	MCSC_F_SC0_H_COEFF_2A,
	MCSC_F_SC0_H_COEFF_2D,
	MCSC_F_SC0_H_COEFF_2C,
	MCSC_F_SC0_H_COEFF_2F,
	MCSC_F_SC0_H_COEFF_2E,
	MCSC_F_SC0_H_COEFF_2H,
	MCSC_F_SC0_H_COEFF_2G,
	MCSC_F_SC0_H_COEFF_3B,
	MCSC_F_SC0_H_COEFF_3A,
	MCSC_F_SC0_H_COEFF_3D,
	MCSC_F_SC0_H_COEFF_3C,
	MCSC_F_SC0_H_COEFF_3F,
	MCSC_F_SC0_H_COEFF_3E,
	MCSC_F_SC0_H_COEFF_3H,
	MCSC_F_SC0_H_COEFF_3G,
	MCSC_F_SC0_H_COEFF_4B,
	MCSC_F_SC0_H_COEFF_4A,
	MCSC_F_SC0_H_COEFF_4D,
	MCSC_F_SC0_H_COEFF_4C,
	MCSC_F_SC0_H_COEFF_4F,
	MCSC_F_SC0_H_COEFF_4E,
	MCSC_F_SC0_H_COEFF_4H,
	MCSC_F_SC0_H_COEFF_4G,
	MCSC_F_SC0_H_COEFF_5B,
	MCSC_F_SC0_H_COEFF_5A,
	MCSC_F_SC0_H_COEFF_5D,
	MCSC_F_SC0_H_COEFF_5C,
	MCSC_F_SC0_H_COEFF_5F,
	MCSC_F_SC0_H_COEFF_5E,
	MCSC_F_SC0_H_COEFF_5H,
	MCSC_F_SC0_H_COEFF_5G,
	MCSC_F_SC0_H_COEFF_6B,
	MCSC_F_SC0_H_COEFF_6A,
	MCSC_F_SC0_H_COEFF_6D,
	MCSC_F_SC0_H_COEFF_6C,
	MCSC_F_SC0_H_COEFF_6F,
	MCSC_F_SC0_H_COEFF_6E,
	MCSC_F_SC0_H_COEFF_6H,
	MCSC_F_SC0_H_COEFF_6G,
	MCSC_F_SC0_H_COEFF_7B,
	MCSC_F_SC0_H_COEFF_7A,
	MCSC_F_SC0_H_COEFF_7D,
	MCSC_F_SC0_H_COEFF_7C,
	MCSC_F_SC0_H_COEFF_7F,
	MCSC_F_SC0_H_COEFF_7E,
	MCSC_F_SC0_H_COEFF_7H,
	MCSC_F_SC0_H_COEFF_7G,
	MCSC_F_SC0_H_COEFF_8B,
	MCSC_F_SC0_H_COEFF_8A,
	MCSC_F_SC0_H_COEFF_8D,
	MCSC_F_SC0_H_COEFF_8C,
	MCSC_F_SC0_H_COEFF_8F,
	MCSC_F_SC0_H_COEFF_8E,
	MCSC_F_SC0_H_COEFF_8H,
	MCSC_F_SC0_H_COEFF_8G,
	MCSC_F_SC1_CLK_GATE_DISABLE,
	MCSC_F_SC1_ENABLE,
	MCSC_F_SC1_SRC_HPOS,
	MCSC_F_SC1_SRC_VPOS,
	MCSC_F_SC1_SRC_HSIZE,
	MCSC_F_SC1_SRC_VSIZE,
	MCSC_F_SC1_DST_HSIZE,
	MCSC_F_SC1_DST_VSIZE,
	MCSC_F_SC1_H_RATIO,
	MCSC_F_SC1_V_RATIO,
	MCSC_F_SC1_H_INIT_PHASE_OFFSET,
	MCSC_F_SC1_V_INIT_PHASE_OFFSET,
	MCSC_F_SC1_ROUND_MODE,
	MCSC_F_SC1_V_COEFF_0B,
	MCSC_F_SC1_V_COEFF_0A,
	MCSC_F_SC1_V_COEFF_0D,
	MCSC_F_SC1_V_COEFF_0C,
	MCSC_F_SC1_V_COEFF_1B,
	MCSC_F_SC1_V_COEFF_1A,
	MCSC_F_SC1_V_COEFF_1D,
	MCSC_F_SC1_V_COEFF_1C,
	MCSC_F_SC1_V_COEFF_2B,
	MCSC_F_SC1_V_COEFF_2A,
	MCSC_F_SC1_V_COEFF_2D,
	MCSC_F_SC1_V_COEFF_2C,
	MCSC_F_SC1_V_COEFF_3B,
	MCSC_F_SC1_V_COEFF_3A,
	MCSC_F_SC1_V_COEFF_3D,
	MCSC_F_SC1_V_COEFF_3C,
	MCSC_F_SC1_V_COEFF_4B,
	MCSC_F_SC1_V_COEFF_4A,
	MCSC_F_SC1_V_COEFF_4D,
	MCSC_F_SC1_V_COEFF_4C,
	MCSC_F_SC1_V_COEFF_5B,
	MCSC_F_SC1_V_COEFF_5A,
	MCSC_F_SC1_V_COEFF_5D,
	MCSC_F_SC1_V_COEFF_5C,
	MCSC_F_SC1_V_COEFF_6B,
	MCSC_F_SC1_V_COEFF_6A,
	MCSC_F_SC1_V_COEFF_6D,
	MCSC_F_SC1_V_COEFF_6C,
	MCSC_F_SC1_V_COEFF_7B,
	MCSC_F_SC1_V_COEFF_7A,
	MCSC_F_SC1_V_COEFF_7D,
	MCSC_F_SC1_V_COEFF_7C,
	MCSC_F_SC1_V_COEFF_8B,
	MCSC_F_SC1_V_COEFF_8A,
	MCSC_F_SC1_V_COEFF_8D,
	MCSC_F_SC1_V_COEFF_8C,
	MCSC_F_SC1_H_COEFF_0B,
	MCSC_F_SC1_H_COEFF_0A,
	MCSC_F_SC1_H_COEFF_0D,
	MCSC_F_SC1_H_COEFF_0C,
	MCSC_F_SC1_H_COEFF_0F,
	MCSC_F_SC1_H_COEFF_0E,
	MCSC_F_SC1_H_COEFF_0H,
	MCSC_F_SC1_H_COEFF_0G,
	MCSC_F_SC1_H_COEFF_1B,
	MCSC_F_SC1_H_COEFF_1A,
	MCSC_F_SC1_H_COEFF_1D,
	MCSC_F_SC1_H_COEFF_1C,
	MCSC_F_SC1_H_COEFF_1F,
	MCSC_F_SC1_H_COEFF_1E,
	MCSC_F_SC1_H_COEFF_1H,
	MCSC_F_SC1_H_COEFF_1G,
	MCSC_F_SC1_H_COEFF_2B,
	MCSC_F_SC1_H_COEFF_2A,
	MCSC_F_SC1_H_COEFF_2D,
	MCSC_F_SC1_H_COEFF_2C,
	MCSC_F_SC1_H_COEFF_2F,
	MCSC_F_SC1_H_COEFF_2E,
	MCSC_F_SC1_H_COEFF_2H,
	MCSC_F_SC1_H_COEFF_2G,
	MCSC_F_SC1_H_COEFF_3B,
	MCSC_F_SC1_H_COEFF_3A,
	MCSC_F_SC1_H_COEFF_3D,
	MCSC_F_SC1_H_COEFF_3C,
	MCSC_F_SC1_H_COEFF_3F,
	MCSC_F_SC1_H_COEFF_3E,
	MCSC_F_SC1_H_COEFF_3H,
	MCSC_F_SC1_H_COEFF_3G,
	MCSC_F_SC1_H_COEFF_4B,
	MCSC_F_SC1_H_COEFF_4A,
	MCSC_F_SC1_H_COEFF_4D,
	MCSC_F_SC1_H_COEFF_4C,
	MCSC_F_SC1_H_COEFF_4F,
	MCSC_F_SC1_H_COEFF_4E,
	MCSC_F_SC1_H_COEFF_4H,
	MCSC_F_SC1_H_COEFF_4G,
	MCSC_F_SC1_H_COEFF_5B,
	MCSC_F_SC1_H_COEFF_5A,
	MCSC_F_SC1_H_COEFF_5D,
	MCSC_F_SC1_H_COEFF_5C,
	MCSC_F_SC1_H_COEFF_5F,
	MCSC_F_SC1_H_COEFF_5E,
	MCSC_F_SC1_H_COEFF_5H,
	MCSC_F_SC1_H_COEFF_5G,
	MCSC_F_SC1_H_COEFF_6B,
	MCSC_F_SC1_H_COEFF_6A,
	MCSC_F_SC1_H_COEFF_6D,
	MCSC_F_SC1_H_COEFF_6C,
	MCSC_F_SC1_H_COEFF_6F,
	MCSC_F_SC1_H_COEFF_6E,
	MCSC_F_SC1_H_COEFF_6H,
	MCSC_F_SC1_H_COEFF_6G,
	MCSC_F_SC1_H_COEFF_7B,
	MCSC_F_SC1_H_COEFF_7A,
	MCSC_F_SC1_H_COEFF_7D,
	MCSC_F_SC1_H_COEFF_7C,
	MCSC_F_SC1_H_COEFF_7F,
	MCSC_F_SC1_H_COEFF_7E,
	MCSC_F_SC1_H_COEFF_7H,
	MCSC_F_SC1_H_COEFF_7G,
	MCSC_F_SC1_H_COEFF_8B,
	MCSC_F_SC1_H_COEFF_8A,
	MCSC_F_SC1_H_COEFF_8D,
	MCSC_F_SC1_H_COEFF_8C,
	MCSC_F_SC1_H_COEFF_8F,
	MCSC_F_SC1_H_COEFF_8E,
	MCSC_F_SC1_H_COEFF_8H,
	MCSC_F_SC1_H_COEFF_8G,
	MCSC_F_SC2_CLK_GATE_DISABLE,
	MCSC_F_SC2_ENABLE,
	MCSC_F_SC2_SRC_HPOS,
	MCSC_F_SC2_SRC_VPOS,
	MCSC_F_SC2_SRC_HSIZE,
	MCSC_F_SC2_SRC_VSIZE,
	MCSC_F_SC2_DST_HSIZE,
	MCSC_F_SC2_DST_VSIZE,
	MCSC_F_SC2_H_RATIO,
	MCSC_F_SC2_V_RATIO,
	MCSC_F_SC2_H_INIT_PHASE_OFFSET,
	MCSC_F_SC2_V_INIT_PHASE_OFFSET,
	MCSC_F_SC2_ROUND_MODE,
	MCSC_F_SC2_V_COEFF_0B,
	MCSC_F_SC2_V_COEFF_0A,
	MCSC_F_SC2_V_COEFF_0D,
	MCSC_F_SC2_V_COEFF_0C,
	MCSC_F_SC2_V_COEFF_1B,
	MCSC_F_SC2_V_COEFF_1A,
	MCSC_F_SC2_V_COEFF_1D,
	MCSC_F_SC2_V_COEFF_1C,
	MCSC_F_SC2_V_COEFF_2B,
	MCSC_F_SC2_V_COEFF_2A,
	MCSC_F_SC2_V_COEFF_2D,
	MCSC_F_SC2_V_COEFF_2C,
	MCSC_F_SC2_V_COEFF_3B,
	MCSC_F_SC2_V_COEFF_3A,
	MCSC_F_SC2_V_COEFF_3D,
	MCSC_F_SC2_V_COEFF_3C,
	MCSC_F_SC2_V_COEFF_4B,
	MCSC_F_SC2_V_COEFF_4A,
	MCSC_F_SC2_V_COEFF_4D,
	MCSC_F_SC2_V_COEFF_4C,
	MCSC_F_SC2_V_COEFF_5B,
	MCSC_F_SC2_V_COEFF_5A,
	MCSC_F_SC2_V_COEFF_5D,
	MCSC_F_SC2_V_COEFF_5C,
	MCSC_F_SC2_V_COEFF_6B,
	MCSC_F_SC2_V_COEFF_6A,
	MCSC_F_SC2_V_COEFF_6D,
	MCSC_F_SC2_V_COEFF_6C,
	MCSC_F_SC2_V_COEFF_7B,
	MCSC_F_SC2_V_COEFF_7A,
	MCSC_F_SC2_V_COEFF_7D,
	MCSC_F_SC2_V_COEFF_7C,
	MCSC_F_SC2_V_COEFF_8B,
	MCSC_F_SC2_V_COEFF_8A,
	MCSC_F_SC2_V_COEFF_8D,
	MCSC_F_SC2_V_COEFF_8C,
	MCSC_F_SC2_H_COEFF_0B,
	MCSC_F_SC2_H_COEFF_0A,
	MCSC_F_SC2_H_COEFF_0D,
	MCSC_F_SC2_H_COEFF_0C,
	MCSC_F_SC2_H_COEFF_0F,
	MCSC_F_SC2_H_COEFF_0E,
	MCSC_F_SC2_H_COEFF_0H,
	MCSC_F_SC2_H_COEFF_0G,
	MCSC_F_SC2_H_COEFF_1B,
	MCSC_F_SC2_H_COEFF_1A,
	MCSC_F_SC2_H_COEFF_1D,
	MCSC_F_SC2_H_COEFF_1C,
	MCSC_F_SC2_H_COEFF_1F,
	MCSC_F_SC2_H_COEFF_1E,
	MCSC_F_SC2_H_COEFF_1H,
	MCSC_F_SC2_H_COEFF_1G,
	MCSC_F_SC2_H_COEFF_2B,
	MCSC_F_SC2_H_COEFF_2A,
	MCSC_F_SC2_H_COEFF_2D,
	MCSC_F_SC2_H_COEFF_2C,
	MCSC_F_SC2_H_COEFF_2F,
	MCSC_F_SC2_H_COEFF_2E,
	MCSC_F_SC2_H_COEFF_2H,
	MCSC_F_SC2_H_COEFF_2G,
	MCSC_F_SC2_H_COEFF_3B,
	MCSC_F_SC2_H_COEFF_3A,
	MCSC_F_SC2_H_COEFF_3D,
	MCSC_F_SC2_H_COEFF_3C,
	MCSC_F_SC2_H_COEFF_3F,
	MCSC_F_SC2_H_COEFF_3E,
	MCSC_F_SC2_H_COEFF_3H,
	MCSC_F_SC2_H_COEFF_3G,
	MCSC_F_SC2_H_COEFF_4B,
	MCSC_F_SC2_H_COEFF_4A,
	MCSC_F_SC2_H_COEFF_4D,
	MCSC_F_SC2_H_COEFF_4C,
	MCSC_F_SC2_H_COEFF_4F,
	MCSC_F_SC2_H_COEFF_4E,
	MCSC_F_SC2_H_COEFF_4H,
	MCSC_F_SC2_H_COEFF_4G,
	MCSC_F_SC2_H_COEFF_5B,
	MCSC_F_SC2_H_COEFF_5A,
	MCSC_F_SC2_H_COEFF_5D,
	MCSC_F_SC2_H_COEFF_5C,
	MCSC_F_SC2_H_COEFF_5F,
	MCSC_F_SC2_H_COEFF_5E,
	MCSC_F_SC2_H_COEFF_5H,
	MCSC_F_SC2_H_COEFF_5G,
	MCSC_F_SC2_H_COEFF_6B,
	MCSC_F_SC2_H_COEFF_6A,
	MCSC_F_SC2_H_COEFF_6D,
	MCSC_F_SC2_H_COEFF_6C,
	MCSC_F_SC2_H_COEFF_6F,
	MCSC_F_SC2_H_COEFF_6E,
	MCSC_F_SC2_H_COEFF_6H,
	MCSC_F_SC2_H_COEFF_6G,
	MCSC_F_SC2_H_COEFF_7B,
	MCSC_F_SC2_H_COEFF_7A,
	MCSC_F_SC2_H_COEFF_7D,
	MCSC_F_SC2_H_COEFF_7C,
	MCSC_F_SC2_H_COEFF_7F,
	MCSC_F_SC2_H_COEFF_7E,
	MCSC_F_SC2_H_COEFF_7H,
	MCSC_F_SC2_H_COEFF_7G,
	MCSC_F_SC2_H_COEFF_8B,
	MCSC_F_SC2_H_COEFF_8A,
	MCSC_F_SC2_H_COEFF_8D,
	MCSC_F_SC2_H_COEFF_8C,
	MCSC_F_SC2_H_COEFF_8F,
	MCSC_F_SC2_H_COEFF_8E,
	MCSC_F_SC2_H_COEFF_8H,
	MCSC_F_SC2_H_COEFF_8G,
	MCSC_F_PC0_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC0_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC0_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC0_CLK_GATE_DISABLE,
	MCSC_F_PC0_ENABLE,
	MCSC_F_PC0_IMG_HSIZE,
	MCSC_F_PC0_IMG_VSIZE,
	MCSC_F_PC0_DST_HSIZE,
	MCSC_F_PC0_DST_VSIZE,
	MCSC_F_PC0_H_RATIO,
	MCSC_F_PC0_V_RATIO,
	MCSC_F_PC0_H_INIT_PHASE_OFFSET,
	MCSC_F_PC0_V_INIT_PHASE_OFFSET,
	MCSC_F_PC0_ROUND_MODE,
	MCSC_F_PC0_H_COEFF_SEL,
	MCSC_F_PC0_V_COEFF_SEL,
	MCSC_F_PC0_CONV420_ENABLE,
	MCSC_F_PC0_CONV420_WEIGHT,
	MCSC_F_PC0_BCHS_ENABLE,
	MCSC_F_PC0_BCHS_YOFFSET,
	MCSC_F_PC0_BCHS_YGAIN,
	MCSC_F_PC0_BCHS_C_GAIN_01,
	MCSC_F_PC0_BCHS_C_GAIN_00,
	MCSC_F_PC0_BCHS_C_GAIN_11,
	MCSC_F_PC0_BCHS_C_GAIN_10,
	MCSC_F_PC0_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC0_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC0_BCHS_C_CLAMP_MAX,
	MCSC_F_PC0_BCHS_C_CLAMP_MIN,
	MCSC_F_PC0_DMA_OUT_ENABLE,
	MCSC_F_PC1_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC1_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC1_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC1_CLK_GATE_DISABLE,
	MCSC_F_PC1_ENABLE,
	MCSC_F_PC1_IMG_HSIZE,
	MCSC_F_PC1_IMG_VSIZE,
	MCSC_F_PC1_DST_HSIZE,
	MCSC_F_PC1_DST_VSIZE,
	MCSC_F_PC1_H_RATIO,
	MCSC_F_PC1_V_RATIO,
	MCSC_F_PC1_H_INIT_PHASE_OFFSET,
	MCSC_F_PC1_V_INIT_PHASE_OFFSET,
	MCSC_F_PC1_ROUND_MODE,
	MCSC_F_PC1_H_COEFF_SEL,
	MCSC_F_PC1_V_COEFF_SEL,
	MCSC_F_PC1_CONV420_ENABLE,
	MCSC_F_PC1_CONV420_WEIGHT,
	MCSC_F_PC1_BCHS_ENABLE,
	MCSC_F_PC1_BCHS_YOFFSET,
	MCSC_F_PC1_BCHS_YGAIN,
	MCSC_F_PC1_BCHS_C_GAIN_01,
	MCSC_F_PC1_BCHS_C_GAIN_00,
	MCSC_F_PC1_BCHS_C_GAIN_11,
	MCSC_F_PC1_BCHS_C_GAIN_10,
	MCSC_F_PC1_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC1_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC1_BCHS_C_CLAMP_MAX,
	MCSC_F_PC1_BCHS_C_CLAMP_MIN,
	MCSC_F_PC1_DMA_OUT_ENABLE,
	MCSC_F_PC2_LB_CTRL_CLK_GATE_DISABLE,
	MCSC_F_PC2_BCHS_CLK_GATE_DISABLE,
	MCSC_F_PC2_CONV420_CLK_GATE_DISABLE,
	MCSC_F_PC2_CLK_GATE_DISABLE,
	MCSC_F_PC2_ENABLE,
	MCSC_F_PC2_IMG_HSIZE,
	MCSC_F_PC2_IMG_VSIZE,
	MCSC_F_PC2_DST_HSIZE,
	MCSC_F_PC2_DST_VSIZE,
	MCSC_F_PC2_H_RATIO,
	MCSC_F_PC2_V_RATIO,
	MCSC_F_PC2_H_INIT_PHASE_OFFSET,
	MCSC_F_PC2_V_INIT_PHASE_OFFSET,
	MCSC_F_PC2_ROUND_MODE,
	MCSC_F_PC2_H_COEFF_SEL,
	MCSC_F_PC2_V_COEFF_SEL,
	MCSC_F_PC2_CONV420_ENABLE,
	MCSC_F_PC2_CONV420_WEIGHT,
	MCSC_F_PC2_BCHS_ENABLE,
	MCSC_F_PC2_BCHS_YOFFSET,
	MCSC_F_PC2_BCHS_YGAIN,
	MCSC_F_PC2_BCHS_C_GAIN_01,
	MCSC_F_PC2_BCHS_C_GAIN_00,
	MCSC_F_PC2_BCHS_C_GAIN_11,
	MCSC_F_PC2_BCHS_C_GAIN_10,
	MCSC_F_PC2_BCHS_Y_CLAMP_MAX,
	MCSC_F_PC2_BCHS_Y_CLAMP_MIN,
	MCSC_F_PC2_BCHS_C_CLAMP_MAX,
	MCSC_F_PC2_BCHS_C_CLAMP_MIN,
	MCSC_F_PC2_DMA_OUT_ENABLE,
	MCSC_F_DS_CLK_GATE_DISABLE,
	MCSC_F_DS_ENABLE,
	MCSC_F_DS_IMG_HSIZE,
	MCSC_F_DS_IMG_VSIZE,
	MCSC_F_DS_CROP_POS_H,
	MCSC_F_DS_CROP_POS_V,
	MCSC_F_DS_SRC_HSIZE,
	MCSC_F_DS_SRC_VSIZE,
	MCSC_F_DS_DST_HSIZE,
	MCSC_F_DS_DST_VSIZE,
	MCSC_F_DS_H_RATIO,
	MCSC_F_DS_V_RATIO,
	MCSC_F_DS_H_INIT_PHASE_OFFSET,
	MCSC_F_DS_V_INIT_PHASE_OFFSET,
	MCSC_F_DS_GAMMA_EN,
	MCSC_F_DS_GAMMA_TBL_1,
	MCSC_F_DS_GAMMA_TBL_0,
	MCSC_F_DS_GAMMA_TBL_3,
	MCSC_F_DS_GAMMA_TBL_2,
	MCSC_F_DS_GAMMA_TBL_5,
	MCSC_F_DS_GAMMA_TBL_4,
	MCSC_F_DS_GAMMA_TBL_7,
	MCSC_F_DS_GAMMA_TBL_6,
	MCSC_F_DS_GAMMA_TBL_9,
	MCSC_F_DS_GAMMA_TBL_8,
	MCSC_F_DS_GAMMA_TBL_B,
	MCSC_F_DS_GAMMA_TBL_A,
	MCSC_F_DS_GAMMA_TBL_D,
	MCSC_F_DS_GAMMA_TBL_C,
	MCSC_F_DS_GAMMA_TBL_F,
	MCSC_F_DS_GAMMA_TBL_E,
	MCSC_F_DS_DMA_OUT_ENABLE,
	MCSC_F_HWFC_SWRESET,
	MCSC_F_HWFC_MODE,
	MCSC_F_HWFC_REGION_IDX_BIN_B,
	MCSC_F_HWFC_REGION_IDX_BIN_A,
	MCSC_F_HWFC_REGION_IDX_GRAY_B,
	MCSC_F_HWFC_REGION_IDX_GRAY_A,
	MCSC_F_HWFC_CURR_REGION_B,
	MCSC_F_HWFC_CURR_REGION_A,
	MCSC_F_HWFC_FORMAT_A,
	MCSC_F_HWFC_ID2_A,
	MCSC_F_HWFC_ID1_A,
	MCSC_F_HWFC_ID0_A,
	MCSC_F_HWFC_PLANE_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE0_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE0_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE1_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE1_A,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE2_A,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE2_A,
	MCSC_F_HWFC_FORMAT_B,
	MCSC_F_HWFC_ID2_B,
	MCSC_F_HWFC_ID1_B,
	MCSC_F_HWFC_ID0_B,
	MCSC_F_HWFC_PLANE_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE0_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE0_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE1_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE1_B,
	MCSC_F_HWFC_TOTAL_IMAGE_BYTE2_B,
	MCSC_F_HWFC_TOTAL_WIDTH_BYTE2_B,
	MCSC_F_HWFC_INDEX_RESET,
	MCSC_F_HWFC_ENABLE_AUTO_CLEAR,
	MCSC_F_TDNR_RDMA_EN,
	MCSC_F_TDNR_WDMA_EN,
	MCSC_F_TDNR_MODE,
	MCSC_F_TDNR_AUTO_COEF_3D,
	MCSC_F_TDNR_AVG_CUR,
	MCSC_F_TDNR_Y_X_GRID_1,
	MCSC_F_TDNR_Y_X_GRID_0,
	MCSC_F_TDNR_Y_X_GRID_2,
	MCSC_F_TDNR_Y_STD_OFFSET,
	MCSC_F_TDNR_Y_X_SLOPE_1,
	MCSC_F_TDNR_Y_X_SLOPE_0,
	MCSC_F_TDNR_Y_X_SLOPE_3,
	MCSC_F_TDNR_Y_X_SLOPE_2,
	MCSC_F_TDNR_U_X_GRID_1,
	MCSC_F_TDNR_U_X_GRID_0,
	MCSC_F_TDNR_U_X_GRID_2,
	MCSC_F_TDNR_U_STD_OFFSET,
	MCSC_F_TDNR_U_X_SLOPE_1,
	MCSC_F_TDNR_U_X_SLOPE_0,
	MCSC_F_TDNR_U_X_SLOPE_3,
	MCSC_F_TDNR_U_X_SLOPE_2,
	MCSC_F_TDNR_V_X_GRID_1,
	MCSC_F_TDNR_V_X_GRID_0,
	MCSC_F_TDNR_V_X_GRID_2,
	MCSC_F_TDNR_V_STD_OFFSET,
	MCSC_F_TDNR_V_X_SLOPE_1,
	MCSC_F_TDNR_V_X_SLOPE_0,
	MCSC_F_TDNR_V_X_SLOPE_3,
	MCSC_F_TDNR_V_X_SLOPE_2,
	MCSC_F_TDNR_UV_WGT2,
	MCSC_F_TDNR_UV_WGT1,
	MCSC_F_TDNR_Y_WGT2,
	MCSC_F_TDNR_Y_WGT1,
	MCSC_F_TDNR_Y_GAIN3,
	MCSC_F_TDNR_Y_GAIN2,
	MCSC_F_TDNR_Y_GAIN1,
	MCSC_F_TDNR_Y_OFFSET,
	MCSC_F_TDNR_UV_GAIN3,
	MCSC_F_TDNR_UV_GAIN2,
	MCSC_F_TDNR_UV_GAIN1,
	MCSC_F_TDNR_UV_OFFSET,
	MCSC_F_TDNR_GRID_X2,
	MCSC_F_TDNR_GRID_X1,
	MCSC_F_TDNR_GRID_X3,
	MCSC_F_TDNR_COEF_UPDATE,
	MCSC_F_TDNR_REFINE_THR,
	MCSC_F_TDNR_PREV_WGT_REFINE_MODE,
	MCSC_F_TDNR_PREV_WGT_REFINE_ON,
	MCSC_F_TDNR_MOTION_DETECT_MODE,
	MCSC_F_TDNR_DIFF_LINE_COND,
	MCSC_F_TDNR_DIFF_COND,
	MCSC_F_TDNR_IGNORE_REGION_SIGN,
	MCSC_F_TDNR_REGION_DIFF_ON,
	MCSC_F_TDNR_REGION_GAIN,
	MCSC_F_TDNR_REGION_OFFSET,
	MCSC_F_TDNR_OTHER_CH_OFFSET,
	MCSC_F_TDNR_OTHER_CH_GAIN,
	MCSC_F_TDNR_UV_MOTION_DETECT_MODE,
	MCSC_F_TDNR_OTHER_CH_CHECK,
	MCSC_F_TDNR_COEF_OFFSET,
	MCSC_F_TDNR_PREV_X_GRID3,
	MCSC_F_TDNR_PREV_X_GRID2,
	MCSC_F_TDNR_PREV_X_GRID1,
	MCSC_F_TDNR_PREV_X_GRID4_LUT,
	MCSC_F_TDNR_PREV_X_GRID3_LUT,
	MCSC_F_TDNR_PREV_X_GRID2_LUT,
	MCSC_F_TDNR_PREV_X_GRID1_LUT,
	MCSC_F_TDNR_2DNR_REFINE_TH,
	MCSC_F_TDNR_2DNR_GAIN,
	MCSC_F_TDNR_2DNR_SEPERATE_WEIGHTS,
	MCSC_F_TDNR_UV_2D_WEIGHT_MODE,
	MCSC_F_TDNR_2DNR_LUMA_GAIN4,
	MCSC_F_TDNR_2DNR_LUMA_GAIN3,
	MCSC_F_TDNR_2DNR_LUMA_GAIN2,
	MCSC_F_TDNR_2DNR_LUMA_GAIN1,
	MCSC_F_TDNR_2DNR_LUMA_OFFSET2,
	MCSC_F_TDNR_2DNR_LUMA_OFFSET1,
	MCSC_F_TDNR_2DNR_LUMA_OFFSET4,
	MCSC_F_TDNR_2DNR_LUMA_OFFSET3,
	MCSC_F_TDNR_2DNR_UV_GAIN4,
	MCSC_F_TDNR_2DNR_UV_GAIN3,
	MCSC_F_TDNR_2DNR_UV_GAIN2,
	MCSC_F_TDNR_2DNR_UV_GAIN1,
	MCSC_F_TDNR_2DNR_UV_OFFSET2,
	MCSC_F_TDNR_2DNR_UV_OFFSET1,
	MCSC_F_TDNR_2DNR_UV_OFFSET4,
	MCSC_F_TDNR_2DNR_UV_OFFSET3,
	MCSC_F_TDNR_ST_BLENDING_TH,
	MCSC_F_TDNR_TEMP_BLEND_THRESH_CRITERION,
	MCSC_F_TDNR_TEMP_BLEND_THRESH_W_T_MAX,
	MCSC_F_TDNR_TEMP_BLEND_THRESH_W_T_MIN,
	MCSC_F_TDNR_IMAGE_HEIGHT,
	MCSC_F_TDNR_IMAGE_WIDTH,
	MCSC_F_TDNR_RDMA_START,
	MCSC_F_TDNR_REG_INTERFACE_VER,
	MCSC_F_TDNR_BLOCK_ID_CODE,
	MCSC_F_TDNR_YIC_CLK_GATE_DISABLE,
	MCSC_F_TDNR_YIC_DEC_MODE,
	MCSC_F_TDNR_YIC_ENC_MODE,
	MCSC_F_TDNR_YIC_ENC_Y_SIZE,
	MCSC_F_TDNR_YIC_ENC_X_SIZE,
	MCSC_F_TDNR_YIC_ENC_BINARY_ERROR_TH,
	MCSC_F_TDNR_YIC_DEC_Y_SIZE,
	MCSC_F_TDNR_YIC_DEC_X_SIZE,
	MCSC_F_WDMA0_WIDTH,
	MCSC_F_WDMA0_HEIGHT,
	MCSC_F_WDMA0_Y_STRIDE,
	MCSC_F_WDMA0_C_STRIDE,
	MCSC_F_WDMA0_10BIT_TYPE,
	MCSC_F_WDMA0_DATA_FORMAT,
	MCSC_F_WDMA0_BASE_ADDR_0,
	MCSC_F_WDMA0_BASE_ADDR_1,
	MCSC_F_WDMA0_BASE_ADDR_2,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1,
	MCSC_F_WDMA0_2BIT_Y_STRIDE,
	MCSC_F_WDMA0_2BIT_C_STRIDE,
	MCSC_F_WDMA0_ROUND_EN,
	MCSC_F_WDMA0_DITHER_EN,
	MCSC_F_WDMA0_SWAP_TABLE,
	MCSC_F_WDMA0_FLIP_CONTROL,
	MCSC_F_WDMA0_CRC_RESULT0,
	MCSC_F_WDMA0_CRC_RESULT1,
	MCSC_F_WDMA0_CRC_RESULT2,
	MCSC_F_WDMA0_CRC_2BIT_RESULT0,
	MCSC_F_WDMA0_CRC_2BIT_RESULT1,
	MCSC_F_WDMA0_RGB_FORMAT,
	MCSC_F_WDMA0_RGB_EN,
	MCSC_F_WDMA1_WIDTH,
	MCSC_F_WDMA1_HEIGHT,
	MCSC_F_WDMA1_Y_STRIDE,
	MCSC_F_WDMA1_C_STRIDE,
	MCSC_F_WDMA1_10BIT_TYPE,
	MCSC_F_WDMA1_DATA_FORMAT,
	MCSC_F_WDMA1_BASE_ADDR_0,
	MCSC_F_WDMA1_BASE_ADDR_1,
	MCSC_F_WDMA1_BASE_ADDR_2,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1,
	MCSC_F_WDMA1_2BIT_Y_STRIDE,
	MCSC_F_WDMA1_2BIT_C_STRIDE,
	MCSC_F_WDMA1_ROUND_EN,
	MCSC_F_WDMA1_DITHER_EN,
	MCSC_F_WDMA1_SWAP_TABLE,
	MCSC_F_WDMA1_FLIP_CONTROL,
	MCSC_F_WDMA1_CRC_RESULT0,
	MCSC_F_WDMA1_CRC_RESULT1,
	MCSC_F_WDMA1_CRC_RESULT2,
	MCSC_F_WDMA1_CRC_2BIT_RESULT0,
	MCSC_F_WDMA1_CRC_2BIT_RESULT1,
	MCSC_F_WDMA1_RGB_FORMAT,
	MCSC_F_WDMA1_RGB_EN,
	MCSC_F_WDMA2_WIDTH,
	MCSC_F_WDMA2_HEIGHT,
	MCSC_F_WDMA2_Y_STRIDE,
	MCSC_F_WDMA2_C_STRIDE,
	MCSC_F_WDMA2_10BIT_TYPE,
	MCSC_F_WDMA2_DATA_FORMAT,
	MCSC_F_WDMA2_BASE_ADDR_0,
	MCSC_F_WDMA2_BASE_ADDR_1,
	MCSC_F_WDMA2_BASE_ADDR_2,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1,
	MCSC_F_WDMA2_2BIT_Y_STRIDE,
	MCSC_F_WDMA2_2BIT_C_STRIDE,
	MCSC_F_WDMA2_ROUND_EN,
	MCSC_F_WDMA2_DITHER_EN,
	MCSC_F_WDMA2_SWAP_TABLE,
	MCSC_F_WDMA2_FLIP_CONTROL,
	MCSC_F_WDMA2_CRC_RESULT0,
	MCSC_F_WDMA2_CRC_RESULT1,
	MCSC_F_WDMA2_CRC_RESULT2,
	MCSC_F_WDMA2_CRC_2BIT_RESULT0,
	MCSC_F_WDMA2_CRC_2BIT_RESULT1,
	MCSC_F_WDMA2_RGB_FORMAT,
	MCSC_F_WDMA2_RGB_EN,
	MCSC_F_WDMADS_WIDTH,
	MCSC_F_WDMADS_HEIGHT,
	MCSC_F_WDMADS_Y_STRIDE,
	MCSC_F_WDMADS_C_STRIDE,
	MCSC_F_WDMADS_DATA_FORMAT,
	MCSC_F_WDMADS_BASE_ADDR_0,
	MCSC_F_WDMADS_BASE_ADDR_1,
	MCSC_F_WDMADS_ROUND_EN,
	MCSC_F_WDMADS_DITHER_EN,
	MCSC_F_WDMADS_SWAP_TABLE,
	MCSC_F_WDMADS_CRC_RESULT0,
	MCSC_F_WDMADS_CRC_RESULT1,
	MCSC_F_WDMATDNR_WIDTH,
	MCSC_F_WDMATDNR_HEIGHT,
	MCSC_F_WDMATDNR_Y_STRIDE,
	MCSC_F_WDMATDNR_C_STRIDE,
	MCSC_F_WDMATDNR_BASE_ADDR_0,
	MCSC_F_WDMATDNR_CRC_RESULT0,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX1,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX2,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX3,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX4,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX5,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX6,
	MCSC_F_WDMA0_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA0_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA0_BASE_ADDR_2_IDX7,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_0_IDX7,
	MCSC_F_WDMA0_BASE_ADDR_2BIT_1_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX1,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX2,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX3,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX4,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX5,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX6,
	MCSC_F_WDMA1_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_2_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_0_IDX7,
	MCSC_F_WDMA1_BASE_ADDR_2BIT_1_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX1,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX2,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX3,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX4,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX5,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX6,
	MCSC_F_WDMA2_BASE_ADDR_0_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_1_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_2_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_0_IDX7,
	MCSC_F_WDMA2_BASE_ADDR_2BIT_1_IDX7,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX1,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX1,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX2,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX2,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX3,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX3,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX4,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX4,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX5,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX5,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX6,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX6,
	MCSC_F_WDMADS_BASE_ADDR_0_IDX7,
	MCSC_F_WDMADS_BASE_ADDR_1_IDX7,
	MCSC_F_WDMATDNR_BASE_ADDR_0_IDX1,
	MCSC_F_WDMATDNR_BASE_ADDR_0_IDX2,
	MCSC_F_WDMATDNR_BASE_ADDR_0_IDX3,
	MCSC_F_WDMATDNR_BASE_ADDR_0_IDX4,
	MCSC_F_WDMATDNR_BASE_ADDR_0_IDX5,
	MCSC_F_WDMATDNR_BASE_ADDR_0_IDX6,
	MCSC_F_WDMATDNR_BASE_ADDR_0_IDX7,
	MCSC_F_RGB_ALPHA,
	MCSC_F_RGB_DST_Y_OFFSET,
	MCSC_F_RGB_SRC_Y_OFFSET,
	MCSC_F_RGB_COEF_C00,
	MCSC_F_RGB_COEF_C10,
	MCSC_F_RGB_COEF_C20,
	MCSC_F_RGB_COEF_C01,
	MCSC_F_RGB_COEF_C11,
	MCSC_F_RGB_COEF_C21,
	MCSC_F_RGB_COEF_C02,
	MCSC_F_RGB_COEF_C12,
	MCSC_F_RGB_COEF_C22,
	MCSC_F_RDMA_CLK_GATE_DISABLE,
	MCSC_F_WDMA_CLK_GATE_DISABLE,
	MCSC_F_WDMA2_SRAM_BASE,
	MCSC_F_WDMA1_SRAM_BASE,
	MCSC_F_WDMA0_SRAM_BASE,
	MCSC_F_WDMATDNR_SRAM_BASE,
	MCSC_F_WDMADS_SRAM_BASE,
	MCSC_F_RDMAOTF_WIDTH,
	MCSC_F_RDMAOTF_HEIGHT,
	MCSC_F_RDMAOTF_Y_STRIDE,
	MCSC_F_RDMAOTF_C_STRIDE,
	MCSC_F_RDMAOTF_10BIT_TYPE,
	MCSC_F_RDMAOTF_DATA_FORMAT,
	MCSC_F_RDMAOTF_BASE_ADDR_0,
	MCSC_F_RDMAOTF_BASE_ADDR_1,
	MCSC_F_RDMAOTF_BASE_ADDR_2,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1,
	MCSC_F_RDMAOTF_2BIT_Y_STRIDE,
	MCSC_F_RDMAOTF_2BIT_C_STRIDE,
	MCSC_F_RDMAOTF_DITHER_EN,
	MCSC_F_RDMAOTF_SWAP_TABLE,
	MCSC_F_RDMATDNR_WIDTH,
	MCSC_F_RDMATDNR_HEIGHT,
	MCSC_F_RDMATDNR_Y_STRIDE,
	MCSC_F_RDMATDNR_C_STRIDE,
	MCSC_F_RDMATDNR_BASE_ADDR_0,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX1,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX2,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX3,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX4,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX5,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX6,
	MCSC_F_RDMAOTF_BASE_ADDR_0_IDX7,
	MCSC_F_RDMAOTF_BASE_ADDR_1_IDX7,
	MCSC_F_RDMAOTF_BASE_ADDR_2_IDX7,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_0_IDX7,
	MCSC_F_RDMAOTF_BASE_ADDR_2BIT_1_IDX7,
	MCSC_F_RDMATDNR_BASE_ADDR_0_IDX1,
	MCSC_F_RDMATDNR_BASE_ADDR_0_IDX2,
	MCSC_F_RDMATDNR_BASE_ADDR_0_IDX3,
	MCSC_F_RDMATDNR_BASE_ADDR_0_IDX4,
	MCSC_F_RDMATDNR_BASE_ADDR_0_IDX5,
	MCSC_F_RDMATDNR_BASE_ADDR_0_IDX6,
	MCSC_F_RDMATDNR_BASE_ADDR_0_IDX7,
	MCSC_REG_FIELD_CNT
};

/* RiW : write only / RWi : Read only  / RW : read write */
static const struct fimc_is_field mcsc_fields[MCSC_REG_FIELD_CNT] = {
	/* 1.field name 2.bit start 3.bit width 4.access type 5. reset */
	{"SW_RESET_GLOBAL", 0, 1, RIW, 0x0},	/* SC_RESET_CTRL_GLOBAL */
	{"QACTIVE_ENABLE", 1, 1, RW, 0x0},	/* APB_CLK_GATE_CTRL */
	{"APB_CLK_GATE_DISABLE", 0, 1, RW, 0x0},	/* APB_CLK_GATE_CTRL */
	{"OTF_OUT_SEL", 0, 2, RW, 0x0}, /* OTF_OUT_PATH_CTRL */
	{"SW_RESET_GLOBAL_STATUS", 0, 1, RWI, 0x0}, /* SCALER_RESET_STATUS */
	{"OTF_IN_VALID_V", 21, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"OTF_IN_VALID_H", 20, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"OTF_IN_VALID_D", 19, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"OTF_IN_PRE_STALL_EN", 18, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"OTF_IN_PRE_STALL", 17, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"MCSC_TOP_BUSY", 16, 1, RWI, 0x0}, /* SCALER_RUNNING_STATUS */
	{"TDNR_RUNNING", 14, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"DOWN_SCALE_RUNNING", 13, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"PC2_BCHS_RUNNING", 12, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"PC2_CONV420_RUNNING", 11, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"PC2_POST_SC_RUNNING", 10, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"PC1_BCHS_RUNNING", 9, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"PC1_CONV420_RUNNING", 8, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"PC1_POST_SC_RUNNING", 7, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"PC0_BCHS_RUNNING", 6, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"PC0_CONV420_RUNNING", 5, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"PC0_POST_SC_RUNNING", 4, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"SC2_RUNNING", 3, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"SC1_RUNNING", 2, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"SC0_RUNNING", 1, 1, RWI, 0x0},	/* SCALER_RUNNING_STATUS */
	{"SCALER_IDLE", 0, 1, RWI, 0x1},	/* SCALER_RUNNING_STATUS */
	{"RDMA_TDNR_BUSY", 6, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"RDMA_OTF_BUSY", 5, 1, RWI, 0x0},	/* DMA_RUNNING_STATUS */
	{"WDMA_TDNR_BUSY", 4, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"WDMA_DS_BUSY", 3, 1, RWI, 0x0},	/* DMA_RUNNING_STATUS */
	{"WDMA2_BUSY", 2, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"WDMA1_BUSY", 1, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"WDMA0_BUSY", 0, 1, RWI, 0x0}, /* DMA_RUNNING_STATUS */
	{"MCSC_VERSION", 0, 16, RWI, 0x0410},	/* SCALER_VERSION */
	{"FAST_MODE_NUM_MINUS1", 4, 3, RW, 0x0},	/* SCALER_FAST_MODE_CTRL */
	{"FAST_MODE_EN", 0, 1, RW, 0x0},	/* SCALER_FAST_MODE_CTRL */
	{"FAST_MODE_FRAME_CNT", 8, 3, RWI, 0x0},	/* SCALER_FAST_MODE_STATUS */
	{"FAST_MODE_ERROR_STATUS", 0, 8, RWI, 0x0}, /* SCALER_FAST_MODE_STATUS */
	{"SCALER_ENABLE", 0, 1, RW, 0x0},	/* SCALER_ENABLE */
	{"SCALER_INPUT_TYPE", 0, 1, RW, 0x0},	/* SCALER_INPUT_TYPE */
	{"SCALER_INPUT_IMG_HSIZE", 16, 14, RW, 0x0},	/* SCALER_INPUT_IMG_SIZE */
	{"SCALER_INPUT_IMG_VSIZE", 0, 14, RW, 0x0}, /* SCALER_INPUT_IMG_SIZE */
	{"LB_CTRL_CLK_GATE_DISABLE", 1, 1, RW, 0x0},	/* SCALER_CLK_GATE */
	{"CORE_GLOBAL_CLK_GATE_DISABLE", 0, 1, RW, 0x0},	/* SCALER_CLK_GATE */
	{"CUR_HORIZONTAL_CNT", 16, 14, RWI, 0x0},	/* SCALER_INPUT_STATUS */
	{"CUR_VERTICAL_CNT", 0, 14, RWI, 0x0},	/* SCALER_INPUT_STATUS */
	{"FM_SUB_FRAME_START_INT", 21, 1, RW, 0x0}, /* SCALER_INTERRUPT */
	{"FM_SUB_FRAME_FINISH_INT", 20, 1, RW, 0x0},	/* SCALER_INTERRUPT */
	{"SHADOW_COPY_FINISH_OVER_INT", 17, 1, RW, 0x0},	/* SCALER_INTERRUPT */
	{"SHADOW_COPY_FINISH_INT", 16, 1, RW, 0x0}, /* SCALER_INTERRUPT */
	{"INPUT_FRAME_CRUSH_INT", 12, 1, RW, 0x0},	/* SCALER_INTERRUPT */
	{"SCALER_OVERFLOW_INT", 11, 1, RW, 0x0},	/* SCALER_INTERRUPT */
	{"INPUT_VERTICAL_UNF_INT", 10, 1, RW, 0x0}, /* SCALER_INTERRUPT */
	{"INPUT_VERTICAL_OVF_INT", 9, 1, RW, 0x0},	/* SCALER_INTERRUPT */
	{"INPUT_HORIZONTAL_UNF_INT", 8, 1, RW, 0x0},	/* SCALER_INTERRUPT */
	{"INPUT_HORIZONTAL_OVF_INT", 7, 1, RW, 0x0},	/* SCALER_INTERRUPT */
	{"CORE_FINISH_INT", 3, 1, RW, 0x0}, /* SCALER_INTERRUPT */
	{"WDMA_FINISH_INT", 2, 1, RW, 0x0}, /* SCALER_INTERRUPT */
	{"FRAME_START_INT", 1, 1, RW, 0x0}, /* SCALER_INTERRUPT */
	{"FRAME_END_INT", 0, 1, RW, 0x0},	/* SCALER_INTERRUPT */
	{"FM_SUB_FRAME_START_INT_MASK", 21, 1, RW, 0x1},	/* SCALER_INTERRUPT_MASK */
	{"FM_SUB_FRAME_FINISH_INT_MASK", 20, 1, RW, 0x1},	/* SCALER_INTERRUPT_MASK */
	{"SHADOW_COPY_FINISH_OVER_INT_MASK", 17, 1, RW, 0x0},	/* SCALER_INTERRUPT_MASK */
	{"SHADOW_COPY_FINISH_INT_MASK", 16, 1, RW, 0x0},	/* SCALER_INTERRUPT_MASK */
	{"INPUT_FRAME_CRUSH_INT_MASK", 12, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK */
	{"SCALER_OVERFLOW_INT_MASK", 11, 1, RW, 0x0},	/* SCALER_INTERRUPT_MASK */
	{"INPUT_VERTICAL_UNF_INT_MASK", 10, 1, RW, 0x0},	/* SCALER_INTERRUPT_MASK */
	{"INPUT_VERTICAL_OVF_INT_MASK", 9, 1, RW, 0x0}, /* SCALER_INTERRUPT_MASK */
	{"INPUT_HORIZONTAL_UNF_INT_MASK", 8, 1, RW, 0x0},	/* SCALER_INTERRUPT_MASK */
	{"INPUT_HORIZONTAL_OVF_INT_MASK", 7, 1, RW, 0x0},	/* SCALER_INTERRUPT_MASK */
	{"CORE_FINISH_INT_MASK", 3, 1, RW, 0x0},	/* SCALER_INTERRUPT_MASK */
	{"WDMA_FINISH_INT_MASK", 2, 1, RW, 0x0},	/* SCALER_INTERRUPT_MASK */
	{"FRAME_START_INT_MASK", 1, 1, RW, 0x0},	/* SCALER_INTERRUPT_MASK */
	{"FRAME_END_INT_MASK", 0, 1, RW, 0x0},	/* SCALER_INTERRUPT_MASK */
	{"SCALER_RDMA_START", 0, 1, RIW, 0x0},	/* SCALER_RDMA_START */
	{"SHADOW_FSM_STATUS", 4, 5, RWI, 0x0},	/* SHADOW_REG_CTRL */
	{"SHADOW_RD_BUSY", 3, 1, RWI, 0x0}, /* SHADOW_REG_CTRL */
	{"SHADOW_WR_BUSY", 2, 1, RWI, 0x0}, /* SHADOW_REG_CTRL */
	{"SHADOW_WR_FINISH", 1, 1, RW, 0x0},	/* SHADOW_REG_CTRL */
	{"SHADOW_WR_START", 0, 1, RW, 0x0}, /* SHADOW_REG_CTRL */
	{"SHADOW_MEM_RD_EN", 16, 1, RW, 0x0},	/* SHADOW_MEM_RD_CTRL */
	{"SHADOW_MEM_RD_ADDR", 0, 10, RW, 0x0}, /* SHADOW_MEM_RD_CTRL */
	{"SHADOW_MEM_RD_SFR_ADDR", 0, 16, RWI, 0x0},	/* SHADOW_MEM_RD_SFR_ADDR */
	{"SHADOW_MEM_RD_SFR_DATA", 0, 32, RWI, 0x0},	/* SHADOW_MEM_RD_SFR_DATA */
	{"SC0_CLK_GATE_DISABLE", 1, 1, RW, 0x0},	/* SC0_CTRL */
	{"SC0_ENABLE", 0, 1, RW, 0x0},	/* SC0_CTRL */
	{"SC0_SRC_HPOS", 16, 14, RW, 0x0},	/* SC0_SRC_POS */
	{"SC0_SRC_VPOS", 0, 14, RW, 0x0},	/* SC0_SRC_POS */
	{"SC0_SRC_HSIZE", 16, 14, RW, 0x0}, /* SC0_SRC_SIZE */
	{"SC0_SRC_VSIZE", 0, 14, RW, 0x0},	/* SC0_SRC_SIZE */
	{"SC0_DST_HSIZE", 16, 14, RW, 0x0}, /* SC0_DST_SIZE */
	{"SC0_DST_VSIZE", 0, 14, RW, 0x0},	/* SC0_DST_SIZE */
	{"SC0_H_RATIO", 0, 28, RW, 0x0},	/* SC0_H_RATIO */
	{"SC0_V_RATIO", 0, 28, RW, 0x0},	/* SC0_V_RATIO */
	{"SC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* SC0_H_INIT_PHASE_OFFSET */
	{"SC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* SC0_V_INIT_PHASE_OFFSET */
	{"SC0_ROUND_MODE", 0, 1, RW, 0x0},	/* SC0_ROUND_MODE */
	{"SC0_V_COEFF_0B", 16, 11, RW, 0x0},	/* SC0_V_COEFF_0AB */
	{"SC0_V_COEFF_0A", 0, 11, RW, 0x0}, /* SC0_V_COEFF_0AB */
	{"SC0_V_COEFF_0D", 16, 11, RW, 0x0},	/* SC0_V_COEFF_0CD */
	{"SC0_V_COEFF_0C", 0, 11, RW, 0x0}, /* SC0_V_COEFF_0CD */
	{"SC0_V_COEFF_1B", 16, 11, RW, 0x0},	/* SC0_V_COEFF_1AB */
	{"SC0_V_COEFF_1A", 0, 11, RW, 0x0}, /* SC0_V_COEFF_1AB */
	{"SC0_V_COEFF_1D", 16, 11, RW, 0x0},	/* SC0_V_COEFF_1CD */
	{"SC0_V_COEFF_1C", 0, 11, RW, 0x0}, /* SC0_V_COEFF_1CD */
	{"SC0_V_COEFF_2B", 16, 11, RW, 0x0},	/* SC0_V_COEFF_2AB */
	{"SC0_V_COEFF_2A", 0, 11, RW, 0x0}, /* SC0_V_COEFF_2AB */
	{"SC0_V_COEFF_2D", 16, 11, RW, 0x0},	/* SC0_V_COEFF_2CD */
	{"SC0_V_COEFF_2C", 0, 11, RW, 0x0}, /* SC0_V_COEFF_2CD */
	{"SC0_V_COEFF_3B", 16, 11, RW, 0x0},	/* SC0_V_COEFF_3AB */
	{"SC0_V_COEFF_3A", 0, 11, RW, 0x0}, /* SC0_V_COEFF_3AB */
	{"SC0_V_COEFF_3D", 16, 11, RW, 0x0},	/* SC0_V_COEFF_3CD */
	{"SC0_V_COEFF_3C", 0, 11, RW, 0x0}, /* SC0_V_COEFF_3CD */
	{"SC0_V_COEFF_4B", 16, 11, RW, 0x0},	/* SC0_V_COEFF_4AB */
	{"SC0_V_COEFF_4A", 0, 11, RW, 0x0}, /* SC0_V_COEFF_4AB */
	{"SC0_V_COEFF_4D", 16, 11, RW, 0x0},	/* SC0_V_COEFF_4CD */
	{"SC0_V_COEFF_4C", 0, 11, RW, 0x0}, /* SC0_V_COEFF_4CD */
	{"SC0_V_COEFF_5B", 16, 11, RW, 0x0},	/* SC0_V_COEFF_5AB */
	{"SC0_V_COEFF_5A", 0, 11, RW, 0x0}, /* SC0_V_COEFF_5AB */
	{"SC0_V_COEFF_5D", 16, 11, RW, 0x0},	/* SC0_V_COEFF_5CD */
	{"SC0_V_COEFF_5C", 0, 11, RW, 0x0}, /* SC0_V_COEFF_5CD */
	{"SC0_V_COEFF_6B", 16, 11, RW, 0x0},	/* SC0_V_COEFF_6AB */
	{"SC0_V_COEFF_6A", 0, 11, RW, 0x0}, /* SC0_V_COEFF_6AB */
	{"SC0_V_COEFF_6D", 16, 11, RW, 0x0},	/* SC0_V_COEFF_6CD */
	{"SC0_V_COEFF_6C", 0, 11, RW, 0x0}, /* SC0_V_COEFF_6CD */
	{"SC0_V_COEFF_7B", 16, 11, RW, 0x0},	/* SC0_V_COEFF_7AB */
	{"SC0_V_COEFF_7A", 0, 11, RW, 0x0}, /* SC0_V_COEFF_7AB */
	{"SC0_V_COEFF_7D", 16, 11, RW, 0x0},	/* SC0_V_COEFF_7CD */
	{"SC0_V_COEFF_7C", 0, 11, RW, 0x0}, /* SC0_V_COEFF_7CD */
	{"SC0_V_COEFF_8B", 16, 11, RW, 0x0},	/* SC0_V_COEFF_8AB */
	{"SC0_V_COEFF_8A", 0, 11, RW, 0x0}, /* SC0_V_COEFF_8AB */
	{"SC0_V_COEFF_8D", 16, 11, RW, 0x0},	/* SC0_V_COEFF_8CD */
	{"SC0_V_COEFF_8C", 0, 11, RW, 0x0}, /* SC0_V_COEFF_8CD */
	{"SC0_H_COEFF_0B", 16, 11, RW, 0x0},	/* SC0_H_COEFF_0AB */
	{"SC0_H_COEFF_0A", 0, 11, RW, 0x0}, /* SC0_H_COEFF_0AB */
	{"SC0_H_COEFF_0D", 16, 11, RW, 0x0},	/* SC0_H_COEFF_0CD */
	{"SC0_H_COEFF_0C", 0, 11, RW, 0x0}, /* SC0_H_COEFF_0CD */
	{"SC0_H_COEFF_0F", 16, 11, RW, 0x0},	/* SC0_H_COEFF_0EF */
	{"SC0_H_COEFF_0E", 0, 11, RW, 0x0}, /* SC0_H_COEFF_0EF */
	{"SC0_H_COEFF_0H", 16, 11, RW, 0x0},	/* SC0_H_COEFF_0GH */
	{"SC0_H_COEFF_0G", 0, 11, RW, 0x0}, /* SC0_H_COEFF_0GH */
	{"SC0_H_COEFF_1B", 16, 11, RW, 0x0},	/* SC0_H_COEFF_1AB */
	{"SC0_H_COEFF_1A", 0, 11, RW, 0x0}, /* SC0_H_COEFF_1AB */
	{"SC0_H_COEFF_1D", 16, 11, RW, 0x0},	/* SC0_H_COEFF_1CD */
	{"SC0_H_COEFF_1C", 0, 11, RW, 0x0}, /* SC0_H_COEFF_1CD */
	{"SC0_H_COEFF_1F", 16, 11, RW, 0x0},	/* SC0_H_COEFF_1EF */
	{"SC0_H_COEFF_1E", 0, 11, RW, 0x0}, /* SC0_H_COEFF_1EF */
	{"SC0_H_COEFF_1H", 16, 11, RW, 0x0},	/* SC0_H_COEFF_1GH */
	{"SC0_H_COEFF_1G", 0, 11, RW, 0x0}, /* SC0_H_COEFF_1GH */
	{"SC0_H_COEFF_2B", 16, 11, RW, 0x0},	/* SC0_H_COEFF_2AB */
	{"SC0_H_COEFF_2A", 0, 11, RW, 0x0}, /* SC0_H_COEFF_2AB */
	{"SC0_H_COEFF_2D", 16, 11, RW, 0x0},	/* SC0_H_COEFF_2CD */
	{"SC0_H_COEFF_2C", 0, 11, RW, 0x0}, /* SC0_H_COEFF_2CD */
	{"SC0_H_COEFF_2F", 16, 11, RW, 0x0},	/* SC0_H_COEFF_2EF */
	{"SC0_H_COEFF_2E", 0, 11, RW, 0x0}, /* SC0_H_COEFF_2EF */
	{"SC0_H_COEFF_2H", 16, 11, RW, 0x0},	/* SC0_H_COEFF_2GH */
	{"SC0_H_COEFF_2G", 0, 11, RW, 0x0}, /* SC0_H_COEFF_2GH */
	{"SC0_H_COEFF_3B", 16, 11, RW, 0x0},	/* SC0_H_COEFF_3AB */
	{"SC0_H_COEFF_3A", 0, 11, RW, 0x0}, /* SC0_H_COEFF_3AB */
	{"SC0_H_COEFF_3D", 16, 11, RW, 0x0},	/* SC0_H_COEFF_3CD */
	{"SC0_H_COEFF_3C", 0, 11, RW, 0x0}, /* SC0_H_COEFF_3CD */
	{"SC0_H_COEFF_3F", 16, 11, RW, 0x0},	/* SC0_H_COEFF_3EF */
	{"SC0_H_COEFF_3E", 0, 11, RW, 0x0}, /* SC0_H_COEFF_3EF */
	{"SC0_H_COEFF_3H", 16, 11, RW, 0x0},	/* SC0_H_COEFF_3GH */
	{"SC0_H_COEFF_3G", 0, 11, RW, 0x0}, /* SC0_H_COEFF_3GH */
	{"SC0_H_COEFF_4B", 16, 11, RW, 0x0},	/* SC0_H_COEFF_4AB */
	{"SC0_H_COEFF_4A", 0, 11, RW, 0x0}, /* SC0_H_COEFF_4AB */
	{"SC0_H_COEFF_4D", 16, 11, RW, 0x0},	/* SC0_H_COEFF_4CD */
	{"SC0_H_COEFF_4C", 0, 11, RW, 0x0}, /* SC0_H_COEFF_4CD */
	{"SC0_H_COEFF_4F", 16, 11, RW, 0x0},	/* SC0_H_COEFF_4EF */
	{"SC0_H_COEFF_4E", 0, 11, RW, 0x0}, /* SC0_H_COEFF_4EF */
	{"SC0_H_COEFF_4H", 16, 11, RW, 0x0},	/* SC0_H_COEFF_4GH */
	{"SC0_H_COEFF_4G", 0, 11, RW, 0x0}, /* SC0_H_COEFF_4GH */
	{"SC0_H_COEFF_5B", 16, 11, RW, 0x0},	/* SC0_H_COEFF_5AB */
	{"SC0_H_COEFF_5A", 0, 11, RW, 0x0}, /* SC0_H_COEFF_5AB */
	{"SC0_H_COEFF_5D", 16, 11, RW, 0x0},	/* SC0_H_COEFF_5CD */
	{"SC0_H_COEFF_5C", 0, 11, RW, 0x0}, /* SC0_H_COEFF_5CD */
	{"SC0_H_COEFF_5F", 16, 11, RW, 0x0},	/* SC0_H_COEFF_5EF */
	{"SC0_H_COEFF_5E", 0, 11, RW, 0x0}, /* SC0_H_COEFF_5EF */
	{"SC0_H_COEFF_5H", 16, 11, RW, 0x0},	/* SC0_H_COEFF_5GH */
	{"SC0_H_COEFF_5G", 0, 11, RW, 0x0}, /* SC0_H_COEFF_5GH */
	{"SC0_H_COEFF_6B", 16, 11, RW, 0x0},	/* SC0_H_COEFF_6AB */
	{"SC0_H_COEFF_6A", 0, 11, RW, 0x0}, /* SC0_H_COEFF_6AB */
	{"SC0_H_COEFF_6D", 16, 11, RW, 0x0},	/* SC0_H_COEFF_6CD */
	{"SC0_H_COEFF_6C", 0, 11, RW, 0x0}, /* SC0_H_COEFF_6CD */
	{"SC0_H_COEFF_6F", 16, 11, RW, 0x0},	/* SC0_H_COEFF_6EF */
	{"SC0_H_COEFF_6E", 0, 11, RW, 0x0}, /* SC0_H_COEFF_6EF */
	{"SC0_H_COEFF_6H", 16, 11, RW, 0x0},	/* SC0_H_COEFF_6GH */
	{"SC0_H_COEFF_6G", 0, 11, RW, 0x0}, /* SC0_H_COEFF_6GH */
	{"SC0_H_COEFF_7B", 16, 11, RW, 0x0},	/* SC0_H_COEFF_7AB */
	{"SC0_H_COEFF_7A", 0, 11, RW, 0x0}, /* SC0_H_COEFF_7AB */
	{"SC0_H_COEFF_7D", 16, 11, RW, 0x0},	/* SC0_H_COEFF_7CD */
	{"SC0_H_COEFF_7C", 0, 11, RW, 0x0}, /* SC0_H_COEFF_7CD */
	{"SC0_H_COEFF_7F", 16, 11, RW, 0x0},	/* SC0_H_COEFF_7EF */
	{"SC0_H_COEFF_7E", 0, 11, RW, 0x0}, /* SC0_H_COEFF_7EF */
	{"SC0_H_COEFF_7H", 16, 11, RW, 0x0},	/* SC0_H_COEFF_7GH */
	{"SC0_H_COEFF_7G", 0, 11, RW, 0x0}, /* SC0_H_COEFF_7GH */
	{"SC0_H_COEFF_8B", 16, 11, RW, 0x0},	/* SC0_H_COEFF_8AB */
	{"SC0_H_COEFF_8A", 0, 11, RW, 0x0}, /* SC0_H_COEFF_8AB */
	{"SC0_H_COEFF_8D", 16, 11, RW, 0x0},	/* SC0_H_COEFF_8CD */
	{"SC0_H_COEFF_8C", 0, 11, RW, 0x0}, /* SC0_H_COEFF_8CD */
	{"SC0_H_COEFF_8F", 16, 11, RW, 0x0},	/* SC0_H_COEFF_8EF */
	{"SC0_H_COEFF_8E", 0, 11, RW, 0x0}, /* SC0_H_COEFF_8EF */
	{"SC0_H_COEFF_8H", 16, 11, RW, 0x0},	/* SC0_H_COEFF_8GH */
	{"SC0_H_COEFF_8G", 0, 11, RW, 0x0}, /* SC0_H_COEFF_8GH */
	{"SC1_CLK_GATE_DISABLE", 1, 1, RW, 0x0},	/* SC1_CTRL */
	{"SC1_ENABLE", 0, 1, RW, 0x0},	/* SC1_CTRL */
	{"SC1_SRC_HPOS", 16, 14, RW, 0x0},	/* SC1_SRC_POS */
	{"SC1_SRC_VPOS", 0, 14, RW, 0x0},	/* SC1_SRC_POS */
	{"SC1_SRC_HSIZE", 16, 14, RW, 0x0}, /* SC1_SRC_SIZE */
	{"SC1_SRC_VSIZE", 0, 14, RW, 0x0},	/* SC1_SRC_SIZE */
	{"SC1_DST_HSIZE", 16, 14, RW, 0x0}, /* SC1_DST_SIZE */
	{"SC1_DST_VSIZE", 0, 14, RW, 0x0},	/* SC1_DST_SIZE */
	{"SC1_H_RATIO", 0, 28, RW, 0x0},	/* SC1_H_RATIO */
	{"SC1_V_RATIO", 0, 28, RW, 0x0},	/* SC1_V_RATIO */
	{"SC1_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* SC1_H_INIT_PHASE_OFFSET */
	{"SC1_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* SC1_V_INIT_PHASE_OFFSET */
	{"SC1_ROUND_MODE", 0, 1, RW, 0x0},	/* SC1_ROUND_MODE */
	{"SC1_V_COEFF_0B", 16, 11, RW, 0x0},	/* SC1_V_COEFF_0AB */
	{"SC1_V_COEFF_0A", 0, 11, RW, 0x0}, /* SC1_V_COEFF_0AB */
	{"SC1_V_COEFF_0D", 16, 11, RW, 0x0},	/* SC1_V_COEFF_0CD */
	{"SC1_V_COEFF_0C", 0, 11, RW, 0x0}, /* SC1_V_COEFF_0CD */
	{"SC1_V_COEFF_1B", 16, 11, RW, 0x0},	/* SC1_V_COEFF_1AB */
	{"SC1_V_COEFF_1A", 0, 11, RW, 0x0}, /* SC1_V_COEFF_1AB */
	{"SC1_V_COEFF_1D", 16, 11, RW, 0x0},	/* SC1_V_COEFF_1CD */
	{"SC1_V_COEFF_1C", 0, 11, RW, 0x0}, /* SC1_V_COEFF_1CD */
	{"SC1_V_COEFF_2B", 16, 11, RW, 0x0},	/* SC1_V_COEFF_2AB */
	{"SC1_V_COEFF_2A", 0, 11, RW, 0x0}, /* SC1_V_COEFF_2AB */
	{"SC1_V_COEFF_2D", 16, 11, RW, 0x0},	/* SC1_V_COEFF_2CD */
	{"SC1_V_COEFF_2C", 0, 11, RW, 0x0}, /* SC1_V_COEFF_2CD */
	{"SC1_V_COEFF_3B", 16, 11, RW, 0x0},	/* SC1_V_COEFF_3AB */
	{"SC1_V_COEFF_3A", 0, 11, RW, 0x0}, /* SC1_V_COEFF_3AB */
	{"SC1_V_COEFF_3D", 16, 11, RW, 0x0},	/* SC1_V_COEFF_3CD */
	{"SC1_V_COEFF_3C", 0, 11, RW, 0x0}, /* SC1_V_COEFF_3CD */
	{"SC1_V_COEFF_4B", 16, 11, RW, 0x0},	/* SC1_V_COEFF_4AB */
	{"SC1_V_COEFF_4A", 0, 11, RW, 0x0}, /* SC1_V_COEFF_4AB */
	{"SC1_V_COEFF_4D", 16, 11, RW, 0x0},	/* SC1_V_COEFF_4CD */
	{"SC1_V_COEFF_4C", 0, 11, RW, 0x0}, /* SC1_V_COEFF_4CD */
	{"SC1_V_COEFF_5B", 16, 11, RW, 0x0},	/* SC1_V_COEFF_5AB */
	{"SC1_V_COEFF_5A", 0, 11, RW, 0x0}, /* SC1_V_COEFF_5AB */
	{"SC1_V_COEFF_5D", 16, 11, RW, 0x0},	/* SC1_V_COEFF_5CD */
	{"SC1_V_COEFF_5C", 0, 11, RW, 0x0}, /* SC1_V_COEFF_5CD */
	{"SC1_V_COEFF_6B", 16, 11, RW, 0x0},	/* SC1_V_COEFF_6AB */
	{"SC1_V_COEFF_6A", 0, 11, RW, 0x0}, /* SC1_V_COEFF_6AB */
	{"SC1_V_COEFF_6D", 16, 11, RW, 0x0},	/* SC1_V_COEFF_6CD */
	{"SC1_V_COEFF_6C", 0, 11, RW, 0x0}, /* SC1_V_COEFF_6CD */
	{"SC1_V_COEFF_7B", 16, 11, RW, 0x0},	/* SC1_V_COEFF_7AB */
	{"SC1_V_COEFF_7A", 0, 11, RW, 0x0}, /* SC1_V_COEFF_7AB */
	{"SC1_V_COEFF_7D", 16, 11, RW, 0x0},	/* SC1_V_COEFF_7CD */
	{"SC1_V_COEFF_7C", 0, 11, RW, 0x0}, /* SC1_V_COEFF_7CD */
	{"SC1_V_COEFF_8B", 16, 11, RW, 0x0},	/* SC1_V_COEFF_8AB */
	{"SC1_V_COEFF_8A", 0, 11, RW, 0x0}, /* SC1_V_COEFF_8AB */
	{"SC1_V_COEFF_8D", 16, 11, RW, 0x0},	/* SC1_V_COEFF_8CD */
	{"SC1_V_COEFF_8C", 0, 11, RW, 0x0}, /* SC1_V_COEFF_8CD */
	{"SC1_H_COEFF_0B", 16, 11, RW, 0x0},	/* SC1_H_COEFF_0AB */
	{"SC1_H_COEFF_0A", 0, 11, RW, 0x0}, /* SC1_H_COEFF_0AB */
	{"SC1_H_COEFF_0D", 16, 11, RW, 0x0},	/* SC1_H_COEFF_0CD */
	{"SC1_H_COEFF_0C", 0, 11, RW, 0x0}, /* SC1_H_COEFF_0CD */
	{"SC1_H_COEFF_0F", 16, 11, RW, 0x0},	/* SC1_H_COEFF_0EF */
	{"SC1_H_COEFF_0E", 0, 11, RW, 0x0}, /* SC1_H_COEFF_0EF */
	{"SC1_H_COEFF_0H", 16, 11, RW, 0x0},	/* SC1_H_COEFF_0GH */
	{"SC1_H_COEFF_0G", 0, 11, RW, 0x0}, /* SC1_H_COEFF_0GH */
	{"SC1_H_COEFF_1B", 16, 11, RW, 0x0},	/* SC1_H_COEFF_1AB */
	{"SC1_H_COEFF_1A", 0, 11, RW, 0x0}, /* SC1_H_COEFF_1AB */
	{"SC1_H_COEFF_1D", 16, 11, RW, 0x0},	/* SC1_H_COEFF_1CD */
	{"SC1_H_COEFF_1C", 0, 11, RW, 0x0}, /* SC1_H_COEFF_1CD */
	{"SC1_H_COEFF_1F", 16, 11, RW, 0x0},	/* SC1_H_COEFF_1EF */
	{"SC1_H_COEFF_1E", 0, 11, RW, 0x0}, /* SC1_H_COEFF_1EF */
	{"SC1_H_COEFF_1H", 16, 11, RW, 0x0},	/* SC1_H_COEFF_1GH */
	{"SC1_H_COEFF_1G", 0, 11, RW, 0x0}, /* SC1_H_COEFF_1GH */
	{"SC1_H_COEFF_2B", 16, 11, RW, 0x0},	/* SC1_H_COEFF_2AB */
	{"SC1_H_COEFF_2A", 0, 11, RW, 0x0}, /* SC1_H_COEFF_2AB */
	{"SC1_H_COEFF_2D", 16, 11, RW, 0x0},	/* SC1_H_COEFF_2CD */
	{"SC1_H_COEFF_2C", 0, 11, RW, 0x0}, /* SC1_H_COEFF_2CD */
	{"SC1_H_COEFF_2F", 16, 11, RW, 0x0},	/* SC1_H_COEFF_2EF */
	{"SC1_H_COEFF_2E", 0, 11, RW, 0x0}, /* SC1_H_COEFF_2EF */
	{"SC1_H_COEFF_2H", 16, 11, RW, 0x0},	/* SC1_H_COEFF_2GH */
	{"SC1_H_COEFF_2G", 0, 11, RW, 0x0}, /* SC1_H_COEFF_2GH */
	{"SC1_H_COEFF_3B", 16, 11, RW, 0x0},	/* SC1_H_COEFF_3AB */
	{"SC1_H_COEFF_3A", 0, 11, RW, 0x0}, /* SC1_H_COEFF_3AB */
	{"SC1_H_COEFF_3D", 16, 11, RW, 0x0},	/* SC1_H_COEFF_3CD */
	{"SC1_H_COEFF_3C", 0, 11, RW, 0x0}, /* SC1_H_COEFF_3CD */
	{"SC1_H_COEFF_3F", 16, 11, RW, 0x0},	/* SC1_H_COEFF_3EF */
	{"SC1_H_COEFF_3E", 0, 11, RW, 0x0}, /* SC1_H_COEFF_3EF */
	{"SC1_H_COEFF_3H", 16, 11, RW, 0x0},	/* SC1_H_COEFF_3GH */
	{"SC1_H_COEFF_3G", 0, 11, RW, 0x0}, /* SC1_H_COEFF_3GH */
	{"SC1_H_COEFF_4B", 16, 11, RW, 0x0},	/* SC1_H_COEFF_4AB */
	{"SC1_H_COEFF_4A", 0, 11, RW, 0x0}, /* SC1_H_COEFF_4AB */
	{"SC1_H_COEFF_4D", 16, 11, RW, 0x0},	/* SC1_H_COEFF_4CD */
	{"SC1_H_COEFF_4C", 0, 11, RW, 0x0}, /* SC1_H_COEFF_4CD */
	{"SC1_H_COEFF_4F", 16, 11, RW, 0x0},	/* SC1_H_COEFF_4EF */
	{"SC1_H_COEFF_4E", 0, 11, RW, 0x0}, /* SC1_H_COEFF_4EF */
	{"SC1_H_COEFF_4H", 16, 11, RW, 0x0},	/* SC1_H_COEFF_4GH */
	{"SC1_H_COEFF_4G", 0, 11, RW, 0x0}, /* SC1_H_COEFF_4GH */
	{"SC1_H_COEFF_5B", 16, 11, RW, 0x0},	/* SC1_H_COEFF_5AB */
	{"SC1_H_COEFF_5A", 0, 11, RW, 0x0}, /* SC1_H_COEFF_5AB */
	{"SC1_H_COEFF_5D", 16, 11, RW, 0x0},	/* SC1_H_COEFF_5CD */
	{"SC1_H_COEFF_5C", 0, 11, RW, 0x0}, /* SC1_H_COEFF_5CD */
	{"SC1_H_COEFF_5F", 16, 11, RW, 0x0},	/* SC1_H_COEFF_5EF */
	{"SC1_H_COEFF_5E", 0, 11, RW, 0x0}, /* SC1_H_COEFF_5EF */
	{"SC1_H_COEFF_5H", 16, 11, RW, 0x0},	/* SC1_H_COEFF_5GH */
	{"SC1_H_COEFF_5G", 0, 11, RW, 0x0}, /* SC1_H_COEFF_5GH */
	{"SC1_H_COEFF_6B", 16, 11, RW, 0x0},	/* SC1_H_COEFF_6AB */
	{"SC1_H_COEFF_6A", 0, 11, RW, 0x0}, /* SC1_H_COEFF_6AB */
	{"SC1_H_COEFF_6D", 16, 11, RW, 0x0},	/* SC1_H_COEFF_6CD */
	{"SC1_H_COEFF_6C", 0, 11, RW, 0x0}, /* SC1_H_COEFF_6CD */
	{"SC1_H_COEFF_6F", 16, 11, RW, 0x0},	/* SC1_H_COEFF_6EF */
	{"SC1_H_COEFF_6E", 0, 11, RW, 0x0}, /* SC1_H_COEFF_6EF */
	{"SC1_H_COEFF_6H", 16, 11, RW, 0x0},	/* SC1_H_COEFF_6GH */
	{"SC1_H_COEFF_6G", 0, 11, RW, 0x0}, /* SC1_H_COEFF_6GH */
	{"SC1_H_COEFF_7B", 16, 11, RW, 0x0},	/* SC1_H_COEFF_7AB */
	{"SC1_H_COEFF_7A", 0, 11, RW, 0x0}, /* SC1_H_COEFF_7AB */
	{"SC1_H_COEFF_7D", 16, 11, RW, 0x0},	/* SC1_H_COEFF_7CD */
	{"SC1_H_COEFF_7C", 0, 11, RW, 0x0}, /* SC1_H_COEFF_7CD */
	{"SC1_H_COEFF_7F", 16, 11, RW, 0x0},	/* SC1_H_COEFF_7EF */
	{"SC1_H_COEFF_7E", 0, 11, RW, 0x0}, /* SC1_H_COEFF_7EF */
	{"SC1_H_COEFF_7H", 16, 11, RW, 0x0},	/* SC1_H_COEFF_7GH */
	{"SC1_H_COEFF_7G", 0, 11, RW, 0x0}, /* SC1_H_COEFF_7GH */
	{"SC1_H_COEFF_8B", 16, 11, RW, 0x0},	/* SC1_H_COEFF_8AB */
	{"SC1_H_COEFF_8A", 0, 11, RW, 0x0}, /* SC1_H_COEFF_8AB */
	{"SC1_H_COEFF_8D", 16, 11, RW, 0x0},	/* SC1_H_COEFF_8CD */
	{"SC1_H_COEFF_8C", 0, 11, RW, 0x0}, /* SC1_H_COEFF_8CD */
	{"SC1_H_COEFF_8F", 16, 11, RW, 0x0},	/* SC1_H_COEFF_8EF */
	{"SC1_H_COEFF_8E", 0, 11, RW, 0x0}, /* SC1_H_COEFF_8EF */
	{"SC1_H_COEFF_8H", 16, 11, RW, 0x0},	/* SC1_H_COEFF_8GH */
	{"SC1_H_COEFF_8G", 0, 11, RW, 0x0}, /* SC1_H_COEFF_8GH */
	{"SC2_CLK_GATE_DISABLE", 1, 1, RW, 0x0},	/* SC2_CTRL */
	{"SC2_ENABLE", 0, 1, RW, 0x0},	/* SC2_CTRL */
	{"SC2_SRC_HPOS", 16, 14, RW, 0x0},	/* SC2_SRC_POS */
	{"SC2_SRC_VPOS", 0, 14, RW, 0x0},	/* SC2_SRC_POS */
	{"SC2_SRC_HSIZE", 16, 14, RW, 0x0}, /* SC2_SRC_SIZE */
	{"SC2_SRC_VSIZE", 0, 14, RW, 0x0},	/* SC2_SRC_SIZE */
	{"SC2_DST_HSIZE", 16, 14, RW, 0x0}, /* SC2_DST_SIZE */
	{"SC2_DST_VSIZE", 0, 14, RW, 0x0},	/* SC2_DST_SIZE */
	{"SC2_H_RATIO", 0, 28, RW, 0x0},	/* SC2_H_RATIO */
	{"SC2_V_RATIO", 0, 28, RW, 0x0},	/* SC2_V_RATIO */
	{"SC2_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* SC2_H_INIT_PHASE_OFFSET */
	{"SC2_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* SC2_V_INIT_PHASE_OFFSET */
	{"SC2_ROUND_MODE", 0, 1, RW, 0x0},	/* SC2_ROUND_MODE */
	{"SC2_V_COEFF_0B", 16, 11, RW, 0x0},	/* SC2_V_COEFF_0AB */
	{"SC2_V_COEFF_0A", 0, 11, RW, 0x0}, /* SC2_V_COEFF_0AB */
	{"SC2_V_COEFF_0D", 16, 11, RW, 0x0},	/* SC2_V_COEFF_0CD */
	{"SC2_V_COEFF_0C", 0, 11, RW, 0x0}, /* SC2_V_COEFF_0CD */
	{"SC2_V_COEFF_1B", 16, 11, RW, 0x0},	/* SC2_V_COEFF_1AB */
	{"SC2_V_COEFF_1A", 0, 11, RW, 0x0}, /* SC2_V_COEFF_1AB */
	{"SC2_V_COEFF_1D", 16, 11, RW, 0x0},	/* SC2_V_COEFF_1CD */
	{"SC2_V_COEFF_1C", 0, 11, RW, 0x0}, /* SC2_V_COEFF_1CD */
	{"SC2_V_COEFF_2B", 16, 11, RW, 0x0},	/* SC2_V_COEFF_2AB */
	{"SC2_V_COEFF_2A", 0, 11, RW, 0x0}, /* SC2_V_COEFF_2AB */
	{"SC2_V_COEFF_2D", 16, 11, RW, 0x0},	/* SC2_V_COEFF_2CD */
	{"SC2_V_COEFF_2C", 0, 11, RW, 0x0}, /* SC2_V_COEFF_2CD */
	{"SC2_V_COEFF_3B", 16, 11, RW, 0x0},	/* SC2_V_COEFF_3AB */
	{"SC2_V_COEFF_3A", 0, 11, RW, 0x0}, /* SC2_V_COEFF_3AB */
	{"SC2_V_COEFF_3D", 16, 11, RW, 0x0},	/* SC2_V_COEFF_3CD */
	{"SC2_V_COEFF_3C", 0, 11, RW, 0x0}, /* SC2_V_COEFF_3CD */
	{"SC2_V_COEFF_4B", 16, 11, RW, 0x0},	/* SC2_V_COEFF_4AB */
	{"SC2_V_COEFF_4A", 0, 11, RW, 0x0}, /* SC2_V_COEFF_4AB */
	{"SC2_V_COEFF_4D", 16, 11, RW, 0x0},	/* SC2_V_COEFF_4CD */
	{"SC2_V_COEFF_4C", 0, 11, RW, 0x0}, /* SC2_V_COEFF_4CD */
	{"SC2_V_COEFF_5B", 16, 11, RW, 0x0},	/* SC2_V_COEFF_5AB */
	{"SC2_V_COEFF_5A", 0, 11, RW, 0x0}, /* SC2_V_COEFF_5AB */
	{"SC2_V_COEFF_5D", 16, 11, RW, 0x0},	/* SC2_V_COEFF_5CD */
	{"SC2_V_COEFF_5C", 0, 11, RW, 0x0}, /* SC2_V_COEFF_5CD */
	{"SC2_V_COEFF_6B", 16, 11, RW, 0x0},	/* SC2_V_COEFF_6AB */
	{"SC2_V_COEFF_6A", 0, 11, RW, 0x0}, /* SC2_V_COEFF_6AB */
	{"SC2_V_COEFF_6D", 16, 11, RW, 0x0},	/* SC2_V_COEFF_6CD */
	{"SC2_V_COEFF_6C", 0, 11, RW, 0x0}, /* SC2_V_COEFF_6CD */
	{"SC2_V_COEFF_7B", 16, 11, RW, 0x0},	/* SC2_V_COEFF_7AB */
	{"SC2_V_COEFF_7A", 0, 11, RW, 0x0}, /* SC2_V_COEFF_7AB */
	{"SC2_V_COEFF_7D", 16, 11, RW, 0x0},	/* SC2_V_COEFF_7CD */
	{"SC2_V_COEFF_7C", 0, 11, RW, 0x0}, /* SC2_V_COEFF_7CD */
	{"SC2_V_COEFF_8B", 16, 11, RW, 0x0},	/* SC2_V_COEFF_8AB */
	{"SC2_V_COEFF_8A", 0, 11, RW, 0x0}, /* SC2_V_COEFF_8AB */
	{"SC2_V_COEFF_8D", 16, 11, RW, 0x0},	/* SC2_V_COEFF_8CD */
	{"SC2_V_COEFF_8C", 0, 11, RW, 0x0}, /* SC2_V_COEFF_8CD */
	{"SC2_H_COEFF_0B", 16, 11, RW, 0x0},	/* SC2_H_COEFF_0AB */
	{"SC2_H_COEFF_0A", 0, 11, RW, 0x0}, /* SC2_H_COEFF_0AB */
	{"SC2_H_COEFF_0D", 16, 11, RW, 0x0},	/* SC2_H_COEFF_0CD */
	{"SC2_H_COEFF_0C", 0, 11, RW, 0x0}, /* SC2_H_COEFF_0CD */
	{"SC2_H_COEFF_0F", 16, 11, RW, 0x0},	/* SC2_H_COEFF_0EF */
	{"SC2_H_COEFF_0E", 0, 11, RW, 0x0}, /* SC2_H_COEFF_0EF */
	{"SC2_H_COEFF_0H", 16, 11, RW, 0x0},	/* SC2_H_COEFF_0GH */
	{"SC2_H_COEFF_0G", 0, 11, RW, 0x0}, /* SC2_H_COEFF_0GH */
	{"SC2_H_COEFF_1B", 16, 11, RW, 0x0},	/* SC2_H_COEFF_1AB */
	{"SC2_H_COEFF_1A", 0, 11, RW, 0x0}, /* SC2_H_COEFF_1AB */
	{"SC2_H_COEFF_1D", 16, 11, RW, 0x0},	/* SC2_H_COEFF_1CD */
	{"SC2_H_COEFF_1C", 0, 11, RW, 0x0}, /* SC2_H_COEFF_1CD */
	{"SC2_H_COEFF_1F", 16, 11, RW, 0x0},	/* SC2_H_COEFF_1EF */
	{"SC2_H_COEFF_1E", 0, 11, RW, 0x0}, /* SC2_H_COEFF_1EF */
	{"SC2_H_COEFF_1H", 16, 11, RW, 0x0},	/* SC2_H_COEFF_1GH */
	{"SC2_H_COEFF_1G", 0, 11, RW, 0x0}, /* SC2_H_COEFF_1GH */
	{"SC2_H_COEFF_2B", 16, 11, RW, 0x0},	/* SC2_H_COEFF_2AB */
	{"SC2_H_COEFF_2A", 0, 11, RW, 0x0}, /* SC2_H_COEFF_2AB */
	{"SC2_H_COEFF_2D", 16, 11, RW, 0x0},	/* SC2_H_COEFF_2CD */
	{"SC2_H_COEFF_2C", 0, 11, RW, 0x0}, /* SC2_H_COEFF_2CD */
	{"SC2_H_COEFF_2F", 16, 11, RW, 0x0},	/* SC2_H_COEFF_2EF */
	{"SC2_H_COEFF_2E", 0, 11, RW, 0x0}, /* SC2_H_COEFF_2EF */
	{"SC2_H_COEFF_2H", 16, 11, RW, 0x0},	/* SC2_H_COEFF_2GH */
	{"SC2_H_COEFF_2G", 0, 11, RW, 0x0}, /* SC2_H_COEFF_2GH */
	{"SC2_H_COEFF_3B", 16, 11, RW, 0x0},	/* SC2_H_COEFF_3AB */
	{"SC2_H_COEFF_3A", 0, 11, RW, 0x0}, /* SC2_H_COEFF_3AB */
	{"SC2_H_COEFF_3D", 16, 11, RW, 0x0},	/* SC2_H_COEFF_3CD */
	{"SC2_H_COEFF_3C", 0, 11, RW, 0x0}, /* SC2_H_COEFF_3CD */
	{"SC2_H_COEFF_3F", 16, 11, RW, 0x0},	/* SC2_H_COEFF_3EF */
	{"SC2_H_COEFF_3E", 0, 11, RW, 0x0}, /* SC2_H_COEFF_3EF */
	{"SC2_H_COEFF_3H", 16, 11, RW, 0x0},	/* SC2_H_COEFF_3GH */
	{"SC2_H_COEFF_3G", 0, 11, RW, 0x0}, /* SC2_H_COEFF_3GH */
	{"SC2_H_COEFF_4B", 16, 11, RW, 0x0},	/* SC2_H_COEFF_4AB */
	{"SC2_H_COEFF_4A", 0, 11, RW, 0x0}, /* SC2_H_COEFF_4AB */
	{"SC2_H_COEFF_4D", 16, 11, RW, 0x0},	/* SC2_H_COEFF_4CD */
	{"SC2_H_COEFF_4C", 0, 11, RW, 0x0}, /* SC2_H_COEFF_4CD */
	{"SC2_H_COEFF_4F", 16, 11, RW, 0x0},	/* SC2_H_COEFF_4EF */
	{"SC2_H_COEFF_4E", 0, 11, RW, 0x0}, /* SC2_H_COEFF_4EF */
	{"SC2_H_COEFF_4H", 16, 11, RW, 0x0},	/* SC2_H_COEFF_4GH */
	{"SC2_H_COEFF_4G", 0, 11, RW, 0x0}, /* SC2_H_COEFF_4GH */
	{"SC2_H_COEFF_5B", 16, 11, RW, 0x0},	/* SC2_H_COEFF_5AB */
	{"SC2_H_COEFF_5A", 0, 11, RW, 0x0}, /* SC2_H_COEFF_5AB */
	{"SC2_H_COEFF_5D", 16, 11, RW, 0x0},	/* SC2_H_COEFF_5CD */
	{"SC2_H_COEFF_5C", 0, 11, RW, 0x0}, /* SC2_H_COEFF_5CD */
	{"SC2_H_COEFF_5F", 16, 11, RW, 0x0},	/* SC2_H_COEFF_5EF */
	{"SC2_H_COEFF_5E", 0, 11, RW, 0x0}, /* SC2_H_COEFF_5EF */
	{"SC2_H_COEFF_5H", 16, 11, RW, 0x0},	/* SC2_H_COEFF_5GH */
	{"SC2_H_COEFF_5G", 0, 11, RW, 0x0}, /* SC2_H_COEFF_5GH */
	{"SC2_H_COEFF_6B", 16, 11, RW, 0x0},	/* SC2_H_COEFF_6AB */
	{"SC2_H_COEFF_6A", 0, 11, RW, 0x0}, /* SC2_H_COEFF_6AB */
	{"SC2_H_COEFF_6D", 16, 11, RW, 0x0},	/* SC2_H_COEFF_6CD */
	{"SC2_H_COEFF_6C", 0, 11, RW, 0x0}, /* SC2_H_COEFF_6CD */
	{"SC2_H_COEFF_6F", 16, 11, RW, 0x0},	/* SC2_H_COEFF_6EF */
	{"SC2_H_COEFF_6E", 0, 11, RW, 0x0}, /* SC2_H_COEFF_6EF */
	{"SC2_H_COEFF_6H", 16, 11, RW, 0x0},	/* SC2_H_COEFF_6GH */
	{"SC2_H_COEFF_6G", 0, 11, RW, 0x0}, /* SC2_H_COEFF_6GH */
	{"SC2_H_COEFF_7B", 16, 11, RW, 0x0},	/* SC2_H_COEFF_7AB */
	{"SC2_H_COEFF_7A", 0, 11, RW, 0x0}, /* SC2_H_COEFF_7AB */
	{"SC2_H_COEFF_7D", 16, 11, RW, 0x0},	/* SC2_H_COEFF_7CD */
	{"SC2_H_COEFF_7C", 0, 11, RW, 0x0}, /* SC2_H_COEFF_7CD */
	{"SC2_H_COEFF_7F", 16, 11, RW, 0x0},	/* SC2_H_COEFF_7EF */
	{"SC2_H_COEFF_7E", 0, 11, RW, 0x0}, /* SC2_H_COEFF_7EF */
	{"SC2_H_COEFF_7H", 16, 11, RW, 0x0},	/* SC2_H_COEFF_7GH */
	{"SC2_H_COEFF_7G", 0, 11, RW, 0x0}, /* SC2_H_COEFF_7GH */
	{"SC2_H_COEFF_8B", 16, 11, RW, 0x0},	/* SC2_H_COEFF_8AB */
	{"SC2_H_COEFF_8A", 0, 11, RW, 0x0}, /* SC2_H_COEFF_8AB */
	{"SC2_H_COEFF_8D", 16, 11, RW, 0x0},	/* SC2_H_COEFF_8CD */
	{"SC2_H_COEFF_8C", 0, 11, RW, 0x0}, /* SC2_H_COEFF_8CD */
	{"SC2_H_COEFF_8F", 16, 11, RW, 0x0},	/* SC2_H_COEFF_8EF */
	{"SC2_H_COEFF_8E", 0, 11, RW, 0x0}, /* SC2_H_COEFF_8EF */
	{"SC2_H_COEFF_8H", 16, 11, RW, 0x0},	/* SC2_H_COEFF_8GH */
	{"SC2_H_COEFF_8G", 0, 11, RW, 0x0}, /* SC2_H_COEFF_8GH */
	{"PC0_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0},	/* PC0_CTRL */
	{"PC0_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},	/* PC0_CTRL */
	{"PC0_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},	/* PC0_CTRL */
	{"PC0_CLK_GATE_DISABLE", 1, 1, RW, 0x0},	/* PC0_CTRL */
	{"PC0_ENABLE", 0, 1, RW, 0x0},	/* PC0_CTRL */
	{"PC0_IMG_HSIZE", 16, 14, RW, 0x0}, /* PC0_IMG_SIZE */
	{"PC0_IMG_VSIZE", 0, 14, RW, 0x0},	/* PC0_IMG_SIZE */
	{"PC0_DST_HSIZE", 16, 14, RW, 0x0}, /* PC0_DST_SIZE */
	{"PC0_DST_VSIZE", 0, 14, RW, 0x0},	/* PC0_DST_SIZE */
	{"PC0_H_RATIO", 0, 24, RW, 0x0},	/* PC0_H_RATIO */
	{"PC0_V_RATIO", 0, 24, RW, 0x0},	/* PC0_V_RATIO */
	{"PC0_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* PC0_H_INIT_PHASE_OFFSET */
	{"PC0_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* PC0_V_INIT_PHASE_OFFSET */
	{"PC0_ROUND_MODE", 0, 1, RW, 0x0},	/* PC0_ROUND_MODE */
	{"PC0_H_COEFF_SEL", 16, 3, RW, 0x0},	/* PC0_COEFF_CTRL */
	{"PC0_V_COEFF_SEL", 0, 3, RW, 0x0}, /* PC0_COEFF_CTRL */
	{"PC0_CONV420_ENABLE", 0, 1, RW, 0x0},	/* PC0_CONV420_CTRL */
	{"PC0_CONV420_WEIGHT", 0, 5, RW, 0x0},	/* PC0_CONV420_WEIGHT */
	{"PC0_BCHS_ENABLE", 0, 1, RW, 0x0}, /* PC0_BCHS_CTRL */
	{"PC0_BCHS_YOFFSET", 16, 10, RW, 0x0},	/* PC0_BCHS_BC */
	{"PC0_BCHS_YGAIN", 0, 14, RW, 0x0}, /* PC0_BCHS_BC */
	{"PC0_BCHS_C_GAIN_01", 16, 15, RW, 0x0},	/* PC0_BCHS_HS1 */
	{"PC0_BCHS_C_GAIN_00", 0, 15, RW, 0x0}, /* PC0_BCHS_HS1 */
	{"PC0_BCHS_C_GAIN_11", 16, 15, RW, 0x0},	/* PC0_BCHS_HS2 */
	{"PC0_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /* PC0_BCHS_HS2 */
	{"PC0_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x0},	/* PC0_BCHS_CLAMP_Y */
	{"PC0_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0},	/* PC0_BCHS_CLAMP_Y */
	{"PC0_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x0},	/* PC0_BCHS_CLAMP_C */
	{"PC0_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0},	/* PC0_BCHS_CLAMP_C */
	{"PC0_DMA_OUT_ENABLE", 0, 1, RW, 0x0},	/* PC0_DMA_OUT_CTRL */
	{"PC1_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0},	/* PC1_CTRL */
	{"PC1_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},	/* PC1_CTRL */
	{"PC1_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},	/* PC1_CTRL */
	{"PC1_CLK_GATE_DISABLE", 1, 1, RW, 0x0},	/* PC1_CTRL */
	{"PC1_ENABLE", 0, 1, RW, 0x0},	/* PC1_CTRL */
	{"PC1_IMG_HSIZE", 16, 14, RW, 0x0}, /* PC1_IMG_SIZE */
	{"PC1_IMG_VSIZE", 0, 14, RW, 0x0},	/* PC1_IMG_SIZE */
	{"PC1_DST_HSIZE", 16, 14, RW, 0x0}, /* PC1_DST_SIZE */
	{"PC1_DST_VSIZE", 0, 14, RW, 0x0},	/* PC1_DST_SIZE */
	{"PC1_H_RATIO", 0, 24, RW, 0x0},	/* PC1_H_RATIO */
	{"PC1_V_RATIO", 0, 24, RW, 0x0},	/* PC1_V_RATIO */
	{"PC1_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* PC1_H_INIT_PHASE_OFFSET */
	{"PC1_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* PC1_V_INIT_PHASE_OFFSET */
	{"PC1_ROUND_MODE", 0, 1, RW, 0x0},	/* PC1_ROUND_MODE */
	{"PC1_H_COEFF_SEL", 16, 3, RW, 0x0},	/* PC1_COEFF_CTRL */
	{"PC1_V_COEFF_SEL", 0, 3, RW, 0x0}, /* PC1_COEFF_CTRL */
	{"PC1_CONV420_ENABLE", 0, 1, RW, 0x0},	/* PC1_CONV420_CTRL */
	{"PC1_CONV420_WEIGHT", 0, 5, RW, 0x0},	/* PC1_CONV420_WEIGHT */
	{"PC1_BCHS_ENABLE", 0, 1, RW, 0x0}, /* PC1_BCHS_CTRL */
	{"PC1_BCHS_YOFFSET", 16, 10, RW, 0x0},	/* PC1_BCHS_BC */
	{"PC1_BCHS_YGAIN", 0, 14, RW, 0x0}, /* PC1_BCHS_BC */
	{"PC1_BCHS_C_GAIN_01", 16, 15, RW, 0x0},	/* PC1_BCHS_HS1 */
	{"PC1_BCHS_C_GAIN_00", 0, 15, RW, 0x0}, /* PC1_BCHS_HS1 */
	{"PC1_BCHS_C_GAIN_11", 16, 15, RW, 0x0},	/* PC1_BCHS_HS2 */
	{"PC1_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /* PC1_BCHS_HS2 */
	{"PC1_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x0},	/* PC1_BCHS_CLAMP_Y */
	{"PC1_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0},	/* PC1_BCHS_CLAMP_Y */
	{"PC1_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x0},	/* PC1_BCHS_CLAMP_C */
	{"PC1_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0},	/* PC1_BCHS_CLAMP_C */
	{"PC1_DMA_OUT_ENABLE", 0, 1, RW, 0x0},	/* PC1_DMA_OUT_CTRL */
	{"PC2_LB_CTRL_CLK_GATE_DISABLE", 4, 1, RW, 0x0},	/* PC2_CTRL */
	{"PC2_BCHS_CLK_GATE_DISABLE", 3, 1, RW, 0x0},	/* PC2_CTRL */
	{"PC2_CONV420_CLK_GATE_DISABLE", 2, 1, RW, 0x0},	/* PC2_CTRL */
	{"PC2_CLK_GATE_DISABLE", 1, 1, RW, 0x0},	/* PC2_CTRL */
	{"PC2_ENABLE", 0, 1, RW, 0x0},	/* PC2_CTRL */
	{"PC2_IMG_HSIZE", 16, 14, RW, 0x0}, /* PC2_IMG_SIZE */
	{"PC2_IMG_VSIZE", 0, 14, RW, 0x0},	/* PC2_IMG_SIZE */
	{"PC2_DST_HSIZE", 16, 14, RW, 0x0}, /* PC2_DST_SIZE */
	{"PC2_DST_VSIZE", 0, 14, RW, 0x0},	/* PC2_DST_SIZE */
	{"PC2_H_RATIO", 0, 24, RW, 0x0},	/* PC2_H_RATIO */
	{"PC2_V_RATIO", 0, 24, RW, 0x0},	/* PC2_V_RATIO */
	{"PC2_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* PC2_H_INIT_PHASE_OFFSET */
	{"PC2_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0},	/* PC2_V_INIT_PHASE_OFFSET */
	{"PC2_ROUND_MODE", 0, 1, RW, 0x0},	/* PC2_ROUND_MODE */
	{"PC2_H_COEFF_SEL", 16, 3, RW, 0x0},	/* PC2_COEFF_CTRL */
	{"PC2_V_COEFF_SEL", 0, 3, RW, 0x0}, /* PC2_COEFF_CTRL */
	{"PC2_CONV420_ENABLE", 0, 1, RW, 0x0},	/* PC2_CONV420_CTRL */
	{"PC2_CONV420_WEIGHT", 0, 5, RW, 0x0},	/* PC2_CONV420_WEIGHT */
	{"PC2_BCHS_ENABLE", 0, 1, RW, 0x0}, /* PC2_BCHS_CTRL */
	{"PC2_BCHS_YOFFSET", 16, 10, RW, 0x0},	/* PC2_BCHS_BC */
	{"PC2_BCHS_YGAIN", 0, 14, RW, 0x0}, /* PC2_BCHS_BC */
	{"PC2_BCHS_C_GAIN_01", 16, 15, RW, 0x0},	/* PC2_BCHS_HS1 */
	{"PC2_BCHS_C_GAIN_00", 0, 15, RW, 0x0}, /* PC2_BCHS_HS1 */
	{"PC2_BCHS_C_GAIN_11", 16, 15, RW, 0x0},	/* PC2_BCHS_HS2 */
	{"PC2_BCHS_C_GAIN_10", 0, 15, RW, 0x0}, /* PC2_BCHS_HS2 */
	{"PC2_BCHS_Y_CLAMP_MAX", 16, 10, RW, 0x0},	/* PC2_BCHS_CLAMP_Y */
	{"PC2_BCHS_Y_CLAMP_MIN", 0, 10, RW, 0x0},	/* PC2_BCHS_CLAMP_Y */
	{"PC2_BCHS_C_CLAMP_MAX", 16, 10, RW, 0x0},	/* PC2_BCHS_CLAMP_C */
	{"PC2_BCHS_C_CLAMP_MIN", 0, 10, RW, 0x0},	/* PC2_BCHS_CLAMP_C */
	{"PC2_DMA_OUT_ENABLE", 0, 1, RW, 0x0},	/* PC2_DMA_OUT_CTRL */
	{"DS_CLK_GATE_DISABLE", 1, 1, RW, 0x0}, /* DS_CTRL */
	{"DS_ENABLE", 0, 1, RW, 0x0},	/* DS_CTRL */
	{"DS_IMG_HSIZE", 16, 14, RW, 0x0},	/* DS_IMG_SIZE */
	{"DS_IMG_VSIZE", 0, 14, RW, 0x0},	/* DS_IMG_SIZE */
	{"DS_CROP_POS_H", 16, 14, RW, 0x0}, /* DS_CROP_POS */
	{"DS_CROP_POS_V", 0, 14, RW, 0x0},	/* DS_CROP_POS */
	{"DS_SRC_HSIZE", 16, 14, RW, 0x0},	/* DS_SRC_SIZE */
	{"DS_SRC_VSIZE", 0, 14, RW, 0x0},	/* DS_SRC_SIZE */
	{"DS_DST_HSIZE", 16, 14, RW, 0x0},	/* DS_DST_SIZE */
	{"DS_DST_VSIZE", 0, 14, RW, 0x0},	/* DS_DST_SIZE */
	{"DS_H_RATIO", 0, 24, RW, 0x0}, /* DS_H_RATIO */
	{"DS_V_RATIO", 0, 24, RW, 0x0}, /* DS_V_RATIO */
	{"DS_H_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* DS_H_INIT_PHASE_OFFSET */
	{"DS_V_INIT_PHASE_OFFSET", 0, 20, RW, 0x0}, /* DS_V_INIT_PHASE_OFFSET */
	{"DS_GAMMA_EN", 0, 1, RW, 0x0}, /* DS_GAMMA_EN */
	{"DS_GAMMA_TBL_1", 16, 10, RW, 0x0},	/* DS_GAMMA_TBL_01 */
	{"DS_GAMMA_TBL_0", 0, 10, RW, 0x0}, /* DS_GAMMA_TBL_01 */
	{"DS_GAMMA_TBL_3", 16, 10, RW, 0x0},	/* DS_GAMMA_TBL_23 */
	{"DS_GAMMA_TBL_2", 0, 10, RW, 0x0}, /* DS_GAMMA_TBL_23 */
	{"DS_GAMMA_TBL_5", 16, 10, RW, 0x0},	/* DS_GAMMA_TBL_45 */
	{"DS_GAMMA_TBL_4", 0, 10, RW, 0x0}, /* DS_GAMMA_TBL_45 */
	{"DS_GAMMA_TBL_7", 16, 10, RW, 0x0},	/* DS_GAMMA_TBL_67 */
	{"DS_GAMMA_TBL_6", 0, 10, RW, 0x0}, /* DS_GAMMA_TBL_67 */
	{"DS_GAMMA_TBL_9", 16, 10, RW, 0x0},	/* DS_GAMMA_TBL_89 */
	{"DS_GAMMA_TBL_8", 0, 10, RW, 0x0}, /* DS_GAMMA_TBL_89 */
	{"DS_GAMMA_TBL_B", 16, 10, RW, 0x0},	/* DS_GAMMA_TBL_AB */
	{"DS_GAMMA_TBL_A", 0, 10, RW, 0x0}, /* DS_GAMMA_TBL_AB */
	{"DS_GAMMA_TBL_D", 16, 10, RW, 0x0},	/* DS_GAMMA_TBL_CD */
	{"DS_GAMMA_TBL_C", 0, 10, RW, 0x0}, /* DS_GAMMA_TBL_CD */
	{"DS_GAMMA_TBL_F", 16, 11, RW, 0x0},	/* DS_GAMMA_TBL_EF */
	{"DS_GAMMA_TBL_E", 0, 10, RW, 0x0}, /* DS_GAMMA_TBL_EF */
	{"DS_DMA_OUT_ENABLE", 0, 1, RW, 0x0},	/* DS_DMA_OUT_CTRL */
	{"HWFC_SWRESET", 0, 1, RIW, 0x0},	/* HWFC_SWRESET */
	{"HWFC_MODE", 0, 3, RW, 0x0},	/* HWFC_MODE */
	{"HWFC_REGION_IDX_BIN_B", 16, 12, RWI, 0x0},	/* HWFC_REGION_IDX_BIN */
	{"HWFC_REGION_IDX_BIN_A", 0, 12, RWI, 0x0}, /* HWFC_REGION_IDX_BIN */
	{"HWFC_REGION_IDX_GRAY_B", 16, 12, RWI, 0x0},	/* HWFC_REGION_IDX_GRAY */
	{"HWFC_REGION_IDX_GRAY_A", 0, 12, RWI, 0x0},	/* HWFC_REGION_IDX_GRAY */
	{"HWFC_CURR_REGION_B", 16, 12, RWI, 0x0},	/* HWFC_CURR_REGION */
	{"HWFC_CURR_REGION_A", 0, 12, RWI, 0x0},	/* HWFC_CURR_REGION */
	{"HWFC_FORMAT_A", 28, 1, RW, 0x0},	/* HWFC_CONFIG_IMAGE_A */
	{"HWFC_ID2_A", 20, 6, RW, 0x0}, /* HWFC_CONFIG_IMAGE_A */
	{"HWFC_ID1_A", 12, 6, RW, 0x0}, /* HWFC_CONFIG_IMAGE_A */
	{"HWFC_ID0_A", 4, 6, RW, 0x0},	/* HWFC_CONFIG_IMAGE_A */
	{"HWFC_PLANE_A", 0, 2, RW, 0x0},	/* HWFC_CONFIG_IMAGE_A */
	{"HWFC_TOTAL_IMAGE_BYTE0_A", 0, 28, RW, 0x0},	/* HWFC_TOTAL_IMAGE_BYTE0_A */
	{"HWFC_TOTAL_WIDTH_BYTE0_A", 0, 15, RW, 0x0},	/* HWFC_TOTAL_WIDTH_BYTE0_A */
	{"HWFC_TOTAL_IMAGE_BYTE1_A", 0, 28, RW, 0x0},	/* HWFC_TOTAL_IMAGE_BYTE1_A */
	{"HWFC_TOTAL_WIDTH_BYTE1_A", 0, 15, RW, 0x0},	/* HWFC_TOTAL_WIDTH_BYTE1_A */
	{"HWFC_TOTAL_IMAGE_BYTE2_A", 0, 28, RW, 0x0},	/* HWFC_TOTAL_IMAGE_BYTE2_A */
	{"HWFC_TOTAL_WIDTH_BYTE2_A", 0, 15, RW, 0x0},	/* HWFC_TOTAL_WIDTH_BYTE2_A */
	{"HWFC_FORMAT_B", 28, 1, RW, 0x0},	/* HWFC_CONFIG_IMAGE_B */
	{"HWFC_ID2_B", 20, 6, RW, 0x0}, /* HWFC_CONFIG_IMAGE_B */
	{"HWFC_ID1_B", 12, 6, RW, 0x0}, /* HWFC_CONFIG_IMAGE_B */
	{"HWFC_ID0_B", 4, 6, RW, 0x0},	/* HWFC_CONFIG_IMAGE_B */
	{"HWFC_PLANE_B", 0, 2, RW, 0x0},	/* HWFC_CONFIG_IMAGE_B */
	{"HWFC_TOTAL_IMAGE_BYTE0_B", 0, 28, RW, 0x0},	/* HWFC_TOTAL_IMAGE_BYTE0_B */
	{"HWFC_TOTAL_WIDTH_BYTE0_B", 0, 15, RW, 0x0},	/* HWFC_TOTAL_WIDTH_BYTE0_B */
	{"HWFC_TOTAL_IMAGE_BYTE1_B", 0, 28, RW, 0x0},	/* HWFC_TOTAL_IMAGE_BYTE1_B */
	{"HWFC_TOTAL_WIDTH_BYTE1_B", 0, 15, RW, 0x0},	/* HWFC_TOTAL_WIDTH_BYTE1_B */
	{"HWFC_TOTAL_IMAGE_BYTE2_B", 0, 28, RW, 0x0},	/* HWFC_TOTAL_IMAGE_BYTE2_B */
	{"HWFC_TOTAL_WIDTH_BYTE2_B", 0, 15, RW, 0x0},	/* HWFC_TOTAL_WIDTH_BYTE2_B */
	{"HWFC_INDEX_RESET", 0, 1, RIW, 0x0},	/* HWFC_INDEX_RESET */
	{"HWFC_ENABLE_AUTO_CLEAR", 0, 1, RW, 0x0},	/* HWFC_ENABLE_AUTO_CLEAR */
	{"TDNR_RDMA_EN", 3, 1, RW, 0x0},	/* TDNR_MODE_SELECTION */
	{"TDNR_WDMA_EN", 2, 1, RW, 0x0},	/* TDNR_MODE_SELECTION */
	{"TDNR_MODE", 0, 2, RW, 0x0},	/* TDNR_MODE_SELECTION */
	{"TDNR_AUTO_COEF_3D", 1, 1, RW, 0x0},	/* TDNR_TEMPORAL_WEIGHTS_CALCULATION_CONFIG */
	{"TDNR_AVG_CUR", 0, 1, RW, 0x0},	/* TDNR_TEMPORAL_WEIGHTS_CALCULATION_CONFIG */
	{"TDNR_Y_X_GRID_1", 16, 10, RW, 0x0},	/* TDNR_X_GRID_Y */
	{"TDNR_Y_X_GRID_0", 0, 10, RW, 0x0},	/* TDNR_X_GRID_Y */
	{"TDNR_Y_X_GRID_2", 0, 10, RW, 0x0},	/* TDNR_X_GRID_Y_1 */
	{"TDNR_Y_STD_OFFSET", 0, 10, RW, 0x0},	/* TDNR_Y_STD_OFFSET */
	{"TDNR_Y_X_SLOPE_1", 16, 12, RW, 0x0},	/* TDNR_Y_STD_SLOPE */
	{"TDNR_Y_X_SLOPE_0", 0, 12, RW, 0x0},	/* TDNR_Y_STD_SLOPE */
	{"TDNR_Y_X_SLOPE_3", 16, 12, RW, 0x0},	/* TDNR_Y_STD_SLOPE_1 */
	{"TDNR_Y_X_SLOPE_2", 0, 12, RW, 0x0},	/* TDNR_Y_STD_SLOPE_1 */
	{"TDNR_U_X_GRID_1", 16, 10, RW, 0x0},	/* TDNR_X_GRID_U */
	{"TDNR_U_X_GRID_0", 0, 10, RW, 0x0},	/* TDNR_X_GRID_U */
	{"TDNR_U_X_GRID_2", 0, 10, RW, 0x0},	/* TDNR_X_GRID_U_1 */
	{"TDNR_U_STD_OFFSET", 0, 10, RW, 0x0},	/* TDNR_U_STD_OFFSET */
	{"TDNR_U_X_SLOPE_1", 16, 12, RW, 0x0},	/* TDNR_U_STD_SLOPE */
	{"TDNR_U_X_SLOPE_0", 0, 12, RW, 0x0},	/* TDNR_U_STD_SLOPE */
	{"TDNR_U_X_SLOPE_3", 16, 12, RW, 0x0},	/* TDNR_U_STD_SLOPE_1 */
	{"TDNR_U_X_SLOPE_2", 0, 12, RW, 0x0},	/* TDNR_U_STD_SLOPE_1 */
	{"TDNR_V_X_GRID_1", 16, 10, RW, 0x0},	/* TDNR_X_GRID_V */
	{"TDNR_V_X_GRID_0", 0, 10, RW, 0x0},	/* TDNR_X_GRID_V */
	{"TDNR_V_X_GRID_2", 0, 10, RW, 0x0},	/* TDNR_X_GRID_V_1 */
	{"TDNR_V_STD_OFFSET", 0, 10, RW, 0x0},	/* TDNR_V_STD_OFFSET */
	{"TDNR_V_X_SLOPE_1", 16, 12, RW, 0x0},	/* TDNR_V_STD_SLOPE */
	{"TDNR_V_X_SLOPE_0", 0, 12, RW, 0x0},	/* TDNR_V_STD_SLOPE */
	{"TDNR_V_X_SLOPE_3", 16, 12, RW, 0x0},	/* TDNR_V_STD_SLOPE_1 */
	{"TDNR_V_X_SLOPE_2", 0, 12, RW, 0x0},	/* TDNR_V_STD_SLOPE_1 */
	{"TDNR_UV_WGT2", 24, 5, RW, 0x0},	/* TDNR_TEMPORAL_WIEGHTS_COEFFS */
	{"TDNR_UV_WGT1", 16, 5, RW, 0x0},	/* TDNR_TEMPORAL_WIEGHTS_COEFFS */
	{"TDNR_Y_WGT2", 8, 5, RW, 0x0}, /* TDNR_TEMPORAL_WIEGHTS_COEFFS */
	{"TDNR_Y_WGT1", 0, 5, RW, 0x0}, /* TDNR_TEMPORAL_WIEGHTS_COEFFS */
	{"TDNR_Y_GAIN3", 16, 8, RW, 0x0},	/* TDNR_AUTO_LUT_Y_GAINS */
	{"TDNR_Y_GAIN2", 8, 8, RW, 0x0},	/* TDNR_AUTO_LUT_Y_GAINS */
	{"TDNR_Y_GAIN1", 0, 8, RW, 0x0},	/* TDNR_AUTO_LUT_Y_GAINS */
	{"TDNR_Y_OFFSET", 0, 10, RW, 0x0},	/* TDNR_Y_OFFSET */
	{"TDNR_UV_GAIN3", 16, 8, RW, 0x0},	/* TDNR_AUTO_LUT_UV_GAINS */
	{"TDNR_UV_GAIN2", 8, 8, RW, 0x0},	/* TDNR_AUTO_LUT_UV_GAINS */
	{"TDNR_UV_GAIN1", 0, 8, RW, 0x0},	/* TDNR_AUTO_LUT_UV_GAINS */
	{"TDNR_UV_OFFSET", 0, 10, RW, 0x0}, /* TDNR_UV_OFFSET */
	{"TDNR_GRID_X2", 16, 10, RW, 0x0},	/* TDNR_CONSTANT_LUT_COEFFS */
	{"TDNR_GRID_X1", 0, 10, RW, 0x0},	/* TDNR_CONSTANT_LUT_COEFFS */
	{"TDNR_GRID_X3", 0, 10, RW, 0x0},	/* TDNR_CONSTANT_LUT_COEFFS_1 */
	{"TDNR_COEF_UPDATE", 16, 4, RW, 0x0},	/* TDNR_TEMPORAL_WEIGHT_REFINE */
	{"TDNR_REFINE_THR", 8, 5, RW, 0x0}, /* TDNR_TEMPORAL_WEIGHT_REFINE */
	{"TDNR_PREV_WGT_REFINE_MODE", 4, 2, RW, 0x0},	/* TDNR_TEMPORAL_WEIGHT_REFINE */
	{"TDNR_PREV_WGT_REFINE_ON", 0, 1, RW, 0x0}, /* TDNR_TEMPORAL_WEIGHT_REFINE */
	{"TDNR_MOTION_DETECT_MODE", 16, 1, RW, 0x0},	/* TDNR_Y_MOTION_FLAG_CONFIG */
	{"TDNR_DIFF_LINE_COND", 12, 1, RW, 0x0},	/* TDNR_Y_MOTION_FLAG_CONFIG */
	{"TDNR_DIFF_COND", 8, 1, RW, 0x0},	/* TDNR_Y_MOTION_FLAG_CONFIG */
	{"TDNR_IGNORE_REGION_SIGN", 4, 1, RW, 0x0}, /* TDNR_Y_MOTION_FLAG_CONFIG */
	{"TDNR_REGION_DIFF_ON", 0, 1, RW, 0x0}, /* TDNR_Y_MOTION_FLAG_CONFIG */
	{"TDNR_REGION_GAIN", 16, 8, RW, 0x0},	/* TDNR_Y_MOTION_FLAG */
	{"TDNR_REGION_OFFSET", 0, 10, RW, 0x0}, /* TDNR_Y_MOTION_FLAG */
	{"TDNR_OTHER_CH_OFFSET", 16, 10, RW, 0x0},	/* TDNR_UV_MOTION_FLAG */
	{"TDNR_OTHER_CH_GAIN", 8, 8, RW, 0x0},	/* TDNR_UV_MOTION_FLAG */
	{"TDNR_UV_MOTION_DETECT_MODE", 4, 1, RW, 0x0},	/* TDNR_UV_MOTION_FLAG */
	{"TDNR_OTHER_CH_CHECK", 0, 1, RW, 0x0}, /* TDNR_UV_MOTION_FLAG */
	{"TDNR_COEF_OFFSET", 0, 6, RW, 0x0},	/* TDNR_COEF_OFFSET */
	{"TDNR_PREV_X_GRID3", 16, 5, RW, 0x0},	/* TDNR_WEIGHT_ENCODER */
	{"TDNR_PREV_X_GRID2", 8, 5, RW, 0x0},	/* TDNR_WEIGHT_ENCODER */
	{"TDNR_PREV_X_GRID1", 0, 5, RW, 0x0},	/* TDNR_WEIGHT_ENCODER */
	{"TDNR_PREV_X_GRID4_LUT", 24, 5, RW, 0x0},	/* TDNR_WEIGHT_DECODER */
	{"TDNR_PREV_X_GRID3_LUT", 16, 5, RW, 0x0},	/* TDNR_WEIGHT_DECODER */
	{"TDNR_PREV_X_GRID2_LUT", 8, 5, RW, 0x0},	/* TDNR_WEIGHT_DECODER */
	{"TDNR_PREV_X_GRID1_LUT", 0, 5, RW, 0x0},	/* TDNR_WEIGHT_DECODER */
	{"TDNR_2DNR_REFINE_TH", 16, 5, RW, 0x0},	/* TDNR_SPATIAL_DENOISING_CONFIG */
	{"TDNR_2DNR_GAIN", 8, 5, RW, 0x0},	/* TDNR_SPATIAL_DENOISING_CONFIG */
	{"TDNR_2DNR_SEPERATE_WEIGHTS", 4, 1, RW, 0x0},	/* TDNR_SPATIAL_DENOISING_CONFIG */
	{"TDNR_UV_2D_WEIGHT_MODE", 0, 2, RW, 0x0},	/* TDNR_SPATIAL_DENOISING_CONFIG */
	{"TDNR_2DNR_LUMA_GAIN4", 24, 8, RW, 0x0},	/* TDNR_SPATIAL_LUMA_GAINS */
	{"TDNR_2DNR_LUMA_GAIN3", 16, 8, RW, 0x0},	/* TDNR_SPATIAL_LUMA_GAINS */
	{"TDNR_2DNR_LUMA_GAIN2", 8, 8, RW, 0x0},	/* TDNR_SPATIAL_LUMA_GAINS */
	{"TDNR_2DNR_LUMA_GAIN1", 0, 8, RW, 0x0},	/* TDNR_SPATIAL_LUMA_GAINS */
	{"TDNR_2DNR_LUMA_OFFSET2", 16, 10, RW, 0x0},	/* TDNR_SPATIAL_LUMA_OFFSETS */
	{"TDNR_2DNR_LUMA_OFFSET1", 0, 10, RW, 0x0}, /* TDNR_SPATIAL_LUMA_OFFSETS */
	{"TDNR_2DNR_LUMA_OFFSET4", 16, 10, RW, 0x0},	/* TDNR_SPATIAL_LUMA_OFFSETS_1 */
	{"TDNR_2DNR_LUMA_OFFSET3", 0, 10, RW, 0x0}, /* TDNR_SPATIAL_LUMA_OFFSETS_1 */
	{"TDNR_2DNR_UV_GAIN4", 24, 8, RW, 0x0}, /* TDNR_SPATIAL_UV_GAINS */
	{"TDNR_2DNR_UV_GAIN3", 16, 8, RW, 0x0}, /* TDNR_SPATIAL_UV_GAINS */
	{"TDNR_2DNR_UV_GAIN2", 8, 8, RW, 0x0},	/* TDNR_SPATIAL_UV_GAINS */
	{"TDNR_2DNR_UV_GAIN1", 0, 8, RW, 0x0},	/* TDNR_SPATIAL_UV_GAINS */
	{"TDNR_2DNR_UV_OFFSET2", 16, 10, RW, 0x0},	/* TDNR_SPATIAL_UV_OFFSETS */
	{"TDNR_2DNR_UV_OFFSET1", 0, 10, RW, 0x0},	/* TDNR_SPATIAL_UV_OFFSETS */
	{"TDNR_2DNR_UV_OFFSET4", 16, 10, RW, 0x0},	/* TDNR_SPATIAL_UV_OFFSETS_1 */
	{"TDNR_2DNR_UV_OFFSET3", 0, 10, RW, 0x0},	/* TDNR_SPATIAL_UV_OFFSETS_1 */
	{"TDNR_ST_BLENDING_TH", 0, 5, RW, 0x0}, /* TDNR_ST_BLENDING_TH */
	{"TDNR_TEMP_BLEND_THRESH_CRITERION", 16, 10, RW, 0x0},	/* TDNR_TEMPORAL_BLEND_THRESHOLDS */
	{"TDNR_TEMP_BLEND_THRESH_W_T_MAX", 8, 5, RW, 0x0},	/* TDNR_TEMPORAL_BLEND_THRESHOLDS */
	{"TDNR_TEMP_BLEND_THRESH_W_T_MIN", 0, 5, RW, 0x0},	/* TDNR_TEMPORAL_BLEND_THRESHOLDS */
	{"TDNR_IMAGE_HEIGHT", 16, 14, RW, 0x0}, /* TDNR_DIMENSIONS */
	{"TDNR_IMAGE_WIDTH", 0, 14, RW, 0x0},	/* TDNR_DIMENSIONS */
	{"TDNR_RDMA_START", 0, 1, RIW, 0x0},	/* TDNR_RDMA_START */
	{"TDNR_REG_INTERFACE_VER", 0, 16, RWI, 0x7C40}, /* TDNR_REG_INTERFACE_VER */
	{"TDNR_BLOCK_ID_CODE", 0, 32, RWI, 0x16b25c00},	/* TDNR_BLOCK_ID_CODE */
	{"TDNR_YIC_CLK_GATE_DISABLE", 2, 1, RW, 0x0},	/* TDNR_YIC_CTRL */
	{"TDNR_YIC_DEC_MODE", 1, 1, RW, 0x0},	/* TDNR_YIC_CTRL */
	{"TDNR_YIC_ENC_MODE", 0, 1, RW, 0x0},	/* TDNR_YIC_CTRL */
	{"TDNR_YIC_ENC_Y_SIZE", 16, 14, RW, 0x0},	/* TDNR_YIC_ENC_SIZE */
	{"TDNR_YIC_ENC_X_SIZE", 0, 14, RW, 0x0},	/* TDNR_YIC_ENC_SIZE */
	{"TDNR_YIC_ENC_BINARY_ERROR_TH", 0, 8, RW, 0x0},	/* TDNR_YIC_ENC_BINARY_ERROR_TH */
	{"TDNR_YIC_DEC_Y_SIZE", 16, 14, RW, 0x0},	/* TDNR_YIC_DEC_SIZE */
	{"TDNR_YIC_DEC_X_SIZE", 0, 14, RW, 0x0},	/* TDNR_YIC_DEC_SIZE */
	{"WDMA0_WIDTH", 16, 14, RW, 0x0},	/* WDMA0_IMG_SIZE */
	{"WDMA0_HEIGHT", 0, 14, RW, 0x0},	/* WDMA0_IMG_SIZE */
	{"WDMA0_Y_STRIDE", 16, 15, RW, 0x0},	/* WDMA0_STRIDE */
	{"WDMA0_C_STRIDE", 0, 15, RW, 0x0}, /* WDMA0_STRIDE */
	{"WDMA0_10BIT_TYPE", 0, 2, RW, 0x0},	/* WDMA0_10BIT_TYPE */
	{"WDMA0_DATA_FORMAT", 0, 4, RW, 0x0},	/* WDMA0_DATA_FORMAT */
	{"WDMA0_BASE_ADDR_0", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_0 */
	{"WDMA0_BASE_ADDR_1", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_1 */
	{"WDMA0_BASE_ADDR_2", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2 */
	{"WDMA0_BASE_ADDR_2BIT_0", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_0 */
	{"WDMA0_BASE_ADDR_2BIT_1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2BIT_1 */
	{"WDMA0_2BIT_Y_STRIDE", 16, 12, RW, 0x0},	/* WDMA0_2BIT_STRIDE */
	{"WDMA0_2BIT_C_STRIDE", 0, 12, RW, 0x0},	/* WDMA0_2BIT_STRIDE */
	{"WDMA0_ROUND_EN", 1, 1, RW, 0x0},	/* WDMA0_DITHER */
	{"WDMA0_DITHER_EN", 0, 1, RW, 0x0}, /* WDMA0_DITHER */
	{"WDMA0_SWAP_TABLE", 0, 1, RW, 0x0},	/* WDMA0_SWAP_TABLE */
	{"WDMA0_FLIP_CONTROL", 0, 2, RW, 0x0},	/* WDMA0_FLIP_CONTROL */
	{"WDMA0_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA0_CRC_RESULT0 */
	{"WDMA0_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA0_CRC_RESULT1 */
	{"WDMA0_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA0_CRC_RESULT2 */
	{"WDMA0_CRC_2BIT_RESULT0", 0, 32, RWI, 0xFFFFFFFF},	/* WDMA0_CRC_2BIT_RESULT0 */
	{"WDMA0_CRC_2BIT_RESULT1", 0, 32, RWI, 0xFFFFFFFF},	/* WDMA0_CRC_2BIT_RESULT1 */
	{"WDMA0_RGB_FORMAT", 1, 2, RW, 0x0},	/* WDMA0_RGB_CTRL */
	{"WDMA0_RGB_EN", 0, 1, RW, 0x0},	/* WDMA0_RGB_CTRL */
	{"WDMA1_WIDTH", 16, 14, RW, 0x0},	/* WDMA1_IMG_SIZE */
	{"WDMA1_HEIGHT", 0, 14, RW, 0x0},	/* WDMA1_IMG_SIZE */
	{"WDMA1_Y_STRIDE", 16, 15, RW, 0x0},	/* WDMA1_STRIDE */
	{"WDMA1_C_STRIDE", 0, 15, RW, 0x0}, /* WDMA1_STRIDE */
	{"WDMA1_10BIT_TYPE", 0, 2, RW, 0x0},	/* WDMA1_10BIT_TYPE */
	{"WDMA1_DATA_FORMAT", 0, 4, RW, 0x0},	/* WDMA1_DATA_FORMAT */
	{"WDMA1_BASE_ADDR_0", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_0 */
	{"WDMA1_BASE_ADDR_1", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_1 */
	{"WDMA1_BASE_ADDR_2", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2 */
	{"WDMA1_BASE_ADDR_2BIT_0", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_0 */
	{"WDMA1_BASE_ADDR_2BIT_1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2BIT_1 */
	{"WDMA1_2BIT_Y_STRIDE", 16, 12, RW, 0x0},	/* WDMA1_2BIT_STRIDE */
	{"WDMA1_2BIT_C_STRIDE", 0, 12, RW, 0x0},	/* WDMA1_2BIT_STRIDE */
	{"WDMA1_ROUND_EN", 1, 1, RW, 0x0},	/* WDMA1_DITHER */
	{"WDMA1_DITHER_EN", 0, 1, RW, 0x0}, /* WDMA1_DITHER */
	{"WDMA1_SWAP_TABLE", 0, 1, RW, 0x0},	/* WDMA1_SWAP_TABLE */
	{"WDMA1_FLIP_CONTROL", 0, 2, RW, 0x0},	/* WDMA1_FLIP_CONTROL */
	{"WDMA1_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA1_CRC_RESULT0 */
	{"WDMA1_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA1_CRC_RESULT1 */
	{"WDMA1_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA1_CRC_RESULT2 */
	{"WDMA1_CRC_2BIT_RESULT0", 0, 32, RWI, 0xFFFFFFFF},	/* WDMA1_CRC_2BIT_RESULT0 */
	{"WDMA1_CRC_2BIT_RESULT1", 0, 32, RWI, 0xFFFFFFFF},	/* WDMA1_CRC_2BIT_RESULT1 */
	{"WDMA1_RGB_FORMAT", 1, 2, RW, 0x0},	/* WDMA1_RGB_CTRL */
	{"WDMA1_RGB_EN", 0, 1, RW, 0x0},	/* WDMA1_RGB_CTRL */
	{"WDMA2_WIDTH", 16, 14, RW, 0x0},	/* WDMA2_IMG_SIZE */
	{"WDMA2_HEIGHT", 0, 14, RW, 0x0},	/* WDMA2_IMG_SIZE */
	{"WDMA2_Y_STRIDE", 16, 15, RW, 0x0},	/* WDMA2_STRIDE */
	{"WDMA2_C_STRIDE", 0, 15, RW, 0x0}, /* WDMA2_STRIDE */
	{"WDMA2_10BIT_TYPE", 0, 2, RW, 0x0},	/* WDMA2_10BIT_TYPE */
	{"WDMA2_DATA_FORMAT", 0, 4, RW, 0x0},	/* WDMA2_DATA_FORMAT */
	{"WDMA2_BASE_ADDR_0", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_0 */
	{"WDMA2_BASE_ADDR_1", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_1 */
	{"WDMA2_BASE_ADDR_2", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2 */
	{"WDMA2_BASE_ADDR_2BIT_0", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_0 */
	{"WDMA2_BASE_ADDR_2BIT_1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2BIT_1 */
	{"WDMA2_2BIT_Y_STRIDE", 16, 12, RW, 0x0},	/* WDMA2_2BIT_STRIDE */
	{"WDMA2_2BIT_C_STRIDE", 0, 12, RW, 0x0},	/* WDMA2_2BIT_STRIDE */
	{"WDMA2_ROUND_EN", 1, 1, RW, 0x0},	/* WDMA2_DITHER */
	{"WDMA2_DITHER_EN", 0, 1, RW, 0x0}, /* WDMA2_DITHER */
	{"WDMA2_SWAP_TABLE", 0, 1, RW, 0x0},	/* WDMA2_SWAP_TABLE */
	{"WDMA2_FLIP_CONTROL", 0, 2, RW, 0x0},	/* WDMA2_FLIP_CONTROL */
	{"WDMA2_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA2_CRC_RESULT0 */
	{"WDMA2_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA2_CRC_RESULT1 */
	{"WDMA2_CRC_RESULT2", 0, 32, RWI, 0xFFFFFFFF}, /* WDMA2_CRC_RESULT2 */
	{"WDMA2_CRC_2BIT_RESULT0", 0, 32, RWI, 0xFFFFFFFF},	/* WDMA2_CRC_2BIT_RESULT0 */
	{"WDMA2_CRC_2BIT_RESULT1", 0, 32, RWI, 0xFFFFFFFF},	/* WDMA2_CRC_2BIT_RESULT1 */
	{"WDMA2_RGB_FORMAT", 1, 2, RW, 0x0},	/* WDMA2_RGB_CTRL */
	{"WDMA2_RGB_EN", 0, 1, RW, 0x0},	/* WDMA2_RGB_CTRL */
	{"WDMADS_WIDTH", 16, 14, RW, 0x0},	/* WDMADS_IMG_SIZE */
	{"WDMADS_HEIGHT", 0, 14, RW, 0x0},	/* WDMADS_IMG_SIZE */
	{"WDMADS_Y_STRIDE", 16, 15, RW, 0x0},	/* WDMADS_STRIDE */
	{"WDMADS_C_STRIDE", 0, 15, RW, 0x0},	/* WDMADS_STRIDE */
	{"WDMADS_DATA_FORMAT", 0, 4, RW, 0x0},	/* WDMADS_DATA_FORMAT */
	{"WDMADS_BASE_ADDR_0", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_0 */
	{"WDMADS_BASE_ADDR_1", 0, 32, RW, 0x0}, /* WDMADS_BASE_ADDR_1 */
	{"WDMADS_ROUND_EN", 1, 1, RW, 0x0}, /* WDMADS_DITHER */
	{"WDMADS_DITHER_EN", 0, 1, RW, 0x0},	/* WDMADS_DITHER */
	{"WDMADS_SWAP_TABLE", 0, 1, RW, 0x0},	/* WDMADS_SWAP_TABLE */
	{"WDMADS_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF},	/* WDMADS_CRC_RESULT0 */
	{"WDMADS_CRC_RESULT1", 0, 32, RWI, 0xFFFFFFFF},	/* WDMADS_CRC_RESULT1 */
	{"WDMATDNR_WIDTH", 16, 14, RW, 0x0},	/* WDMATDNR_IMG_SIZE */
	{"WDMATDNR_HEIGHT", 0, 14, RW, 0x0},	/* WDMATDNR_IMG_SIZE */
	{"WDMATDNR_Y_STRIDE", 16, 15, RW, 0x0}, /* WDMATDNR_STRIDE */
	{"WDMATDNR_C_STRIDE", 0, 15, RW, 0x0},	/* WDMATDNR_STRIDE */
	{"WDMATDNR_BASE_ADDR_0", 0, 32, RW, 0x0},	/* WDMATDNR_BASE_ADDR_0 */
	{"WDMATDNR_CRC_RESULT0", 0, 32, RWI, 0xFFFFFFFF},	/* WDMATDNR_CRC_RESULT0 */
	{"WDMA0_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX1 */
	{"WDMA0_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX1 */
	{"WDMA0_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX1 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX1", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_0_IDX1 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX1", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_1_IDX1 */
	{"WDMA0_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX2 */
	{"WDMA0_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX2 */
	{"WDMA0_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX2 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX2", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_0_IDX2 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX2", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_1_IDX2 */
	{"WDMA0_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX3 */
	{"WDMA0_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX3 */
	{"WDMA0_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX3 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX3", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_0_IDX3 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX3", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_1_IDX3 */
	{"WDMA0_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX4 */
	{"WDMA0_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX4 */
	{"WDMA0_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX4 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX4", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_0_IDX4 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX4", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_1_IDX4 */
	{"WDMA0_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX5 */
	{"WDMA0_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX5 */
	{"WDMA0_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX5 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX5", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_0_IDX5 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX5", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_1_IDX5 */
	{"WDMA0_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX6 */
	{"WDMA0_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX6 */
	{"WDMA0_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX6 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX6", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_0_IDX6 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX6", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_1_IDX6 */
	{"WDMA0_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_0_IDX7 */
	{"WDMA0_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_1_IDX7 */
	{"WDMA0_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0}, /* WDMA0_BASE_ADDR_2_IDX7 */
	{"WDMA0_BASE_ADDR_2BIT_0_IDX7", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_0_IDX7 */
	{"WDMA0_BASE_ADDR_2BIT_1_IDX7", 0, 32, RW, 0x0},	/* WDMA0_BASE_ADDR_2BIT_1_IDX7 */
	{"WDMA1_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX1 */
	{"WDMA1_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX1 */
	{"WDMA1_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX1 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX1", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_0_IDX1 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX1", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_1_IDX1 */
	{"WDMA1_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX2 */
	{"WDMA1_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX2 */
	{"WDMA1_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX2 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX2", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_0_IDX2 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX2", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_1_IDX2 */
	{"WDMA1_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX3 */
	{"WDMA1_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX3 */
	{"WDMA1_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX3 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX3", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_0_IDX3 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX3", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_1_IDX3 */
	{"WDMA1_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX4 */
	{"WDMA1_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX4 */
	{"WDMA1_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX4 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX4", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_0_IDX4 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX4", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_1_IDX4 */
	{"WDMA1_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX5 */
	{"WDMA1_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX5 */
	{"WDMA1_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX5 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX5", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_0_IDX5 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX5", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_1_IDX5 */
	{"WDMA1_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX6 */
	{"WDMA1_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX6 */
	{"WDMA1_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX6 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX6", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_0_IDX6 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX6", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_1_IDX6 */
	{"WDMA1_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_0_IDX7 */
	{"WDMA1_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_1_IDX7 */
	{"WDMA1_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0}, /* WDMA1_BASE_ADDR_2_IDX7 */
	{"WDMA1_BASE_ADDR_2BIT_0_IDX7", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_0_IDX7 */
	{"WDMA1_BASE_ADDR_2BIT_1_IDX7", 0, 32, RW, 0x0},	/* WDMA1_BASE_ADDR_2BIT_1_IDX7 */
	{"WDMA2_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX1 */
	{"WDMA2_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX1 */
	{"WDMA2_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX1 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX1", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_0_IDX1 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX1", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_1_IDX1 */
	{"WDMA2_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX2 */
	{"WDMA2_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX2 */
	{"WDMA2_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX2 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX2", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_0_IDX2 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX2", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_1_IDX2 */
	{"WDMA2_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX3 */
	{"WDMA2_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX3 */
	{"WDMA2_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX3 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX3", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_0_IDX3 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX3", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_1_IDX3 */
	{"WDMA2_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX4 */
	{"WDMA2_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX4 */
	{"WDMA2_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX4 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX4", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_0_IDX4 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX4", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_1_IDX4 */
	{"WDMA2_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX5 */
	{"WDMA2_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX5 */
	{"WDMA2_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX5 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX5", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_0_IDX5 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX5", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_1_IDX5 */
	{"WDMA2_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX6 */
	{"WDMA2_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX6 */
	{"WDMA2_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX6 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX6", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_0_IDX6 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX6", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_1_IDX6 */
	{"WDMA2_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_0_IDX7 */
	{"WDMA2_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_1_IDX7 */
	{"WDMA2_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0}, /* WDMA2_BASE_ADDR_2_IDX7 */
	{"WDMA2_BASE_ADDR_2BIT_0_IDX7", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_0_IDX7 */
	{"WDMA2_BASE_ADDR_2BIT_1_IDX7", 0, 32, RW, 0x0},	/* WDMA2_BASE_ADDR_2BIT_1_IDX7 */
	{"WDMADS_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_0_IDX1 */
	{"WDMADS_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_1_IDX1 */
	{"WDMADS_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_0_IDX2 */
	{"WDMADS_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_1_IDX2 */
	{"WDMADS_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_0_IDX3 */
	{"WDMADS_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_1_IDX3 */
	{"WDMADS_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_0_IDX4 */
	{"WDMADS_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_1_IDX4 */
	{"WDMADS_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_0_IDX5 */
	{"WDMADS_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_1_IDX5 */
	{"WDMADS_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_0_IDX6 */
	{"WDMADS_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_1_IDX6 */
	{"WDMADS_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_0_IDX7 */
	{"WDMADS_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0},	/* WDMADS_BASE_ADDR_1_IDX7 */
	{"WDMATDNR_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0},	/* WDMATDNR_BASE_ADDR_0_IDX1 */
	{"WDMATDNR_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0},	/* WDMATDNR_BASE_ADDR_0_IDX2 */
	{"WDMATDNR_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0},	/* WDMATDNR_BASE_ADDR_0_IDX3 */
	{"WDMATDNR_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0},	/* WDMATDNR_BASE_ADDR_0_IDX4 */
	{"WDMATDNR_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0},	/* WDMATDNR_BASE_ADDR_0_IDX5 */
	{"WDMATDNR_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0},	/* WDMATDNR_BASE_ADDR_0_IDX6 */
	{"WDMATDNR_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0},	/* WDMATDNR_BASE_ADDR_0_IDX7 */
	{"RGB_ALPHA", 16, 8, RW, 0x0},	/* WDMA_RGB_OFFSET */
	{"RGB_DST_Y_OFFSET", 8, 8, RW, 0x0},	/* WDMA_RGB_OFFSET */
	{"RGB_SRC_Y_OFFSET", 0, 8, RW, 0x0},	/* WDMA_RGB_OFFSET */
	{"RGB_COEF_C00", 16, 15, RW, 0x0},	/* WDMA_RGB_COEF_0 */
	{"RGB_COEF_C10", 0, 15, RW, 0x0},	/* WDMA_RGB_COEF_0 */
	{"RGB_COEF_C20", 16, 15, RW, 0x0},	/* WDMA_RGB_COEF_1 */
	{"RGB_COEF_C01", 0, 15, RW, 0x0},	/* WDMA_RGB_COEF_1 */
	{"RGB_COEF_C11", 16, 15, RW, 0x0},	/* WDMA_RGB_COEF_2 */
	{"RGB_COEF_C21", 0, 15, RW, 0x0},	/* WDMA_RGB_COEF_2 */
	{"RGB_COEF_C02", 16, 15, RW, 0x0},	/* WDMA_RGB_COEF_3 */
	{"RGB_COEF_C12", 0, 15, RW, 0x0},	/* WDMA_RGB_COEF_3 */
	{"RGB_COEF_C22", 0, 15, RW, 0x0},	/* WDMA_RGB_COEF_4 */
	{"RDMA_CLK_GATE_DISABLE", 1, 1, RW, 0x0},	/* DMA_CLK_GATE_DISABLE */
	{"WDMA_CLK_GATE_DISABLE", 0, 1, RW, 0x0},	/* DMA_CLK_GATE_DISABLE */
	{"WDMA2_SRAM_BASE", 20, 10, RW, 0x0},	/* WDMA_SRAM_BASE_0 */
	{"WDMA1_SRAM_BASE", 10, 10, RW, 0x0},	/* WDMA_SRAM_BASE_0 */
	{"WDMA0_SRAM_BASE", 0, 10, RW, 0x0},	/* WDMA_SRAM_BASE_0 */
	{"WDMATDNR_SRAM_BASE", 10, 10, RW, 0x0},	/* WDMA_SRAM_BASE_DS */
	{"WDMADS_SRAM_BASE", 0, 10, RW, 0x0},	/* WDMA_SRAM_BASE_DS */
	{"RDMAOTF_WIDTH", 16, 14, RW, 0x0}, /* RDMAOTF_IMG_SIZE */
	{"RDMAOTF_HEIGHT", 0, 14, RW, 0x0}, /* RDMAOTF_IMG_SIZE */
	{"RDMAOTF_Y_STRIDE", 16, 15, RW, 0x0},	/* RDMAOTF_STRIDE */
	{"RDMAOTF_C_STRIDE", 0, 15, RW, 0x0},	/* RDMAOTF_STRIDE */
	{"RDMAOTF_10BIT_TYPE", 0, 2, RW, 0x0},	/* RDMAOTF_10BIT_TYPE */
	{"RDMAOTF_DATA_FORMAT", 0, 4, RW, 0x0}, /* RDMAOTF_DATA_FORMAT */
	{"RDMAOTF_BASE_ADDR_0", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_0 */
	{"RDMAOTF_BASE_ADDR_1", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_1 */
	{"RDMAOTF_BASE_ADDR_2", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2 */
	{"RDMAOTF_BASE_ADDR_2BIT_0", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_0 */
	{"RDMAOTF_BASE_ADDR_2BIT_1", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_1 */
	{"RDMAOTF_2BIT_Y_STRIDE", 16, 12, RW, 0x0}, /* RDMAOTF_2BIT_STRIDE */
	{"RDMAOTF_2BIT_C_STRIDE", 0, 12, RW, 0x0},	/* RDMAOTF_2BIT_STRIDE */
	{"RDMAOTF_DITHER_EN", 0, 1, RW, 0x0},	/* RDMAOTF_DITHER */
	{"RDMAOTF_SWAP_TABLE", 0, 1, RW, 0x0},	/* RDMAOTF_SWAP_TABLE */
	{"RDMATDNR_WIDTH", 16, 14, RW, 0x0},	/* RDMATDNR_IMG_SIZE */
	{"RDMATDNR_HEIGHT", 0, 14, RW, 0x0},	/* RDMATDNR_IMG_SIZE */
	{"RDMATDNR_Y_STRIDE", 16, 15, RW, 0x0}, /* RDMATDNR_STRIDE */
	{"RDMATDNR_C_STRIDE", 0, 15, RW, 0x0},	/* RDMATDNR_STRIDE */
	{"RDMATDNR_BASE_ADDR_0", 0, 32, RW, 0x0},	/* RDMATDNR_BASE_ADDR_0 */
	{"RDMAOTF_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_0_IDX1 */
	{"RDMAOTF_BASE_ADDR_1_IDX1", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_1_IDX1 */
	{"RDMAOTF_BASE_ADDR_2_IDX1", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2_IDX1 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX1", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_0_IDX1 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX1", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_1_IDX1 */
	{"RDMAOTF_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_0_IDX2 */
	{"RDMAOTF_BASE_ADDR_1_IDX2", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_1_IDX2 */
	{"RDMAOTF_BASE_ADDR_2_IDX2", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2_IDX2 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX2", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_0_IDX2 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX2", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_1_IDX2 */
	{"RDMAOTF_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_0_IDX3 */
	{"RDMAOTF_BASE_ADDR_1_IDX3", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_1_IDX3 */
	{"RDMAOTF_BASE_ADDR_2_IDX3", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2_IDX3 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX3", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_0_IDX3 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX3", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_1_IDX3 */
	{"RDMAOTF_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_0_IDX4 */
	{"RDMAOTF_BASE_ADDR_1_IDX4", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_1_IDX4 */
	{"RDMAOTF_BASE_ADDR_2_IDX4", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2_IDX4 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX4", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_0_IDX4 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX4", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_1_IDX4 */
	{"RDMAOTF_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_0_IDX5 */
	{"RDMAOTF_BASE_ADDR_1_IDX5", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_1_IDX5 */
	{"RDMAOTF_BASE_ADDR_2_IDX5", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2_IDX5 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX5", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_0_IDX5 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX5", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_1_IDX5 */
	{"RDMAOTF_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_0_IDX6 */
	{"RDMAOTF_BASE_ADDR_1_IDX6", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_1_IDX6 */
	{"RDMAOTF_BASE_ADDR_2_IDX6", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2_IDX6 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX6", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_0_IDX6 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX6", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_1_IDX6 */
	{"RDMAOTF_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_0_IDX7 */
	{"RDMAOTF_BASE_ADDR_1_IDX7", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_1_IDX7 */
	{"RDMAOTF_BASE_ADDR_2_IDX7", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2_IDX7 */
	{"RDMAOTF_BASE_ADDR_2BIT_0_IDX7", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_0_IDX7 */
	{"RDMAOTF_BASE_ADDR_2BIT_1_IDX7", 0, 32, RW, 0x0},	/* RDMAOTF_BASE_ADDR_2BIT_1_IDX7 */
	{"RDMATDNR_BASE_ADDR_0_IDX1", 0, 32, RW, 0x0},	/* RDMATDNR_BASE_ADDR_0_IDX1 */
	{"RDMATDNR_BASE_ADDR_0_IDX2", 0, 32, RW, 0x0},	/* RDMATDNR_BASE_ADDR_0_IDX2 */
	{"RDMATDNR_BASE_ADDR_0_IDX3", 0, 32, RW, 0x0},	/* RDMATDNR_BASE_ADDR_0_IDX3 */
	{"RDMATDNR_BASE_ADDR_0_IDX4", 0, 32, RW, 0x0},	/* RDMATDNR_BASE_ADDR_0_IDX4 */
	{"RDMATDNR_BASE_ADDR_0_IDX5", 0, 32, RW, 0x0},	/* RDMATDNR_BASE_ADDR_0_IDX5 */
	{"RDMATDNR_BASE_ADDR_0_IDX6", 0, 32, RW, 0x0},	/* RDMATDNR_BASE_ADDR_0_IDX6 */
	{"RDMATDNR_BASE_ADDR_0_IDX7", 0, 32, RW, 0x0},	/* RDMATDNR_BASE_ADDR_0_IDX7 */
};

#endif
