{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666329707751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666329707762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 23:21:47 2022 " "Processing started: Thu Oct 20 23:21:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666329707762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329707762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VectorizedCPU -c VectorizedCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VectorizedCPU -c VectorizedCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329707762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666329708547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCPU " "Found entity 1: testCPU" {  } { { "Tests/testCPU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCPU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/vectoraddersubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/vectoraddersubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorAdderSubstractor " "Found entity 1: vectorAdderSubstractor" {  } { { "Execute/VECTOR_ALU/vectorAdderSubstractor.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorAdderSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory/memory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Memory/memory.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/vectorregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/vectorregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorRegFile " "Found entity 1: vectorRegFile" {  } { { "Decode/vectorRegFile.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/vectorRegFile.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/scalarregfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/scalarregfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalarRegFile " "Found entity 1: scalarRegFile" {  } { { "Decode/scalarRegFile.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/scalarRegFile.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Execute/mux2.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux2.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/xor_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/xor_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_modulo " "Found entity 1: xor_modulo" {  } { { "Execute/ALU/xor_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/xor_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/shiftr_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/shiftr_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR_modulo " "Found entity 1: shiftR_modulo" {  } { { "Execute/ALU/shiftR_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/shiftR_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/shiftl_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/shiftl_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL_modulo " "Found entity 1: shiftL_modulo" {  } { { "Execute/ALU/shiftL_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/shiftL_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/or_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/or_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_modulo " "Found entity 1: or_modulo" {  } { { "Execute/ALU/or_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/or_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/multiplicador.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/multiplicador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "Execute/ALU/multiplicador.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/multiplicador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulo " "Found entity 1: modulo" {  } { { "Execute/ALU/modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "Execute/ALU/FullAdder.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/FullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "Execute/ALU/divisor.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/divisor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Complement " "Found entity 1: Complement" {  } { { "Execute/ALU/Complement.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/and_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/and_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_modulo " "Found entity 1: and_modulo" {  } { { "Execute/ALU/and_modulo.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/and_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718193 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.sv(23) " "Verilog HDL information at ALU.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "Execute/ALU/ALU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666329718193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Execute/ALU/ALU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/alu/adder_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/alu/adder_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Substractor " "Found entity 1: Adder_Substractor" {  } { { "Execute/ALU/Adder_Substractor.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/ALU/Adder_Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "Execute/mux3.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/mux3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute/Execute.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/Execute.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718213 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\"C://Users//User//Desktop//X_SEMESTRE_2022//Arquitectura de Computadores 2//Proyecto_2//ComputerArchitecture2_VectorCPU//Microarchitecture//microarquitectura//Fetch//compiledInstructions.txt\" end of line inside a string instructionMemory.sv(22) " "Verilog HDL syntax error at instructionMemory.sv(22) near text: \"\"C://Users//User//Desktop//X_SEMESTRE_2022//Arquitectura de Computadores 2//Proyecto_2//ComputerArchitecture2_VectorCPU//Microarchitecture//microarquitectura//Fetch//compiledInstructions.txt\" end of line inside a string. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Fetch/instructionMemory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1666329718213 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\",memory);\" end of line inside a string instructionMemory.sv(22) " "Verilog HDL syntax error at instructionMemory.sv(22) near text: \"\",memory);\" end of line inside a string. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Fetch/instructionMemory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1666329718213 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\",memory);\";  expecting \",\" instructionMemory.sv(22) " "Verilog HDL syntax error at instructionMemory.sv(22) near text: \"\",memory);\";  expecting \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Fetch/instructionMemory.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/instructionMemory.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1666329718213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/instructionmemory.sv 0 0 " "Found 0 design units, including 0 entities, in source file fetch/instructionmemory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "Fetch/flipflop.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/flipflop.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch/Fetch.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/Fetch.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Fetch/adder.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Fetch/adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718234 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Execute/VECTOR_ALU/vectorAdder.sv " "Can't analyze file -- file Execute/VECTOR_ALU/vectorAdder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666329718234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/aluv.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/aluv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUV " "Found entity 1: ALUV" {  } { { "Execute/VECTOR_ALU/ALUV.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/ALUV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/vectormultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/vectormultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorMultiplier " "Found entity 1: vectorMultiplier" {  } { { "Execute/VECTOR_ALU/vectorMultiplier.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorMultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718249 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Execute/VECTOR_ALU/vectorDivider.sv " "Can't analyze file -- file Execute/VECTOR_ALU/vectorDivider.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666329718259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode/Decode.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Decode/Decode.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/CPU.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/condunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control/condunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condunit " "Found entity 1: condunit" {  } { { "Control/condunit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/condunit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazards/hazardsunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazards/hazardsunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardsUnit " "Found entity 1: hazardsUnit" {  } { { "Hazards/hazardsUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Hazards/hazardsUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute/vector_alu/vectorfpmultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute/vector_alu/vectorfpmultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorFPMultiplier " "Found entity 1: vectorFPMultiplier" {  } { { "Execute/VECTOR_ALU/vectorFPMultiplier.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Execute/VECTOR_ALU/vectorFPMultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "Control/controlUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Control/controlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcontrolunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcontrolunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testControlUnit " "Found entity 1: testControlUnit" {  } { { "Tests/testControlUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testALU " "Found entity 1: testALU" {  } { { "Tests/testALU.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testcondunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testcondunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCondUnit " "Found entity 1: testCondUnit" {  } { { "Tests/testCondUnit.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testCondUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testaluv.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testaluv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testAluV " "Found entity 1: testAluV" {  } { { "Tests/testAluV.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testAluV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testfecth.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testfecth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testFetch " "Found entity 1: testFetch" {  } { { "Tests/testFecth.sv" "" { Text "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/Tests/testFecth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666329718328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/X_SEMESTRE_2022/Arquitectura de Computadores 2/Proyecto_2/ComputerArchitecture2_VectorCPU/Microarchitecture/microarquitectura/output_files/VectorizedCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718372 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666329718464 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 20 23:21:58 2022 " "Processing ended: Thu Oct 20 23:21:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666329718464 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666329718464 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666329718464 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666329718464 ""}
