{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 10 11:43:08 2020 " "Info: Processing started: Thu Sep 10 11:43:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off compteur_7seg -c compteur_7seg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off compteur_7seg -c compteur_7seg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "compteur_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "diviseur:C1\|clk_sig " "Info: Detected ripple clock \"diviseur:C1\|clk_sig\" as buffer" {  } { { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "diviseur:C1\|clk_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register diviseur:C1\|cpt\[22\] register diviseur:C1\|cpt\[12\] 253.04 MHz 3.952 ns Internal " "Info: Clock \"clk\" has Internal fmax of 253.04 MHz between source register \"diviseur:C1\|cpt\[22\]\" and destination register \"diviseur:C1\|cpt\[12\]\" (period= 3.952 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.738 ns + Longest register register " "Info: + Longest register to register delay is 3.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns diviseur:C1\|cpt\[22\] 1 REG LCFF_X31_Y12_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y12_N31; Fanout = 3; REG Node = 'diviseur:C1\|cpt\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur:C1|cpt[22] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.437 ns) 0.964 ns diviseur:C1\|Equal0~1 2 COMB LCCOMB_X32_Y12_N14 1 " "Info: 2: + IC(0.527 ns) + CELL(0.437 ns) = 0.964 ns; Loc. = LCCOMB_X32_Y12_N14; Fanout = 1; COMB Node = 'diviseur:C1\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { diviseur:C1|cpt[22] diviseur:C1|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 1.610 ns diviseur:C1\|Equal0~4 3 COMB LCCOMB_X32_Y12_N22 1 " "Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 1.610 ns; Loc. = LCCOMB_X32_Y12_N22; Fanout = 1; COMB Node = 'diviseur:C1\|Equal0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { diviseur:C1|Equal0~1 diviseur:C1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 2.488 ns diviseur:C1\|Equal0~8 4 COMB LCCOMB_X31_Y13_N2 14 " "Info: 4: + IC(0.728 ns) + CELL(0.150 ns) = 2.488 ns; Loc. = LCCOMB_X31_Y13_N2; Fanout = 14; COMB Node = 'diviseur:C1\|Equal0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { diviseur:C1|Equal0~4 diviseur:C1|Equal0~8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.150 ns) 3.654 ns diviseur:C1\|cpt~38 5 COMB LCCOMB_X32_Y12_N0 1 " "Info: 5: + IC(1.016 ns) + CELL(0.150 ns) = 3.654 ns; Loc. = LCCOMB_X32_Y12_N0; Fanout = 1; COMB Node = 'diviseur:C1\|cpt~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { diviseur:C1|Equal0~8 diviseur:C1|cpt~38 } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.738 ns diviseur:C1\|cpt\[12\] 6 REG LCFF_X32_Y12_N1 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.738 ns; Loc. = LCFF_X32_Y12_N1; Fanout = 3; REG Node = 'diviseur:C1\|cpt\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { diviseur:C1|cpt~38 diviseur:C1|cpt[12] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.214 ns ( 32.48 % ) " "Info: Total cell delay = 1.214 ns ( 32.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.524 ns ( 67.52 % ) " "Info: Total interconnect delay = 2.524 ns ( 67.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.738 ns" { diviseur:C1|cpt[22] diviseur:C1|Equal0~1 diviseur:C1|Equal0~4 diviseur:C1|Equal0~8 diviseur:C1|cpt~38 diviseur:C1|cpt[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.738 ns" { diviseur:C1|cpt[22] {} diviseur:C1|Equal0~1 {} diviseur:C1|Equal0~4 {} diviseur:C1|Equal0~8 {} diviseur:C1|cpt~38 {} diviseur:C1|cpt[12] {} } { 0.000ns 0.527ns 0.253ns 0.728ns 1.016ns 0.000ns } { 0.000ns 0.437ns 0.393ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.676 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "compteur_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "compteur_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns diviseur:C1\|cpt\[12\] 3 REG LCFF_X32_Y12_N1 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X32_Y12_N1; Fanout = 3; REG Node = 'diviseur:C1\|cpt\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk~clkctrl diviseur:C1|cpt[12] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl diviseur:C1|cpt[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} diviseur:C1|cpt[12] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "compteur_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 28 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 28; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "compteur_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns diviseur:C1\|cpt\[22\] 3 REG LCFF_X31_Y12_N31 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X31_Y12_N31; Fanout = 3; REG Node = 'diviseur:C1\|cpt\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk~clkctrl diviseur:C1|cpt[22] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl diviseur:C1|cpt[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} diviseur:C1|cpt[22] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl diviseur:C1|cpt[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} diviseur:C1|cpt[12] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl diviseur:C1|cpt[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} diviseur:C1|cpt[22] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.738 ns" { diviseur:C1|cpt[22] diviseur:C1|Equal0~1 diviseur:C1|Equal0~4 diviseur:C1|Equal0~8 diviseur:C1|cpt~38 diviseur:C1|cpt[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.738 ns" { diviseur:C1|cpt[22] {} diviseur:C1|Equal0~1 {} diviseur:C1|Equal0~4 {} diviseur:C1|Equal0~8 {} diviseur:C1|cpt~38 {} diviseur:C1|cpt[12] {} } { 0.000ns 0.527ns 0.253ns 0.728ns 1.016ns 0.000ns } { 0.000ns 0.437ns 0.393ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl diviseur:C1|cpt[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} diviseur:C1|cpt[12] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl diviseur:C1|cpt[22] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} diviseur:C1|cpt[22] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[0\] cpt_bcd:C2\|cpt\[2\] 12.081 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[0\]\" through register \"cpt_bcd:C2\|cpt\[2\]\" is 12.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.987 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "compteur_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.787 ns) 3.713 ns diviseur:C1\|clk_sig 2 REG LCFF_X32_Y12_N29 3 " "Info: 2: + IC(1.927 ns) + CELL(0.787 ns) = 3.713 ns; Loc. = LCFF_X32_Y12_N29; Fanout = 3; REG Node = 'diviseur:C1\|clk_sig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { clk diviseur:C1|clk_sig } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.000 ns) 5.410 ns diviseur:C1\|clk_sig~clkctrl 3 COMB CLKCTRL_G15 4 " "Info: 3: + IC(1.697 ns) + CELL(0.000 ns) = 5.410 ns; Loc. = CLKCTRL_G15; Fanout = 4; COMB Node = 'diviseur:C1\|clk_sig~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { diviseur:C1|clk_sig diviseur:C1|clk_sig~clkctrl } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/diviseur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.987 ns cpt_bcd:C2\|cpt\[2\] 4 REG LCFF_X27_Y1_N13 10 " "Info: 4: + IC(1.040 ns) + CELL(0.537 ns) = 6.987 ns; Loc. = LCFF_X27_Y1_N13; Fanout = 10; REG Node = 'cpt_bcd:C2\|cpt\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { diviseur:C1|clk_sig~clkctrl cpt_bcd:C2|cpt[2] } "NODE_NAME" } } { "cpt_bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/cpt_bcd.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.25 % ) " "Info: Total cell delay = 2.323 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.664 ns ( 66.75 % ) " "Info: Total interconnect delay = 4.664 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.987 ns" { clk diviseur:C1|clk_sig diviseur:C1|clk_sig~clkctrl cpt_bcd:C2|cpt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.987 ns" { clk {} clk~combout {} diviseur:C1|clk_sig {} diviseur:C1|clk_sig~clkctrl {} cpt_bcd:C2|cpt[2] {} } { 0.000ns 0.000ns 1.927ns 1.697ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpt_bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/cpt_bcd.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.844 ns + Longest register pin " "Info: + Longest register to pin delay is 4.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt_bcd:C2\|cpt\[2\] 1 REG LCFF_X27_Y1_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y1_N13; Fanout = 10; REG Node = 'cpt_bcd:C2\|cpt\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt_bcd:C2|cpt[2] } "NODE_NAME" } } { "cpt_bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/cpt_bcd.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.438 ns) 1.229 ns deco_7seg:C3\|Mux6~0 2 COMB LCCOMB_X27_Y1_N8 1 " "Info: 2: + IC(0.791 ns) + CELL(0.438 ns) = 1.229 ns; Loc. = LCCOMB_X27_Y1_N8; Fanout = 1; COMB Node = 'deco_7seg:C3\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { cpt_bcd:C2|cpt[2] deco_7seg:C3|Mux6~0 } "NODE_NAME" } } { "deco_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/deco_7seg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(2.798 ns) 4.844 ns seg\[0\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(0.817 ns) + CELL(2.798 ns) = 4.844 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'seg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.615 ns" { deco_7seg:C3|Mux6~0 seg[0] } "NODE_NAME" } } { "compteur_7seg.vhd" "" { Text "C:/Users/Etudiant/Desktop/projet/compteur_7seg/compteur_7seg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 66.80 % ) " "Info: Total cell delay = 3.236 ns ( 66.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.608 ns ( 33.20 % ) " "Info: Total interconnect delay = 1.608 ns ( 33.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.844 ns" { cpt_bcd:C2|cpt[2] deco_7seg:C3|Mux6~0 seg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.844 ns" { cpt_bcd:C2|cpt[2] {} deco_7seg:C3|Mux6~0 {} seg[0] {} } { 0.000ns 0.791ns 0.817ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.987 ns" { clk diviseur:C1|clk_sig diviseur:C1|clk_sig~clkctrl cpt_bcd:C2|cpt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.987 ns" { clk {} clk~combout {} diviseur:C1|clk_sig {} diviseur:C1|clk_sig~clkctrl {} cpt_bcd:C2|cpt[2] {} } { 0.000ns 0.000ns 1.927ns 1.697ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.844 ns" { cpt_bcd:C2|cpt[2] deco_7seg:C3|Mux6~0 seg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.844 ns" { cpt_bcd:C2|cpt[2] {} deco_7seg:C3|Mux6~0 {} seg[0] {} } { 0.000ns 0.791ns 0.817ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 10 11:43:08 2020 " "Info: Processing ended: Thu Sep 10 11:43:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
