<BaliSimProject version="1.3" path="." stage="0" language="-1" name="example_tests" simType="ModelSim">
    <Source worklib="work" path="example.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="example_tests.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="System Verilog" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="example_testbench"/>
</BaliSimProject>
