* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Aug 16 2018 01:01:36

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : Debounce_Switch_Inst.r_Count12_i_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

End 

Net : Debounce_Switch_Inst.un1_r_Count_10lt17_cascade_
T_1_9_wire_logic_cluster/lc_4/ltout
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : Debounce_Switch_Inst.r_Count12_i
T_1_9_wire_logic_cluster/lc_5/out
T_0_8_lc_trk_g0_5
T_0_8_wire_gbuf/in

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_8
T_2_9_wire_logic_cluster/lc_7/out
T_2_9_sp4_h_l_3
T_1_9_lc_trk_g1_3
T_1_9_wire_logic_cluster/lc_0/in_0

T_2_9_wire_logic_cluster/lc_7/out
T_2_9_sp4_h_l_3
T_2_9_lc_trk_g0_6
T_2_9_wire_logic_cluster/lc_7/in_1

T_2_9_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g0_7
T_1_10_wire_logic_cluster/lc_2/in_3

End 

Net : Debounce_Switch_Inst.un1_r_Count_10lto11_1
T_1_9_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g1_0
T_1_9_wire_logic_cluster/lc_4/in_3

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_10
T_2_10_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g2_1
T_1_9_wire_logic_cluster/lc_0/in_1

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_1/in_1

T_2_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_3/in_3

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_9
T_2_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g2_0
T_1_9_input_2_0
T_1_9_wire_logic_cluster/lc_0/in_2

T_2_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_2/in_3

T_2_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_0/in_1

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_11
T_2_10_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_0/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_2/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g2_2
T_1_10_wire_logic_cluster/lc_3/in_1

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_5
T_2_9_wire_logic_cluster/lc_4/out
T_0_9_span4_horz_16
T_1_9_lc_trk_g2_5
T_1_9_wire_logic_cluster/lc_3/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g3_4
T_2_9_wire_logic_cluster/lc_4/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g3_4
T_1_8_wire_logic_cluster/lc_6/in_3

End 

Net : Debounce_Switch_Inst.un1_r_Count_10lt11_0_cascade_
T_1_9_wire_logic_cluster/lc_3/ltout
T_1_9_wire_logic_cluster/lc_4/in_2

End 

Net : Debounce_Switch_Inst.un1_r_Count_10lto17_1
T_1_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g0_0
T_1_9_wire_logic_cluster/lc_5/in_1

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_17
T_2_11_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_0/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_1/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g1_0
T_2_11_wire_logic_cluster/lc_0/in_1

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_15
T_2_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g3_6
T_1_10_wire_logic_cluster/lc_0/in_1

T_2_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_input_2_2
T_1_10_wire_logic_cluster/lc_2/in_2

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_6/in_1

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_14
T_2_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g3_5
T_1_10_input_2_0
T_1_10_wire_logic_cluster/lc_0/in_2

T_2_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_1/in_1

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_16
T_2_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_0/in_3

T_2_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g3_7
T_1_10_wire_logic_cluster/lc_2/in_0

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g3_7
T_2_10_wire_logic_cluster/lc_7/in_1

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_4
T_2_9_wire_logic_cluster/lc_3/out
T_3_9_sp4_h_l_6
T_0_9_span4_horz_26
T_1_9_lc_trk_g2_7
T_1_9_input_2_3
T_1_9_wire_logic_cluster/lc_3/in_2

T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_3/in_1

T_2_9_wire_logic_cluster/lc_3/out
T_0_9_span12_horz_10
T_1_9_lc_trk_g1_5
T_1_9_wire_logic_cluster/lc_1/in_3

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_6
T_2_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g3_5
T_1_9_wire_logic_cluster/lc_3/in_1

T_2_9_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_5/in_1

T_2_9_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g0_5
T_1_10_wire_logic_cluster/lc_2/in_1

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_1
T_1_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g2_5
T_2_9_wire_logic_cluster/lc_0/in_1

T_1_10_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g0_5
T_1_9_wire_logic_cluster/lc_2/in_1

T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_2_11_0_
T_2_11_wire_logic_cluster/carry_in_mux/cout
T_2_11_wire_logic_cluster/lc_0/in_3

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_0
T_1_10_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g2_6
T_2_9_input_2_0
T_2_9_wire_logic_cluster/lc_0/in_2

T_1_10_wire_logic_cluster/lc_6/out
T_1_7_sp4_v_t_36
T_1_8_lc_trk_g2_4
T_1_8_input_2_6
T_1_8_wire_logic_cluster/lc_6/in_2

T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_wire_logic_cluster/lc_5/in_0

T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_wire_logic_cluster/lc_6/in_3

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_7
T_2_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g2_6
T_1_9_wire_logic_cluster/lc_3/in_3

T_2_9_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_6/in_1

T_2_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g2_6
T_1_9_wire_logic_cluster/lc_1/in_1

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_2
T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g3_1
T_1_9_wire_logic_cluster/lc_2/in_0

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_3
T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_2/in_1

T_2_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g2_2
T_1_9_input_2_2
T_1_9_wire_logic_cluster/lc_2/in_2

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_12
T_2_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g3_3
T_1_9_wire_logic_cluster/lc_4/in_0

T_2_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g2_3
T_1_9_wire_logic_cluster/lc_1/in_0

T_2_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g1_3
T_2_10_wire_logic_cluster/lc_3/in_1

End 

Net : Debounce_Switch_Inst.r_CountZ0Z_13
T_2_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g3_4
T_1_9_wire_logic_cluster/lc_4/in_1

T_2_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g3_4
T_1_9_input_2_1
T_1_9_wire_logic_cluster/lc_1/in_2

T_2_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g3_4
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : Debounce_Switch_Inst.r_Count_2_cry_15
T_2_10_wire_logic_cluster/lc_6/cout
T_2_10_wire_logic_cluster/lc_7/in_3

Net : Debounce_Switch_Inst.r_Count_2_cry_14
T_2_10_wire_logic_cluster/lc_5/cout
T_2_10_wire_logic_cluster/lc_6/in_3

Net : Debounce_Switch_Inst.r_Count13_4
T_1_10_wire_logic_cluster/lc_1/out
T_1_7_sp4_v_t_42
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_6/in_1

End 

Net : Debounce_Switch_Inst.r_Count13_12
T_1_8_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g1_6
T_1_9_wire_logic_cluster/lc_6/in_3

End 

Net : Debounce_Switch_Inst.r_Count_2_cry_13
T_2_10_wire_logic_cluster/lc_4/cout
T_2_10_wire_logic_cluster/lc_5/in_3

Net : Debounce_Switch_Inst.r_Count13_13
T_1_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g0_3
T_1_9_wire_logic_cluster/lc_6/in_1

End 

Net : Debounce_Switch_Inst.r_Count13_7
T_1_9_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g1_2
T_1_10_wire_logic_cluster/lc_3/in_0

End 

Net : Debounce_Switch_Inst.r_Count_2_cry_12
T_2_10_wire_logic_cluster/lc_3/cout
T_2_10_wire_logic_cluster/lc_4/in_3

Net : Debounce_Switch_Inst.r_Count13_8_0
T_1_9_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g1_1
T_1_8_wire_logic_cluster/lc_6/in_0

End 

Net : w_Switch_1
T_1_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g0_6
T_1_9_wire_logic_cluster/lc_5/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_1_8_sp4_v_t_44
T_1_12_lc_trk_g0_1
T_1_12_wire_logic_cluster/lc_0/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_1_8_sp4_v_t_44
T_1_12_lc_trk_g1_1
T_1_12_wire_logic_cluster/lc_7/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_1_8_sp4_v_t_44
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_0/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g0_6
T_1_9_wire_logic_cluster/lc_6/in_0

End 

Net : Debounce_Switch_Inst.r_Count_2_cry_11
T_2_10_wire_logic_cluster/lc_2/cout
T_2_10_wire_logic_cluster/lc_3/in_3

Net : Debounce_Switch_Inst.r_Count_2_cry_10
T_2_10_wire_logic_cluster/lc_1/cout
T_2_10_wire_logic_cluster/lc_2/in_3

Net : Debounce_Switch_Inst.r_Count_2_cry_9
T_2_10_wire_logic_cluster/lc_0/cout
T_2_10_wire_logic_cluster/lc_1/in_3

Net : bfn_2_10_0_
T_2_10_wire_logic_cluster/carry_in_mux/cout
T_2_10_wire_logic_cluster/lc_0/in_3

Net : Debounce_Switch_Inst.r_Count13_10_cascade_
T_1_10_wire_logic_cluster/lc_2/ltout
T_1_10_wire_logic_cluster/lc_3/in_2

End 

Net : r_Count15
T_1_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g0_0
T_1_12_wire_logic_cluster/lc_3/in_1

T_1_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g0_0
T_1_12_input_2_4
T_1_12_wire_logic_cluster/lc_4/in_2

End 

Net : Debounce_Switch_Inst.r_Count_2_cry_7
T_2_9_wire_logic_cluster/lc_6/cout
T_2_9_wire_logic_cluster/lc_7/in_3

Net : r_Count11
T_1_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g3_6
T_1_12_wire_logic_cluster/lc_3/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g3_6
T_1_12_wire_logic_cluster/lc_4/in_3

End 

Net : r_CountZ0Z_2
T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_6/in_0

T_1_12_wire_logic_cluster/lc_1/out
T_1_10_sp4_v_t_47
T_1_14_lc_trk_g0_2
T_1_14_wire_logic_cluster/lc_4/in_0

T_1_12_wire_logic_cluster/lc_1/out
T_2_10_sp4_v_t_46
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_4/in_0

T_1_12_wire_logic_cluster/lc_1/out
T_2_10_sp4_v_t_46
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_6/in_0

T_1_12_wire_logic_cluster/lc_1/out
T_2_10_sp4_v_t_46
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_2/in_0

T_1_12_wire_logic_cluster/lc_1/out
T_2_10_sp4_v_t_46
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_1/out
T_2_10_sp4_v_t_46
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_3/in_1

T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_2/in_0

T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_5/in_3

T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_1/in_3

End 

Net : r_CountZ0Z_1
T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g3_4
T_1_12_wire_logic_cluster/lc_6/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_1_11_sp4_v_t_40
T_1_14_lc_trk_g1_0
T_1_14_wire_logic_cluster/lc_4/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_2_11_sp4_v_t_41
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_4/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_2_11_sp4_v_t_41
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_6/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_2_11_sp4_v_t_41
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_2/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_2_11_sp4_v_t_41
T_2_14_lc_trk_g0_1
T_2_14_input_2_1
T_2_14_wire_logic_cluster/lc_1/in_2

T_1_12_wire_logic_cluster/lc_4/out
T_2_11_sp4_v_t_41
T_2_14_lc_trk_g0_1
T_2_14_input_2_3
T_2_14_wire_logic_cluster/lc_3/in_2

T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g3_4
T_1_12_wire_logic_cluster/lc_2/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_4/in_0

T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g3_4
T_1_12_input_2_5
T_1_12_wire_logic_cluster/lc_5/in_2

End 

Net : r_SwitchZ0Z_1
T_1_11_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g1_0
T_1_12_wire_logic_cluster/lc_0/in_3

T_1_11_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g1_0
T_1_12_wire_logic_cluster/lc_7/in_0

End 

Net : r_CountZ0Z_3
T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_input_2_6
T_1_12_wire_logic_cluster/lc_6/in_2

T_1_12_wire_logic_cluster/lc_3/out
T_1_11_sp4_v_t_38
T_1_14_lc_trk_g0_6
T_1_14_input_2_4
T_1_14_wire_logic_cluster/lc_4/in_2

T_1_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_39
T_2_14_lc_trk_g1_7
T_2_14_input_2_4
T_2_14_wire_logic_cluster/lc_4/in_2

T_1_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_39
T_2_14_lc_trk_g1_7
T_2_14_input_2_6
T_2_14_wire_logic_cluster/lc_6/in_2

T_1_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_39
T_2_14_lc_trk_g1_7
T_2_14_input_2_2
T_2_14_wire_logic_cluster/lc_2/in_2

T_1_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_39
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_1/in_3

T_1_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_39
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_3/in_3

T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_wire_logic_cluster/lc_5/in_1

T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_wire_logic_cluster/lc_3/in_3

End 

Net : Debounce_Switch_Inst.r_Count_2_cry_6
T_2_9_wire_logic_cluster/lc_5/cout
T_2_9_wire_logic_cluster/lc_6/in_3

Net : r_CountZ0Z_0
T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g2_7
T_1_12_wire_logic_cluster/lc_6/in_3

T_1_12_wire_logic_cluster/lc_7/out
T_2_11_sp4_v_t_47
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_1/in_0

T_1_12_wire_logic_cluster/lc_7/out
T_2_11_sp4_v_t_47
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_3/in_0

T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g2_7
T_1_12_wire_logic_cluster/lc_2/in_3

T_1_12_wire_logic_cluster/lc_7/out
T_1_11_sp4_v_t_46
T_1_14_lc_trk_g1_6
T_1_14_wire_logic_cluster/lc_4/in_3

T_1_12_wire_logic_cluster/lc_7/out
T_2_11_sp4_v_t_47
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_4/in_3

T_1_12_wire_logic_cluster/lc_7/out
T_2_11_sp4_v_t_47
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_6/in_3

T_1_12_wire_logic_cluster/lc_7/out
T_2_11_sp4_v_t_47
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_2/in_3

T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g2_7
T_1_12_wire_logic_cluster/lc_5/in_0

T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g2_7
T_1_12_wire_logic_cluster/lc_1/in_0

T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g2_7
T_1_12_wire_logic_cluster/lc_4/in_1

T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g2_7
T_1_12_input_2_7
T_1_12_wire_logic_cluster/lc_7/in_2

End 

Net : Debounce_Switch_Inst.r_Count_2_cry_5
T_2_9_wire_logic_cluster/lc_4/cout
T_2_9_wire_logic_cluster/lc_5/in_3

Net : Debounce_Switch_Inst.r_Count_2_cry_4
T_2_9_wire_logic_cluster/lc_3/cout
T_2_9_wire_logic_cluster/lc_4/in_3

Net : r_Count15_cascade_
T_1_12_wire_logic_cluster/lc_0/ltout
T_1_12_wire_logic_cluster/lc_1/in_2

End 

Net : Debounce_Switch_Inst.r_Count_2_cry_3
T_2_9_wire_logic_cluster/lc_2/cout
T_2_9_wire_logic_cluster/lc_3/in_3

Net : Debounce_Switch_Inst.r_Count_2_cry_2
T_2_9_wire_logic_cluster/lc_1/cout
T_2_9_wire_logic_cluster/lc_2/in_3

Net : Debounce_Switch_Inst.r_Count_2_cry_1
T_2_9_wire_logic_cluster/lc_0/cout
T_2_9_wire_logic_cluster/lc_1/in_3

Net : CO2_cascade_
T_1_12_wire_logic_cluster/lc_2/ltout
T_1_12_wire_logic_cluster/lc_3/in_2

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_3/clk

End 

Net : r_Hex_Encoding_i_0
T_2_14_wire_logic_cluster/lc_4/out
T_0_14_span4_horz_0
T_4_14_sp4_v_t_37
T_4_17_lc_trk_g1_5
T_4_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_Hex_Encoding_i_1
T_1_12_wire_logic_cluster/lc_5/out
T_0_12_lc_trk_g1_5
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_Hex_Encoding_i_2
T_2_14_wire_logic_cluster/lc_6/out
T_2_14_sp4_h_l_1
T_5_14_sp4_v_t_43
T_5_17_lc_trk_g1_3
T_5_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_Hex_Encoding_i_3
T_2_14_wire_logic_cluster/lc_2/out
T_2_13_sp4_v_t_36
T_2_17_span4_horz_r_0
T_4_17_lc_trk_g1_0
T_4_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Hex_Encoding_i_4
T_2_14_wire_logic_cluster/lc_1/out
T_3_12_sp4_v_t_46
T_3_16_sp4_v_t_39
T_3_17_lc_trk_g0_7
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Hex_Encoding_i_5
T_2_14_wire_logic_cluster/lc_3/out
T_2_13_sp12_v_t_22
T_2_17_lc_trk_g0_1
T_2_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_Hex_Encoding_i_6
T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_17_lc_trk_g0_5
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_Switch_1_c
T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_2_4_sp4_h_l_1
T_1_4_sp4_v_t_42
T_1_8_sp4_v_t_47
T_1_9_lc_trk_g3_7
T_1_9_input_2_6
T_1_9_wire_logic_cluster/lc_6/in_2

T_13_4_wire_io_cluster/io_1/D_IN_0
T_3_4_sp12_h_l_0
T_2_4_sp4_h_l_1
T_1_4_sp4_v_t_42
T_1_8_sp4_v_t_38
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_5/in_0

End 

