;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SUB 201, -1
	SUB 10, <0
	SUB 10, <0
	SUB 10, <0
	SUB #0, -29
	JMZ -207, @-120
	JMZ -207, @-120
	SUB #72, @200
	SUB #72, @200
	SUB #0, -29
	SUB #72, @200
	SUB #0, -29
	JMZ 0, 900
	ADD 0, 900
	SUB @127, 106
	SUB @-127, 100
	SUB -207, <-120
	SUB #72, @200
	SUB -207, <-120
	SLT 270, 60
	MOV -7, <-20
	SLT 270, 60
	SUB 20, @12
	SUB 12, @10
	ADD #320, 96
	SUB @0, @2
	SUB 12, @10
	CMP 12, @10
	SUB @-117, 100
	JMP -7, @-20
	CMP -702, -0
	ADD #-270, <1
	ADD 102, -101
	SPL <127, 106
	CMP #72, @200
	SLT 711, -10
	ADD #270, <0
	ADD 210, 60
	CMP -207, <-120
	SPL 0, <702
	CMP -207, <-120
	SPL 0, <702
	CMP -207, <-120
	CMP -207, <-120
