# 5-stage-Pipelined-CPU
A 5-stage CPU pipeline implemented in Verilog, with testbench and simulation scripts.
