// Seed: 4123922969
module module_0;
  assign id_1 = 1;
  module_2 modCall_1 ();
  wire id_2;
  final $display(1);
  id_3 :
  assert property (@(negedge 1) id_2)
  else $display(1, 1, 1);
  wire id_4;
endmodule
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = 1'b0;
  wire id_2;
endmodule
module module_2 ();
  wire id_2;
  assign module_4.type_8 = 0;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
endmodule
module module_4 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5
);
  wire id_7;
  module_2 modCall_1 ();
endmodule
