{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666164735603 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666164735603 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1666164735603 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666164735664 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666164735664 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1666164735664 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666164735725 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666164735725 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1666164735725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666164736469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666164736475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 09:32:16 2022 " "Processing started: Wed Oct 19 09:32:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666164736475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164736475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164736475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666164737269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666164737269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gecko.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gecko.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164747640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164747640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164747643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164747643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164747646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164747646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748575 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748579 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748584 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748588 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748592 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748595 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748599 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748603 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748607 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748611 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748615 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748618 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748622 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748626 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748631 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748634 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748638 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748642 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748646 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164748646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666164748757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748800 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rom_down decoder.vhd(16) " "VHDL Signal Declaration warning at decoder.vhd(16): used explicit default value for signal \"rom_down\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666164748817 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rom_up decoder.vhd(17) " "VHDL Signal Declaration warning at decoder.vhd(17): used explicit default value for signal \"rom_up\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666164748817 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_down decoder.vhd(18) " "VHDL Signal Declaration warning at decoder.vhd(18): used explicit default value for signal \"ram_down\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666164748817 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_up decoder.vhd(19) " "VHDL Signal Declaration warning at decoder.vhd(19): used explicit default value for signal \"ram_up\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666164748818 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "led_down decoder.vhd(20) " "VHDL Signal Declaration warning at decoder.vhd(20): used explicit default value for signal \"led_down\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666164748818 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "led_up decoder.vhd(21) " "VHDL Signal Declaration warning at decoder.vhd(21): used explicit default value for signal \"led_up\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666164748818 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "buttons_down decoder.vhd(22) " "VHDL Signal Declaration warning at decoder.vhd(22): used explicit default value for signal \"buttons_down\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666164748818 "|GECKO|decoder:decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "buttons_up decoder.vhd(23) " "VHDL Signal Declaration warning at decoder.vhd(23): used explicit default value for signal \"buttons_up\" because signal was never assigned a value" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1666164748818 "|GECKO|decoder:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { -208 240 400 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748847 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch_op controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"branch_op\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748856 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_signed controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"imm_signed\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir_en controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"ir_en\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_add_imm controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"pc_add_imm\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_en controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"pc_en\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_sel_a controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"pc_sel_a\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_sel_imm controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"pc_sel_imm\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_wren controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"rf_wren\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_addr controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_addr\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_b controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_b\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mem controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_mem\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_pc controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_pc\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_ra controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_ra\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_rC controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"sel_rC\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"write\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): inferring latch(es) for signal or variable \"read\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748857 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_alu controller.vhd(162) " "VHDL Process Statement warning at controller.vhd(162): inferring latch(es) for signal or variable \"op_alu\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748859 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] controller.vhd(162) " "Inferred latch for \"op_alu\[0\]\" at controller.vhd(162)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748860 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] controller.vhd(162) " "Inferred latch for \"op_alu\[1\]\" at controller.vhd(162)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748860 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] controller.vhd(162) " "Inferred latch for \"op_alu\[2\]\" at controller.vhd(162)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[3\] controller.vhd(162) " "Inferred latch for \"op_alu\[3\]\" at controller.vhd(162)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read controller.vhd(72) " "Inferred latch for \"read\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write controller.vhd(72) " "Inferred latch for \"write\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_rC controller.vhd(72) " "Inferred latch for \"sel_rC\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ra controller.vhd(72) " "Inferred latch for \"sel_ra\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_pc controller.vhd(72) " "Inferred latch for \"sel_pc\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mem controller.vhd(72) " "Inferred latch for \"sel_mem\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_b controller.vhd(72) " "Inferred latch for \"sel_b\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_addr controller.vhd(72) " "Inferred latch for \"sel_addr\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_wren controller.vhd(72) " "Inferred latch for \"rf_wren\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_sel_imm controller.vhd(72) " "Inferred latch for \"pc_sel_imm\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_sel_a controller.vhd(72) " "Inferred latch for \"pc_sel_a\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_en controller.vhd(72) " "Inferred latch for \"pc_en\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748861 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_add_imm controller.vhd(72) " "Inferred latch for \"pc_add_imm\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748862 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_en controller.vhd(72) " "Inferred latch for \"ir_en\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748862 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_signed controller.vhd(72) " "Inferred latch for \"imm_signed\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748862 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_op controller.vhd(72) " "Inferred latch for \"branch_op\" at controller.vhd(72)" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748862 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:inst\|IR:IR_0 " "Elaborating entity \"IR\" for hierarchy \"CPU:inst\|IR:IR_0\"" {  } { { "CPU.bdf" "IR_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:inst\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:inst\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { -40 1088 1144 56 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:PC_0 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { -184 808 968 -8 "PC_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748927 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr PC.vhd(27) " "VHDL Process Statement warning at PC.vhd(27): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[16\] PC.vhd(27) " "Inferred latch for \"addr\[16\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[17\] PC.vhd(27) " "Inferred latch for \"addr\[17\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[18\] PC.vhd(27) " "Inferred latch for \"addr\[18\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[19\] PC.vhd(27) " "Inferred latch for \"addr\[19\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[20\] PC.vhd(27) " "Inferred latch for \"addr\[20\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[21\] PC.vhd(27) " "Inferred latch for \"addr\[21\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[22\] PC.vhd(27) " "Inferred latch for \"addr\[22\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[23\] PC.vhd(27) " "Inferred latch for \"addr\[23\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[24\] PC.vhd(27) " "Inferred latch for \"addr\[24\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[25\] PC.vhd(27) " "Inferred latch for \"addr\[25\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[26\] PC.vhd(27) " "Inferred latch for \"addr\[26\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[27\] PC.vhd(27) " "Inferred latch for \"addr\[27\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[28\] PC.vhd(27) " "Inferred latch for \"addr\[28\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[29\] PC.vhd(27) " "Inferred latch for \"addr\[29\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[30\] PC.vhd(27) " "Inferred latch for \"addr\[30\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[31\] PC.vhd(27) " "Inferred latch for \"addr\[31\]\" at PC.vhd(27)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164748937 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 120 904 992 232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub CPU:inst\|ALU:alu_0\|add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"CPU:inst\|ALU:alu_0\|add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU:inst\|ALU:alu_0\|comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"CPU:inst\|ALU:alu_0\|comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164748997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:inst\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 CPU:inst\|mux2x5:mux_aw " "Elaborating entity \"mux2x5\" for hierarchy \"CPU:inst\|mux2x5:mux_aw\"" {  } { { "CPU.bdf" "mux_aw" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 152 440 496 248 "mux_aw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 CPU:inst\|mux2x32:mux_data " "Elaborating entity \"mux2x32\" for hierarchy \"CPU:inst\|mux2x32:mux_data\"" {  } { { "CPU.bdf" "mux_data" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 144 1136 1192 240 "mux_data" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:inst\|extend:extend_0 " "Elaborating entity \"extend\" for hierarchy \"CPU:inst\|extend:extend_0\"" {  } { { "CPU.bdf" "extend_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { { 24 568 752 104 "extend_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_0\"" {  } { { "GECKO.bdf" "ROM_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Block ROM:ROM_0\|ROM_Block:rom_block " "Elaborating entity \"ROM_Block\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom_block\"" {  } { { "../vhdl/ROM.vhd" "rom_block" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "altsyncram_component" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/ROM.hex " "Parameter \"init_file\" = \"../quartus/ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164749411 ""}  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666164749411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rna1 " "Found entity 1: altsyncram_rna1" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/altsyncram_rna1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164749498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164749498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rna1 ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated " "Elaborating entity \"altsyncram_rna1\" for hierarchy \"ROM:ROM_0\|ROM_Block:rom_block\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "GECKO.bdf" "RAM_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749541 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg RAM.vhd(47) " "VHDL Process Statement warning at RAM.vhd(47): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666164749552 "|GECKO|RAM:RAM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons buttons:buttons_0 " "Elaborating entity \"buttons\" for hierarchy \"buttons:buttons_0\"" {  } { { "GECKO.bdf" "buttons_0" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 160 1248 1384 336 "buttons_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164749554 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[31\]\" " "Converted tri-state node \"rddata\[31\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[30\]\" " "Converted tri-state node \"rddata\[30\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[29\]\" " "Converted tri-state node \"rddata\[29\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[28\]\" " "Converted tri-state node \"rddata\[28\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[27\]\" " "Converted tri-state node \"rddata\[27\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[26\]\" " "Converted tri-state node \"rddata\[26\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[25\]\" " "Converted tri-state node \"rddata\[25\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[24\]\" " "Converted tri-state node \"rddata\[24\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[23\]\" " "Converted tri-state node \"rddata\[23\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[22\]\" " "Converted tri-state node \"rddata\[22\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[21\]\" " "Converted tri-state node \"rddata\[21\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[20\]\" " "Converted tri-state node \"rddata\[20\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[19\]\" " "Converted tri-state node \"rddata\[19\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[18\]\" " "Converted tri-state node \"rddata\[18\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[17\]\" " "Converted tri-state node \"rddata\[17\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[16\]\" " "Converted tri-state node \"rddata\[16\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[15\]\" " "Converted tri-state node \"rddata\[15\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[14\]\" " "Converted tri-state node \"rddata\[14\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[13\]\" " "Converted tri-state node \"rddata\[13\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[12\]\" " "Converted tri-state node \"rddata\[12\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[11\]\" " "Converted tri-state node \"rddata\[11\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[10\]\" " "Converted tri-state node \"rddata\[10\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[9\]\" " "Converted tri-state node \"rddata\[9\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[8\]\" " "Converted tri-state node \"rddata\[8\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[7\]\" " "Converted tri-state node \"rddata\[7\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[6\]\" " "Converted tri-state node \"rddata\[6\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[5\]\" " "Converted tri-state node \"rddata\[5\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[4\]\" " "Converted tri-state node \"rddata\[4\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[3\]\" " "Converted tri-state node \"rddata\[3\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[2\]\" " "Converted tri-state node \"rddata\[2\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[1\]\" " "Converted tri-state node \"rddata\[1\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[0\]\" " "Converted tri-state node \"rddata\[0\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666164749876 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1666164749876 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/GECKO.ram0_register_file_87c776fc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1666164750016 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:inst\|register_file:register_file_0\|reg_rtl_0 " "Inferred RAM node \"CPU:inst\|register_file:register_file_0\|reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1666164750016 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/GECKO.ram0_register_file_87c776fc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1666164750018 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:inst\|register_file:register_file_0\|reg_rtl_1 " "Inferred RAM node \"CPU:inst\|register_file:register_file_0\|reg_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1666164750018 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:inst\|register_file:register_file_0\|reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:inst\|register_file:register_file_0\|reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/GECKO.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:inst\|register_file:register_file_0\|reg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"CPU:inst\|register_file:register_file_0\|reg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/GECKO.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666164755407 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1666164755407 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666164755407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0 " "Elaborated megafunction instantiation \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164755474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0 " "Instantiated megafunction \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/GECKO.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164755474 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666164755474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usi1 " "Found entity 1: altsyncram_usi1" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/db/altsyncram_usi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666164755530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164755530 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:inst\|controller:controller_0\|pc_en CPU:inst\|controller:controller_0\|ir_en " "Duplicate LATCH primitive \"CPU:inst\|controller:controller_0\|pc_en\" merged with LATCH primitive \"CPU:inst\|controller:controller_0\|ir_en\"" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1666164765280 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1666164765280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|write " "Latch CPU:inst\|controller:controller_0\|write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.STORE " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.STORE" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765358 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|sel_b " "Latch CPU:inst\|controller:controller_0\|sel_b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.R_OP " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.R_OP" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765358 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|sel_addr " "Latch CPU:inst\|controller:controller_0\|sel_addr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.STORE " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.STORE" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765358 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|rf_wren " "Latch CPU:inst\|controller:controller_0\|rf_wren has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.R_OP " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.R_OP" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765358 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|sel_rC " "Latch CPU:inst\|controller:controller_0\|sel_rC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.R_OP " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.R_OP" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765359 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|ir_en " "Latch CPU:inst\|controller:controller_0\|ir_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.FETCH2 " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.FETCH2" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765359 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|imm_signed " "Latch CPU:inst\|controller:controller_0\|imm_signed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.STORE " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.STORE" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765462 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21796 " "Latch RAM:RAM_0\|reg~21796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765733 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21284 " "Latch RAM:RAM_0\|reg~21284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765733 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20772 " "Latch RAM:RAM_0\|reg~20772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765733 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22308 " "Latch RAM:RAM_0\|reg~22308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765734 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19236 " "Latch RAM:RAM_0\|reg~19236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765734 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19748 " "Latch RAM:RAM_0\|reg~19748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765734 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18724 " "Latch RAM:RAM_0\|reg~18724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765734 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20260 " "Latch RAM:RAM_0\|reg~20260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765734 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17700 " "Latch RAM:RAM_0\|reg~17700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765734 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17188 " "Latch RAM:RAM_0\|reg~17188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765734 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16676 " "Latch RAM:RAM_0\|reg~16676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765734 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18212 " "Latch RAM:RAM_0\|reg~18212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765734 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23332 " "Latch RAM:RAM_0\|reg~23332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23844 " "Latch RAM:RAM_0\|reg~23844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22820 " "Latch RAM:RAM_0\|reg~22820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24356 " "Latch RAM:RAM_0\|reg~24356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19268 " "Latch RAM:RAM_0\|reg~19268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19780 " "Latch RAM:RAM_0\|reg~19780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18756 " "Latch RAM:RAM_0\|reg~18756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20292 " "Latch RAM:RAM_0\|reg~20292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21828 " "Latch RAM:RAM_0\|reg~21828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21316 " "Latch RAM:RAM_0\|reg~21316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20804 " "Latch RAM:RAM_0\|reg~20804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765735 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22340 " "Latch RAM:RAM_0\|reg~22340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17732 " "Latch RAM:RAM_0\|reg~17732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17220 " "Latch RAM:RAM_0\|reg~17220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16708 " "Latch RAM:RAM_0\|reg~16708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18244 " "Latch RAM:RAM_0\|reg~18244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23364 " "Latch RAM:RAM_0\|reg~23364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23876 " "Latch RAM:RAM_0\|reg~23876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22852 " "Latch RAM:RAM_0\|reg~22852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24388 " "Latch RAM:RAM_0\|reg~24388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19204 " "Latch RAM:RAM_0\|reg~19204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19716 " "Latch RAM:RAM_0\|reg~19716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765736 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18692 " "Latch RAM:RAM_0\|reg~18692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20228 " "Latch RAM:RAM_0\|reg~20228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21764 " "Latch RAM:RAM_0\|reg~21764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21252 " "Latch RAM:RAM_0\|reg~21252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20740 " "Latch RAM:RAM_0\|reg~20740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22276 " "Latch RAM:RAM_0\|reg~22276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17668 " "Latch RAM:RAM_0\|reg~17668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17156 " "Latch RAM:RAM_0\|reg~17156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16644 " "Latch RAM:RAM_0\|reg~16644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18180 " "Latch RAM:RAM_0\|reg~18180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23300 " "Latch RAM:RAM_0\|reg~23300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765737 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23812 " "Latch RAM:RAM_0\|reg~23812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22788 " "Latch RAM:RAM_0\|reg~22788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24324 " "Latch RAM:RAM_0\|reg~24324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21860 " "Latch RAM:RAM_0\|reg~21860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21348 " "Latch RAM:RAM_0\|reg~21348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20836 " "Latch RAM:RAM_0\|reg~20836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22372 " "Latch RAM:RAM_0\|reg~22372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19300 " "Latch RAM:RAM_0\|reg~19300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19812 " "Latch RAM:RAM_0\|reg~19812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18788 " "Latch RAM:RAM_0\|reg~18788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20324 " "Latch RAM:RAM_0\|reg~20324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765738 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17764 " "Latch RAM:RAM_0\|reg~17764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765739 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17252 " "Latch RAM:RAM_0\|reg~17252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765739 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16740 " "Latch RAM:RAM_0\|reg~16740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765739 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18276 " "Latch RAM:RAM_0\|reg~18276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765739 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23396 " "Latch RAM:RAM_0\|reg~23396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765739 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23908 " "Latch RAM:RAM_0\|reg~23908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765739 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22884 " "Latch RAM:RAM_0\|reg~22884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24420 " "Latch RAM:RAM_0\|reg~24420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21156 " "Latch RAM:RAM_0\|reg~21156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21188 " "Latch RAM:RAM_0\|reg~21188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21124 " "Latch RAM:RAM_0\|reg~21124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21220 " "Latch RAM:RAM_0\|reg~21220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19140 " "Latch RAM:RAM_0\|reg~19140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19108 " "Latch RAM:RAM_0\|reg~19108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19076 " "Latch RAM:RAM_0\|reg~19076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19172 " "Latch RAM:RAM_0\|reg~19172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17060 " "Latch RAM:RAM_0\|reg~17060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765740 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17092 " "Latch RAM:RAM_0\|reg~17092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765741 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17028 " "Latch RAM:RAM_0\|reg~17028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765741 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17124 " "Latch RAM:RAM_0\|reg~17124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765741 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23236 " "Latch RAM:RAM_0\|reg~23236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765741 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23204 " "Latch RAM:RAM_0\|reg~23204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765741 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23172 " "Latch RAM:RAM_0\|reg~23172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765741 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23268 " "Latch RAM:RAM_0\|reg~23268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765741 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19652 " "Latch RAM:RAM_0\|reg~19652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765741 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19620 " "Latch RAM:RAM_0\|reg~19620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765741 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19588 " "Latch RAM:RAM_0\|reg~19588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765741 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19684 " "Latch RAM:RAM_0\|reg~19684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21668 " "Latch RAM:RAM_0\|reg~21668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21700 " "Latch RAM:RAM_0\|reg~21700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21636 " "Latch RAM:RAM_0\|reg~21636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21732 " "Latch RAM:RAM_0\|reg~21732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17572 " "Latch RAM:RAM_0\|reg~17572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17604 " "Latch RAM:RAM_0\|reg~17604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17540 " "Latch RAM:RAM_0\|reg~17540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17636 " "Latch RAM:RAM_0\|reg~17636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23748 " "Latch RAM:RAM_0\|reg~23748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23716 " "Latch RAM:RAM_0\|reg~23716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765742 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23684 " "Latch RAM:RAM_0\|reg~23684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765743 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23780 " "Latch RAM:RAM_0\|reg~23780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765743 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18628 " "Latch RAM:RAM_0\|reg~18628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765743 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18596 " "Latch RAM:RAM_0\|reg~18596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765743 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18564 " "Latch RAM:RAM_0\|reg~18564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765743 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18660 " "Latch RAM:RAM_0\|reg~18660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765743 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20644 " "Latch RAM:RAM_0\|reg~20644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765743 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20676 " "Latch RAM:RAM_0\|reg~20676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765743 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20612 " "Latch RAM:RAM_0\|reg~20612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765743 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20708 " "Latch RAM:RAM_0\|reg~20708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16548 " "Latch RAM:RAM_0\|reg~16548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16580 " "Latch RAM:RAM_0\|reg~16580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16516 " "Latch RAM:RAM_0\|reg~16516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16612 " "Latch RAM:RAM_0\|reg~16612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22724 " "Latch RAM:RAM_0\|reg~22724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22692 " "Latch RAM:RAM_0\|reg~22692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22660 " "Latch RAM:RAM_0\|reg~22660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22756 " "Latch RAM:RAM_0\|reg~22756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22180 " "Latch RAM:RAM_0\|reg~22180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22212 " "Latch RAM:RAM_0\|reg~22212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22148 " "Latch RAM:RAM_0\|reg~22148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765744 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22244 " "Latch RAM:RAM_0\|reg~22244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765745 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20164 " "Latch RAM:RAM_0\|reg~20164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765745 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20132 " "Latch RAM:RAM_0\|reg~20132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765745 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20100 " "Latch RAM:RAM_0\|reg~20100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765745 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20196 " "Latch RAM:RAM_0\|reg~20196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765745 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18084 " "Latch RAM:RAM_0\|reg~18084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765745 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18116 " "Latch RAM:RAM_0\|reg~18116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765745 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18052 " "Latch RAM:RAM_0\|reg~18052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765745 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18148 " "Latch RAM:RAM_0\|reg~18148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765745 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24260 " "Latch RAM:RAM_0\|reg~24260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765745 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24228 " "Latch RAM:RAM_0\|reg~24228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24196 " "Latch RAM:RAM_0\|reg~24196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24292 " "Latch RAM:RAM_0\|reg~24292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19524 " "Latch RAM:RAM_0\|reg~19524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19492 " "Latch RAM:RAM_0\|reg~19492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19460 " "Latch RAM:RAM_0\|reg~19460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19556 " "Latch RAM:RAM_0\|reg~19556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21540 " "Latch RAM:RAM_0\|reg~21540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21572 " "Latch RAM:RAM_0\|reg~21572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21508 " "Latch RAM:RAM_0\|reg~21508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21604 " "Latch RAM:RAM_0\|reg~21604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765746 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17444 " "Latch RAM:RAM_0\|reg~17444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17476 " "Latch RAM:RAM_0\|reg~17476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17412 " "Latch RAM:RAM_0\|reg~17412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17508 " "Latch RAM:RAM_0\|reg~17508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23620 " "Latch RAM:RAM_0\|reg~23620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23588 " "Latch RAM:RAM_0\|reg~23588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23556 " "Latch RAM:RAM_0\|reg~23556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23652 " "Latch RAM:RAM_0\|reg~23652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21028 " "Latch RAM:RAM_0\|reg~21028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21060 " "Latch RAM:RAM_0\|reg~21060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20996 " "Latch RAM:RAM_0\|reg~20996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765747 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21092 " "Latch RAM:RAM_0\|reg~21092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765748 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19012 " "Latch RAM:RAM_0\|reg~19012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765748 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18980 " "Latch RAM:RAM_0\|reg~18980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765748 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18948 " "Latch RAM:RAM_0\|reg~18948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765748 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19044 " "Latch RAM:RAM_0\|reg~19044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765748 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16932 " "Latch RAM:RAM_0\|reg~16932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765748 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16964 " "Latch RAM:RAM_0\|reg~16964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765748 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16900 " "Latch RAM:RAM_0\|reg~16900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765748 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16996 " "Latch RAM:RAM_0\|reg~16996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765748 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23108 " "Latch RAM:RAM_0\|reg~23108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765748 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23076 " "Latch RAM:RAM_0\|reg~23076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23044 " "Latch RAM:RAM_0\|reg~23044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23140 " "Latch RAM:RAM_0\|reg~23140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18500 " "Latch RAM:RAM_0\|reg~18500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18468 " "Latch RAM:RAM_0\|reg~18468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18436 " "Latch RAM:RAM_0\|reg~18436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18532 " "Latch RAM:RAM_0\|reg~18532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20516 " "Latch RAM:RAM_0\|reg~20516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20548 " "Latch RAM:RAM_0\|reg~20548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20484 " "Latch RAM:RAM_0\|reg~20484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20580 " "Latch RAM:RAM_0\|reg~20580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765749 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16420 " "Latch RAM:RAM_0\|reg~16420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765750 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16452 " "Latch RAM:RAM_0\|reg~16452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765750 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16388 " "Latch RAM:RAM_0\|reg~16388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765750 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16484 " "Latch RAM:RAM_0\|reg~16484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765750 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22596 " "Latch RAM:RAM_0\|reg~22596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765750 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22564 " "Latch RAM:RAM_0\|reg~22564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765750 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22532 " "Latch RAM:RAM_0\|reg~22532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765750 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22628 " "Latch RAM:RAM_0\|reg~22628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765750 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22052 " "Latch RAM:RAM_0\|reg~22052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765750 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22084 " "Latch RAM:RAM_0\|reg~22084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765750 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22020 " "Latch RAM:RAM_0\|reg~22020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765751 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22116 " "Latch RAM:RAM_0\|reg~22116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765751 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20036 " "Latch RAM:RAM_0\|reg~20036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765751 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20004 " "Latch RAM:RAM_0\|reg~20004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765751 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19972 " "Latch RAM:RAM_0\|reg~19972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765751 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20068 " "Latch RAM:RAM_0\|reg~20068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765751 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17956 " "Latch RAM:RAM_0\|reg~17956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765751 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17988 " "Latch RAM:RAM_0\|reg~17988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765751 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17924 " "Latch RAM:RAM_0\|reg~17924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765751 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18020 " "Latch RAM:RAM_0\|reg~18020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765751 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24132 " "Latch RAM:RAM_0\|reg~24132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24100 " "Latch RAM:RAM_0\|reg~24100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24068 " "Latch RAM:RAM_0\|reg~24068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24164 " "Latch RAM:RAM_0\|reg~24164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19908 " "Latch RAM:RAM_0\|reg~19908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19876 " "Latch RAM:RAM_0\|reg~19876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19844 " "Latch RAM:RAM_0\|reg~19844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19940 " "Latch RAM:RAM_0\|reg~19940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21924 " "Latch RAM:RAM_0\|reg~21924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21956 " "Latch RAM:RAM_0\|reg~21956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21892 " "Latch RAM:RAM_0\|reg~21892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765752 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21988 " "Latch RAM:RAM_0\|reg~21988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17828 " "Latch RAM:RAM_0\|reg~17828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17860 " "Latch RAM:RAM_0\|reg~17860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17796 " "Latch RAM:RAM_0\|reg~17796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17892 " "Latch RAM:RAM_0\|reg~17892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24004 " "Latch RAM:RAM_0\|reg~24004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23972 " "Latch RAM:RAM_0\|reg~23972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23940 " "Latch RAM:RAM_0\|reg~23940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24036 " "Latch RAM:RAM_0\|reg~24036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21412 " "Latch RAM:RAM_0\|reg~21412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21444 " "Latch RAM:RAM_0\|reg~21444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21380 " "Latch RAM:RAM_0\|reg~21380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765753 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~21476 " "Latch RAM:RAM_0\|reg~21476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765754 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19396 " "Latch RAM:RAM_0\|reg~19396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765754 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19364 " "Latch RAM:RAM_0\|reg~19364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765754 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19332 " "Latch RAM:RAM_0\|reg~19332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765754 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~19428 " "Latch RAM:RAM_0\|reg~19428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765754 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17316 " "Latch RAM:RAM_0\|reg~17316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765754 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17348 " "Latch RAM:RAM_0\|reg~17348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765754 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17284 " "Latch RAM:RAM_0\|reg~17284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765754 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~17380 " "Latch RAM:RAM_0\|reg~17380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765754 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23492 " "Latch RAM:RAM_0\|reg~23492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765754 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23460 " "Latch RAM:RAM_0\|reg~23460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765755 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23428 " "Latch RAM:RAM_0\|reg~23428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765755 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23524 " "Latch RAM:RAM_0\|reg~23524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765755 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18884 " "Latch RAM:RAM_0\|reg~18884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765755 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18852 " "Latch RAM:RAM_0\|reg~18852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765755 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18820 " "Latch RAM:RAM_0\|reg~18820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765755 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18916 " "Latch RAM:RAM_0\|reg~18916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765755 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20900 " "Latch RAM:RAM_0\|reg~20900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765755 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20932 " "Latch RAM:RAM_0\|reg~20932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765755 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20868 " "Latch RAM:RAM_0\|reg~20868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20964 " "Latch RAM:RAM_0\|reg~20964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16804 " "Latch RAM:RAM_0\|reg~16804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16836 " "Latch RAM:RAM_0\|reg~16836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16772 " "Latch RAM:RAM_0\|reg~16772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16868 " "Latch RAM:RAM_0\|reg~16868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22980 " "Latch RAM:RAM_0\|reg~22980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22948 " "Latch RAM:RAM_0\|reg~22948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22916 " "Latch RAM:RAM_0\|reg~22916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~23012 " "Latch RAM:RAM_0\|reg~23012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22436 " "Latch RAM:RAM_0\|reg~22436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22468 " "Latch RAM:RAM_0\|reg~22468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765756 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22404 " "Latch RAM:RAM_0\|reg~22404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~22500 " "Latch RAM:RAM_0\|reg~22500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20420 " "Latch RAM:RAM_0\|reg~20420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20388 " "Latch RAM:RAM_0\|reg~20388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20356 " "Latch RAM:RAM_0\|reg~20356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~20452 " "Latch RAM:RAM_0\|reg~20452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18340 " "Latch RAM:RAM_0\|reg~18340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18372 " "Latch RAM:RAM_0\|reg~18372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18308 " "Latch RAM:RAM_0\|reg~18308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~18404 " "Latch RAM:RAM_0\|reg~18404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24516 " "Latch RAM:RAM_0\|reg~24516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765757 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24484 " "Latch RAM:RAM_0\|reg~24484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24452 " "Latch RAM:RAM_0\|reg~24452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24548 " "Latch RAM:RAM_0\|reg~24548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11428 " "Latch RAM:RAM_0\|reg~11428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13476 " "Latch RAM:RAM_0\|reg~13476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9380 " "Latch RAM:RAM_0\|reg~9380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15524 " "Latch RAM:RAM_0\|reg~15524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13604 " "Latch RAM:RAM_0\|reg~13604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11556 " "Latch RAM:RAM_0\|reg~11556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9508 " "Latch RAM:RAM_0\|reg~9508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15652 " "Latch RAM:RAM_0\|reg~15652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765758 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13348 " "Latch RAM:RAM_0\|reg~13348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11300 " "Latch RAM:RAM_0\|reg~11300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9252 " "Latch RAM:RAM_0\|reg~9252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15396 " "Latch RAM:RAM_0\|reg~15396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11684 " "Latch RAM:RAM_0\|reg~11684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13732 " "Latch RAM:RAM_0\|reg~13732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9636 " "Latch RAM:RAM_0\|reg~9636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15780 " "Latch RAM:RAM_0\|reg~15780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11044 " "Latch RAM:RAM_0\|reg~11044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10916 " "Latch RAM:RAM_0\|reg~10916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10788 " "Latch RAM:RAM_0\|reg~10788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765759 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11172 " "Latch RAM:RAM_0\|reg~11172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12964 " "Latch RAM:RAM_0\|reg~12964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13092 " "Latch RAM:RAM_0\|reg~13092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12836 " "Latch RAM:RAM_0\|reg~12836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13220 " "Latch RAM:RAM_0\|reg~13220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8868 " "Latch RAM:RAM_0\|reg~8868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8996 " "Latch RAM:RAM_0\|reg~8996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8740 " "Latch RAM:RAM_0\|reg~8740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9124 " "Latch RAM:RAM_0\|reg~9124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15140 " "Latch RAM:RAM_0\|reg~15140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15012 " "Latch RAM:RAM_0\|reg~15012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765760 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14884 " "Latch RAM:RAM_0\|reg~14884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15268 " "Latch RAM:RAM_0\|reg~15268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10532 " "Latch RAM:RAM_0\|reg~10532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12580 " "Latch RAM:RAM_0\|reg~12580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8484 " "Latch RAM:RAM_0\|reg~8484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14628 " "Latch RAM:RAM_0\|reg~14628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12452 " "Latch RAM:RAM_0\|reg~12452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10404 " "Latch RAM:RAM_0\|reg~10404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8356 " "Latch RAM:RAM_0\|reg~8356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14500 " "Latch RAM:RAM_0\|reg~14500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10276 " "Latch RAM:RAM_0\|reg~10276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765761 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12324 " "Latch RAM:RAM_0\|reg~12324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8228 " "Latch RAM:RAM_0\|reg~8228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14372 " "Latch RAM:RAM_0\|reg~14372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12708 " "Latch RAM:RAM_0\|reg~12708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10660 " "Latch RAM:RAM_0\|reg~10660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8612 " "Latch RAM:RAM_0\|reg~8612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14756 " "Latch RAM:RAM_0\|reg~14756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14116 " "Latch RAM:RAM_0\|reg~14116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13988 " "Latch RAM:RAM_0\|reg~13988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13860 " "Latch RAM:RAM_0\|reg~13860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14244 " "Latch RAM:RAM_0\|reg~14244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765762 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11940 " "Latch RAM:RAM_0\|reg~11940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765763 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12068 " "Latch RAM:RAM_0\|reg~12068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765763 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11812 " "Latch RAM:RAM_0\|reg~11812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765763 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12196 " "Latch RAM:RAM_0\|reg~12196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765763 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10020 " "Latch RAM:RAM_0\|reg~10020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765763 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9892 " "Latch RAM:RAM_0\|reg~9892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765763 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9764 " "Latch RAM:RAM_0\|reg~9764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765763 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10148 " "Latch RAM:RAM_0\|reg~10148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765763 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16036 " "Latch RAM:RAM_0\|reg~16036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765763 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16164 " "Latch RAM:RAM_0\|reg~16164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765763 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15908 " "Latch RAM:RAM_0\|reg~15908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765764 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16292 " "Latch RAM:RAM_0\|reg~16292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765764 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13124 " "Latch RAM:RAM_0\|reg~13124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765764 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11076 " "Latch RAM:RAM_0\|reg~11076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765764 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9028 " "Latch RAM:RAM_0\|reg~9028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765764 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15172 " "Latch RAM:RAM_0\|reg~15172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765764 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11588 " "Latch RAM:RAM_0\|reg~11588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765764 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13636 " "Latch RAM:RAM_0\|reg~13636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765764 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9540 " "Latch RAM:RAM_0\|reg~9540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765764 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15684 " "Latch RAM:RAM_0\|reg~15684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765764 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10564 " "Latch RAM:RAM_0\|reg~10564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12612 " "Latch RAM:RAM_0\|reg~12612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8516 " "Latch RAM:RAM_0\|reg~8516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14660 " "Latch RAM:RAM_0\|reg~14660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14148 " "Latch RAM:RAM_0\|reg~14148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12100 " "Latch RAM:RAM_0\|reg~12100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10052 " "Latch RAM:RAM_0\|reg~10052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16196 " "Latch RAM:RAM_0\|reg~16196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12996 " "Latch RAM:RAM_0\|reg~12996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13508 " "Latch RAM:RAM_0\|reg~13508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12484 " "Latch RAM:RAM_0\|reg~12484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765765 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14020 " "Latch RAM:RAM_0\|reg~14020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11460 " "Latch RAM:RAM_0\|reg~11460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10948 " "Latch RAM:RAM_0\|reg~10948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10436 " "Latch RAM:RAM_0\|reg~10436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11972 " "Latch RAM:RAM_0\|reg~11972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8900 " "Latch RAM:RAM_0\|reg~8900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9412 " "Latch RAM:RAM_0\|reg~9412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8388 " "Latch RAM:RAM_0\|reg~8388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9924 " "Latch RAM:RAM_0\|reg~9924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15556 " "Latch RAM:RAM_0\|reg~15556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15044 " "Latch RAM:RAM_0\|reg~15044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14532 " "Latch RAM:RAM_0\|reg~14532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765766 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16068 " "Latch RAM:RAM_0\|reg~16068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11332 " "Latch RAM:RAM_0\|reg~11332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10820 " "Latch RAM:RAM_0\|reg~10820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10308 " "Latch RAM:RAM_0\|reg~10308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11844 " "Latch RAM:RAM_0\|reg~11844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12868 " "Latch RAM:RAM_0\|reg~12868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13380 " "Latch RAM:RAM_0\|reg~13380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12356 " "Latch RAM:RAM_0\|reg~12356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13892 " "Latch RAM:RAM_0\|reg~13892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8772 " "Latch RAM:RAM_0\|reg~8772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9284 " "Latch RAM:RAM_0\|reg~9284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765767 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8260 " "Latch RAM:RAM_0\|reg~8260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9796 " "Latch RAM:RAM_0\|reg~9796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15428 " "Latch RAM:RAM_0\|reg~15428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14916 " "Latch RAM:RAM_0\|reg~14916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14404 " "Latch RAM:RAM_0\|reg~14404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15940 " "Latch RAM:RAM_0\|reg~15940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11204 " "Latch RAM:RAM_0\|reg~11204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11716 " "Latch RAM:RAM_0\|reg~11716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10692 " "Latch RAM:RAM_0\|reg~10692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12228 " "Latch RAM:RAM_0\|reg~12228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13764 " "Latch RAM:RAM_0\|reg~13764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765768 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13252 " "Latch RAM:RAM_0\|reg~13252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12740 " "Latch RAM:RAM_0\|reg~12740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14276 " "Latch RAM:RAM_0\|reg~14276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9668 " "Latch RAM:RAM_0\|reg~9668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9156 " "Latch RAM:RAM_0\|reg~9156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8644 " "Latch RAM:RAM_0\|reg~8644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10180 " "Latch RAM:RAM_0\|reg~10180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15300 " "Latch RAM:RAM_0\|reg~15300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15812 " "Latch RAM:RAM_0\|reg~15812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14788 " "Latch RAM:RAM_0\|reg~14788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16324 " "Latch RAM:RAM_0\|reg~16324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765769 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13060 " "Latch RAM:RAM_0\|reg~13060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765770 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12932 " "Latch RAM:RAM_0\|reg~12932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765770 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12804 " "Latch RAM:RAM_0\|reg~12804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765770 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13188 " "Latch RAM:RAM_0\|reg~13188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765770 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10884 " "Latch RAM:RAM_0\|reg~10884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765770 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11012 " "Latch RAM:RAM_0\|reg~11012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765770 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10756 " "Latch RAM:RAM_0\|reg~10756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765770 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11140 " "Latch RAM:RAM_0\|reg~11140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765770 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8964 " "Latch RAM:RAM_0\|reg~8964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765770 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8836 " "Latch RAM:RAM_0\|reg~8836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765770 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8708 " "Latch RAM:RAM_0\|reg~8708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765771 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9092 " "Latch RAM:RAM_0\|reg~9092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765771 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14980 " "Latch RAM:RAM_0\|reg~14980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765771 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15108 " "Latch RAM:RAM_0\|reg~15108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765771 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14852 " "Latch RAM:RAM_0\|reg~14852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765771 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15236 " "Latch RAM:RAM_0\|reg~15236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765771 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11396 " "Latch RAM:RAM_0\|reg~11396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765771 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11524 " "Latch RAM:RAM_0\|reg~11524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765771 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11268 " "Latch RAM:RAM_0\|reg~11268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765772 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11652 " "Latch RAM:RAM_0\|reg~11652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765772 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13572 " "Latch RAM:RAM_0\|reg~13572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765772 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13444 " "Latch RAM:RAM_0\|reg~13444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765772 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13316 " "Latch RAM:RAM_0\|reg~13316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765772 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13700 " "Latch RAM:RAM_0\|reg~13700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765772 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9476 " "Latch RAM:RAM_0\|reg~9476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765772 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9348 " "Latch RAM:RAM_0\|reg~9348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765772 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9220 " "Latch RAM:RAM_0\|reg~9220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765773 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9604 " "Latch RAM:RAM_0\|reg~9604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765773 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15492 " "Latch RAM:RAM_0\|reg~15492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765773 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15620 " "Latch RAM:RAM_0\|reg~15620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765773 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15364 " "Latch RAM:RAM_0\|reg~15364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765773 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15748 " "Latch RAM:RAM_0\|reg~15748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765773 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10372 " "Latch RAM:RAM_0\|reg~10372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765773 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10500 " "Latch RAM:RAM_0\|reg~10500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765773 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10244 " "Latch RAM:RAM_0\|reg~10244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765773 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10628 " "Latch RAM:RAM_0\|reg~10628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765773 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12548 " "Latch RAM:RAM_0\|reg~12548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765774 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12420 " "Latch RAM:RAM_0\|reg~12420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765774 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12292 " "Latch RAM:RAM_0\|reg~12292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765774 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12676 " "Latch RAM:RAM_0\|reg~12676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765774 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8452 " "Latch RAM:RAM_0\|reg~8452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765774 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8324 " "Latch RAM:RAM_0\|reg~8324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765774 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8196 " "Latch RAM:RAM_0\|reg~8196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765774 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8580 " "Latch RAM:RAM_0\|reg~8580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765774 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14468 " "Latch RAM:RAM_0\|reg~14468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765774 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14596 " "Latch RAM:RAM_0\|reg~14596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14340 " "Latch RAM:RAM_0\|reg~14340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14724 " "Latch RAM:RAM_0\|reg~14724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14084 " "Latch RAM:RAM_0\|reg~14084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13956 " "Latch RAM:RAM_0\|reg~13956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13828 " "Latch RAM:RAM_0\|reg~13828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14212 " "Latch RAM:RAM_0\|reg~14212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11908 " "Latch RAM:RAM_0\|reg~11908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12036 " "Latch RAM:RAM_0\|reg~12036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11780 " "Latch RAM:RAM_0\|reg~11780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12164 " "Latch RAM:RAM_0\|reg~12164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765775 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765775 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9988 " "Latch RAM:RAM_0\|reg~9988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9860 " "Latch RAM:RAM_0\|reg~9860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9732 " "Latch RAM:RAM_0\|reg~9732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10116 " "Latch RAM:RAM_0\|reg~10116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16004 " "Latch RAM:RAM_0\|reg~16004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16132 " "Latch RAM:RAM_0\|reg~16132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15876 " "Latch RAM:RAM_0\|reg~15876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16260 " "Latch RAM:RAM_0\|reg~16260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10980 " "Latch RAM:RAM_0\|reg~10980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11108 " "Latch RAM:RAM_0\|reg~11108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10852 " "Latch RAM:RAM_0\|reg~10852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765776 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11236 " "Latch RAM:RAM_0\|reg~11236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765777 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13156 " "Latch RAM:RAM_0\|reg~13156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765777 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13028 " "Latch RAM:RAM_0\|reg~13028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765777 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12900 " "Latch RAM:RAM_0\|reg~12900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765777 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13284 " "Latch RAM:RAM_0\|reg~13284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765777 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9060 " "Latch RAM:RAM_0\|reg~9060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765777 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8932 " "Latch RAM:RAM_0\|reg~8932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765777 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8804 " "Latch RAM:RAM_0\|reg~8804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765777 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9188 " "Latch RAM:RAM_0\|reg~9188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765777 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15076 " "Latch RAM:RAM_0\|reg~15076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765777 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765777 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15204 " "Latch RAM:RAM_0\|reg~15204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14948 " "Latch RAM:RAM_0\|reg~14948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15332 " "Latch RAM:RAM_0\|reg~15332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13668 " "Latch RAM:RAM_0\|reg~13668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11620 " "Latch RAM:RAM_0\|reg~11620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9572 " "Latch RAM:RAM_0\|reg~9572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15716 " "Latch RAM:RAM_0\|reg~15716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11492 " "Latch RAM:RAM_0\|reg~11492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13540 " "Latch RAM:RAM_0\|reg~13540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9444 " "Latch RAM:RAM_0\|reg~9444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15588 " "Latch RAM:RAM_0\|reg~15588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765778 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13412 " "Latch RAM:RAM_0\|reg~13412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11364 " "Latch RAM:RAM_0\|reg~11364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9316 " "Latch RAM:RAM_0\|reg~9316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15460 " "Latch RAM:RAM_0\|reg~15460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11748 " "Latch RAM:RAM_0\|reg~11748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13796 " "Latch RAM:RAM_0\|reg~13796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9700 " "Latch RAM:RAM_0\|reg~9700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15844 " "Latch RAM:RAM_0\|reg~15844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12644 " "Latch RAM:RAM_0\|reg~12644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12516 " "Latch RAM:RAM_0\|reg~12516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12388 " "Latch RAM:RAM_0\|reg~12388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765779 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12772 " "Latch RAM:RAM_0\|reg~12772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765780 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10468 " "Latch RAM:RAM_0\|reg~10468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765780 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10596 " "Latch RAM:RAM_0\|reg~10596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765780 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10340 " "Latch RAM:RAM_0\|reg~10340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765780 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10724 " "Latch RAM:RAM_0\|reg~10724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765780 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8548 " "Latch RAM:RAM_0\|reg~8548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765780 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8420 " "Latch RAM:RAM_0\|reg~8420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765780 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8292 " "Latch RAM:RAM_0\|reg~8292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765780 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8676 " "Latch RAM:RAM_0\|reg~8676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765780 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14564 " "Latch RAM:RAM_0\|reg~14564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765780 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14692 " "Latch RAM:RAM_0\|reg~14692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14436 " "Latch RAM:RAM_0\|reg~14436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14820 " "Latch RAM:RAM_0\|reg~14820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14052 " "Latch RAM:RAM_0\|reg~14052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14180 " "Latch RAM:RAM_0\|reg~14180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~13924 " "Latch RAM:RAM_0\|reg~13924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~14308 " "Latch RAM:RAM_0\|reg~14308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12132 " "Latch RAM:RAM_0\|reg~12132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12004 " "Latch RAM:RAM_0\|reg~12004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~11876 " "Latch RAM:RAM_0\|reg~11876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~12260 " "Latch RAM:RAM_0\|reg~12260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765781 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9956 " "Latch RAM:RAM_0\|reg~9956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10084 " "Latch RAM:RAM_0\|reg~10084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~9828 " "Latch RAM:RAM_0\|reg~9828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~10212 " "Latch RAM:RAM_0\|reg~10212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16228 " "Latch RAM:RAM_0\|reg~16228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16100 " "Latch RAM:RAM_0\|reg~16100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~15972 " "Latch RAM:RAM_0\|reg~15972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~16356 " "Latch RAM:RAM_0\|reg~16356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2756 " "Latch RAM:RAM_0\|reg~2756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4804 " "Latch RAM:RAM_0\|reg~4804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~708 " "Latch RAM:RAM_0\|reg~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765782 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6852 " "Latch RAM:RAM_0\|reg~6852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765783 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4772 " "Latch RAM:RAM_0\|reg~4772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765783 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2724 " "Latch RAM:RAM_0\|reg~2724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765783 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~676 " "Latch RAM:RAM_0\|reg~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765783 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6820 " "Latch RAM:RAM_0\|reg~6820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765783 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2692 " "Latch RAM:RAM_0\|reg~2692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765783 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4740 " "Latch RAM:RAM_0\|reg~4740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765783 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~644 " "Latch RAM:RAM_0\|reg~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765783 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6788 " "Latch RAM:RAM_0\|reg~6788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765783 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4836 " "Latch RAM:RAM_0\|reg~4836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765783 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765783 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2788 " "Latch RAM:RAM_0\|reg~2788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~740 " "Latch RAM:RAM_0\|reg~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6884 " "Latch RAM:RAM_0\|reg~6884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5284 " "Latch RAM:RAM_0\|reg~5284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3236 " "Latch RAM:RAM_0\|reg~3236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1188 " "Latch RAM:RAM_0\|reg~1188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7332 " "Latch RAM:RAM_0\|reg~7332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3268 " "Latch RAM:RAM_0\|reg~3268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5316 " "Latch RAM:RAM_0\|reg~5316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1220 " "Latch RAM:RAM_0\|reg~1220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7364 " "Latch RAM:RAM_0\|reg~7364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3204 " "Latch RAM:RAM_0\|reg~3204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765784 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5252 " "Latch RAM:RAM_0\|reg~5252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765785 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1156 " "Latch RAM:RAM_0\|reg~1156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765785 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7300 " "Latch RAM:RAM_0\|reg~7300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765785 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5348 " "Latch RAM:RAM_0\|reg~5348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765785 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3300 " "Latch RAM:RAM_0\|reg~3300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765785 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1252 " "Latch RAM:RAM_0\|reg~1252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765785 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7396 " "Latch RAM:RAM_0\|reg~7396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765785 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4260 " "Latch RAM:RAM_0\|reg~4260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765785 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2212 " "Latch RAM:RAM_0\|reg~2212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765785 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~164 " "Latch RAM:RAM_0\|reg~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765785 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6308 " "Latch RAM:RAM_0\|reg~6308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2244 " "Latch RAM:RAM_0\|reg~2244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4292 " "Latch RAM:RAM_0\|reg~4292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~196 " "Latch RAM:RAM_0\|reg~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6340 " "Latch RAM:RAM_0\|reg~6340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2180 " "Latch RAM:RAM_0\|reg~2180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4228 " "Latch RAM:RAM_0\|reg~4228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~132 " "Latch RAM:RAM_0\|reg~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6276 " "Latch RAM:RAM_0\|reg~6276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4324 " "Latch RAM:RAM_0\|reg~4324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2276 " "Latch RAM:RAM_0\|reg~2276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765786 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~228 " "Latch RAM:RAM_0\|reg~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765787 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6372 " "Latch RAM:RAM_0\|reg~6372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765787 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3780 " "Latch RAM:RAM_0\|reg~3780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765787 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5828 " "Latch RAM:RAM_0\|reg~5828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765787 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1732 " "Latch RAM:RAM_0\|reg~1732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765787 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7876 " "Latch RAM:RAM_0\|reg~7876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765787 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5796 " "Latch RAM:RAM_0\|reg~5796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3748 " "Latch RAM:RAM_0\|reg~3748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1700 " "Latch RAM:RAM_0\|reg~1700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7844 " "Latch RAM:RAM_0\|reg~7844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3716 " "Latch RAM:RAM_0\|reg~3716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5764 " "Latch RAM:RAM_0\|reg~5764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1668 " "Latch RAM:RAM_0\|reg~1668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7812 " "Latch RAM:RAM_0\|reg~7812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5860 " "Latch RAM:RAM_0\|reg~5860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3812 " "Latch RAM:RAM_0\|reg~3812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1764 " "Latch RAM:RAM_0\|reg~1764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765788 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7908 " "Latch RAM:RAM_0\|reg~7908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4932 " "Latch RAM:RAM_0\|reg~4932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2884 " "Latch RAM:RAM_0\|reg~2884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~836 " "Latch RAM:RAM_0\|reg~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6980 " "Latch RAM:RAM_0\|reg~6980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3396 " "Latch RAM:RAM_0\|reg~3396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5444 " "Latch RAM:RAM_0\|reg~5444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1348 " "Latch RAM:RAM_0\|reg~1348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7492 " "Latch RAM:RAM_0\|reg~7492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2372 " "Latch RAM:RAM_0\|reg~2372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4420 " "Latch RAM:RAM_0\|reg~4420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765789 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~324 " "Latch RAM:RAM_0\|reg~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6468 " "Latch RAM:RAM_0\|reg~6468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5956 " "Latch RAM:RAM_0\|reg~5956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3908 " "Latch RAM:RAM_0\|reg~3908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1860 " "Latch RAM:RAM_0\|reg~1860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8004 " "Latch RAM:RAM_0\|reg~8004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3364 " "Latch RAM:RAM_0\|reg~3364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5412 " "Latch RAM:RAM_0\|reg~5412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1316 " "Latch RAM:RAM_0\|reg~1316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7460 " "Latch RAM:RAM_0\|reg~7460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4900 " "Latch RAM:RAM_0\|reg~4900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765790 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2852 " "Latch RAM:RAM_0\|reg~2852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765791 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~804 " "Latch RAM:RAM_0\|reg~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765791 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6948 " "Latch RAM:RAM_0\|reg~6948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765791 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2340 " "Latch RAM:RAM_0\|reg~2340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765791 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4388 " "Latch RAM:RAM_0\|reg~4388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765791 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~292 " "Latch RAM:RAM_0\|reg~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765791 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6436 " "Latch RAM:RAM_0\|reg~6436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765791 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5924 " "Latch RAM:RAM_0\|reg~5924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765791 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3876 " "Latch RAM:RAM_0\|reg~3876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765791 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1828 " "Latch RAM:RAM_0\|reg~1828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765791 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7972 " "Latch RAM:RAM_0\|reg~7972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4868 " "Latch RAM:RAM_0\|reg~4868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2820 " "Latch RAM:RAM_0\|reg~2820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~772 " "Latch RAM:RAM_0\|reg~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6916 " "Latch RAM:RAM_0\|reg~6916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3332 " "Latch RAM:RAM_0\|reg~3332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5380 " "Latch RAM:RAM_0\|reg~5380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1284 " "Latch RAM:RAM_0\|reg~1284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7428 " "Latch RAM:RAM_0\|reg~7428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2308 " "Latch RAM:RAM_0\|reg~2308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4356 " "Latch RAM:RAM_0\|reg~4356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~260 " "Latch RAM:RAM_0\|reg~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765792 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6404 " "Latch RAM:RAM_0\|reg~6404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765793 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5892 " "Latch RAM:RAM_0\|reg~5892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765793 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3844 " "Latch RAM:RAM_0\|reg~3844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765793 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1796 " "Latch RAM:RAM_0\|reg~1796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765793 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7940 " "Latch RAM:RAM_0\|reg~7940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765793 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3428 " "Latch RAM:RAM_0\|reg~3428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765793 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5476 " "Latch RAM:RAM_0\|reg~5476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765793 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1380 " "Latch RAM:RAM_0\|reg~1380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765793 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7524 " "Latch RAM:RAM_0\|reg~7524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765793 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4964 " "Latch RAM:RAM_0\|reg~4964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2916 " "Latch RAM:RAM_0\|reg~2916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~868 " "Latch RAM:RAM_0\|reg~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7012 " "Latch RAM:RAM_0\|reg~7012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2404 " "Latch RAM:RAM_0\|reg~2404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4452 " "Latch RAM:RAM_0\|reg~4452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~356 " "Latch RAM:RAM_0\|reg~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6500 " "Latch RAM:RAM_0\|reg~6500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5988 " "Latch RAM:RAM_0\|reg~5988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3940 " "Latch RAM:RAM_0\|reg~3940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1892 " "Latch RAM:RAM_0\|reg~1892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8036 " "Latch RAM:RAM_0\|reg~8036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765794 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3108 " "Latch RAM:RAM_0\|reg~3108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765795 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5156 " "Latch RAM:RAM_0\|reg~5156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765795 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1060 " "Latch RAM:RAM_0\|reg~1060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765795 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7204 " "Latch RAM:RAM_0\|reg~7204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765795 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4644 " "Latch RAM:RAM_0\|reg~4644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765795 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2596 " "Latch RAM:RAM_0\|reg~2596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765795 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~548 " "Latch RAM:RAM_0\|reg~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765795 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6692 " "Latch RAM:RAM_0\|reg~6692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765795 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2084 " "Latch RAM:RAM_0\|reg~2084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765795 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4132 " "Latch RAM:RAM_0\|reg~4132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765795 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~36 " "Latch RAM:RAM_0\|reg~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6180 " "Latch RAM:RAM_0\|reg~6180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5668 " "Latch RAM:RAM_0\|reg~5668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3620 " "Latch RAM:RAM_0\|reg~3620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1572 " "Latch RAM:RAM_0\|reg~1572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7716 " "Latch RAM:RAM_0\|reg~7716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4676 " "Latch RAM:RAM_0\|reg~4676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2628 " "Latch RAM:RAM_0\|reg~2628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~580 " "Latch RAM:RAM_0\|reg~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6724 " "Latch RAM:RAM_0\|reg~6724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3140 " "Latch RAM:RAM_0\|reg~3140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5188 " "Latch RAM:RAM_0\|reg~5188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765796 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1092 " "Latch RAM:RAM_0\|reg~1092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765797 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7236 " "Latch RAM:RAM_0\|reg~7236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765797 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2116 " "Latch RAM:RAM_0\|reg~2116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765797 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4164 " "Latch RAM:RAM_0\|reg~4164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765797 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~68 " "Latch RAM:RAM_0\|reg~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765797 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6212 " "Latch RAM:RAM_0\|reg~6212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765797 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5700 " "Latch RAM:RAM_0\|reg~5700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765797 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3652 " "Latch RAM:RAM_0\|reg~3652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765797 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1604 " "Latch RAM:RAM_0\|reg~1604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765797 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7748 " "Latch RAM:RAM_0\|reg~7748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765797 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4612 " "Latch RAM:RAM_0\|reg~4612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2564 " "Latch RAM:RAM_0\|reg~2564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~516 " "Latch RAM:RAM_0\|reg~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6660 " "Latch RAM:RAM_0\|reg~6660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3076 " "Latch RAM:RAM_0\|reg~3076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5124 " "Latch RAM:RAM_0\|reg~5124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1028 " "Latch RAM:RAM_0\|reg~1028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7172 " "Latch RAM:RAM_0\|reg~7172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2052 " "Latch RAM:RAM_0\|reg~2052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4100 " "Latch RAM:RAM_0\|reg~4100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4 " "Latch RAM:RAM_0\|reg~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765798 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6148 " "Latch RAM:RAM_0\|reg~6148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5636 " "Latch RAM:RAM_0\|reg~5636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3588 " "Latch RAM:RAM_0\|reg~3588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1540 " "Latch RAM:RAM_0\|reg~1540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7684 " "Latch RAM:RAM_0\|reg~7684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3172 " "Latch RAM:RAM_0\|reg~3172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5220 " "Latch RAM:RAM_0\|reg~5220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1124 " "Latch RAM:RAM_0\|reg~1124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7268 " "Latch RAM:RAM_0\|reg~7268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4708 " "Latch RAM:RAM_0\|reg~4708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2660 " "Latch RAM:RAM_0\|reg~2660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~612 " "Latch RAM:RAM_0\|reg~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765799 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6756 " "Latch RAM:RAM_0\|reg~6756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765800 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2148 " "Latch RAM:RAM_0\|reg~2148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765800 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4196 " "Latch RAM:RAM_0\|reg~4196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765800 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~100 " "Latch RAM:RAM_0\|reg~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765800 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6244 " "Latch RAM:RAM_0\|reg~6244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765800 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5732 " "Latch RAM:RAM_0\|reg~5732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765800 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3684 " "Latch RAM:RAM_0\|reg~3684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765800 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1636 " "Latch RAM:RAM_0\|reg~1636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765800 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7780 " "Latch RAM:RAM_0\|reg~7780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765800 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3524 " "Latch RAM:RAM_0\|reg~3524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765800 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3492 " "Latch RAM:RAM_0\|reg~3492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3460 " "Latch RAM:RAM_0\|reg~3460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3556 " "Latch RAM:RAM_0\|reg~3556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5540 " "Latch RAM:RAM_0\|reg~5540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5572 " "Latch RAM:RAM_0\|reg~5572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5508 " "Latch RAM:RAM_0\|reg~5508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5604 " "Latch RAM:RAM_0\|reg~5604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1444 " "Latch RAM:RAM_0\|reg~1444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1476 " "Latch RAM:RAM_0\|reg~1476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1412 " "Latch RAM:RAM_0\|reg~1412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1508 " "Latch RAM:RAM_0\|reg~1508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765801 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7620 " "Latch RAM:RAM_0\|reg~7620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7588 " "Latch RAM:RAM_0\|reg~7588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7556 " "Latch RAM:RAM_0\|reg~7556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7652 " "Latch RAM:RAM_0\|reg~7652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5028 " "Latch RAM:RAM_0\|reg~5028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5060 " "Latch RAM:RAM_0\|reg~5060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4996 " "Latch RAM:RAM_0\|reg~4996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~5092 " "Latch RAM:RAM_0\|reg~5092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3012 " "Latch RAM:RAM_0\|reg~3012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2980 " "Latch RAM:RAM_0\|reg~2980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2948 " "Latch RAM:RAM_0\|reg~2948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765802 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3044 " "Latch RAM:RAM_0\|reg~3044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765803 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~932 " "Latch RAM:RAM_0\|reg~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765803 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~964 " "Latch RAM:RAM_0\|reg~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765803 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~900 " "Latch RAM:RAM_0\|reg~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765803 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~996 " "Latch RAM:RAM_0\|reg~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765803 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7108 " "Latch RAM:RAM_0\|reg~7108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765803 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7076 " "Latch RAM:RAM_0\|reg~7076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765803 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7044 " "Latch RAM:RAM_0\|reg~7044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~7140 " "Latch RAM:RAM_0\|reg~7140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2500 " "Latch RAM:RAM_0\|reg~2500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2468 " "Latch RAM:RAM_0\|reg~2468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2436 " "Latch RAM:RAM_0\|reg~2436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2532 " "Latch RAM:RAM_0\|reg~2532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4516 " "Latch RAM:RAM_0\|reg~4516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4548 " "Latch RAM:RAM_0\|reg~4548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4484 " "Latch RAM:RAM_0\|reg~4484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4580 " "Latch RAM:RAM_0\|reg~4580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~420 " "Latch RAM:RAM_0\|reg~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765804 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~452 " "Latch RAM:RAM_0\|reg~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765805 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~388 " "Latch RAM:RAM_0\|reg~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765805 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~484 " "Latch RAM:RAM_0\|reg~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765805 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6596 " "Latch RAM:RAM_0\|reg~6596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765805 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6564 " "Latch RAM:RAM_0\|reg~6564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765805 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6532 " "Latch RAM:RAM_0\|reg~6532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765805 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6628 " "Latch RAM:RAM_0\|reg~6628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765805 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6052 " "Latch RAM:RAM_0\|reg~6052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765805 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6084 " "Latch RAM:RAM_0\|reg~6084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765805 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6020 " "Latch RAM:RAM_0\|reg~6020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765805 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~6116 " "Latch RAM:RAM_0\|reg~6116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4036 " "Latch RAM:RAM_0\|reg~4036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4004 " "Latch RAM:RAM_0\|reg~4004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~3972 " "Latch RAM:RAM_0\|reg~3972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~4068 " "Latch RAM:RAM_0\|reg~4068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1956 " "Latch RAM:RAM_0\|reg~1956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1988 " "Latch RAM:RAM_0\|reg~1988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~1924 " "Latch RAM:RAM_0\|reg~1924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~2020 " "Latch RAM:RAM_0\|reg~2020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8132 " "Latch RAM:RAM_0\|reg~8132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8100 " "Latch RAM:RAM_0\|reg~8100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765806 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8068 " "Latch RAM:RAM_0\|reg~8068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765807 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~8164 " "Latch RAM:RAM_0\|reg~8164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765807 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27844 " "Latch RAM:RAM_0\|reg~27844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765807 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29892 " "Latch RAM:RAM_0\|reg~29892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765807 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25796 " "Latch RAM:RAM_0\|reg~25796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765807 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31940 " "Latch RAM:RAM_0\|reg~31940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765807 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30020 " "Latch RAM:RAM_0\|reg~30020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765807 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27972 " "Latch RAM:RAM_0\|reg~27972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765807 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25924 " "Latch RAM:RAM_0\|reg~25924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765807 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32068 " "Latch RAM:RAM_0\|reg~32068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765807 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29764 " "Latch RAM:RAM_0\|reg~29764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27716 " "Latch RAM:RAM_0\|reg~27716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25668 " "Latch RAM:RAM_0\|reg~25668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31812 " "Latch RAM:RAM_0\|reg~31812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28100 " "Latch RAM:RAM_0\|reg~28100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30148 " "Latch RAM:RAM_0\|reg~30148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26052 " "Latch RAM:RAM_0\|reg~26052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32196 " "Latch RAM:RAM_0\|reg~32196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27460 " "Latch RAM:RAM_0\|reg~27460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27332 " "Latch RAM:RAM_0\|reg~27332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27204 " "Latch RAM:RAM_0\|reg~27204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765808 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27588 " "Latch RAM:RAM_0\|reg~27588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765809 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29380 " "Latch RAM:RAM_0\|reg~29380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765809 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29508 " "Latch RAM:RAM_0\|reg~29508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765809 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29252 " "Latch RAM:RAM_0\|reg~29252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765809 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29636 " "Latch RAM:RAM_0\|reg~29636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765809 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25284 " "Latch RAM:RAM_0\|reg~25284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765809 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25412 " "Latch RAM:RAM_0\|reg~25412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765809 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25156 " "Latch RAM:RAM_0\|reg~25156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765809 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25540 " "Latch RAM:RAM_0\|reg~25540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765809 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31556 " "Latch RAM:RAM_0\|reg~31556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765809 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31428 " "Latch RAM:RAM_0\|reg~31428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31300 " "Latch RAM:RAM_0\|reg~31300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31684 " "Latch RAM:RAM_0\|reg~31684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26948 " "Latch RAM:RAM_0\|reg~26948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28996 " "Latch RAM:RAM_0\|reg~28996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24900 " "Latch RAM:RAM_0\|reg~24900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31044 " "Latch RAM:RAM_0\|reg~31044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28868 " "Latch RAM:RAM_0\|reg~28868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26820 " "Latch RAM:RAM_0\|reg~26820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24772 " "Latch RAM:RAM_0\|reg~24772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30916 " "Latch RAM:RAM_0\|reg~30916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765810 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26692 " "Latch RAM:RAM_0\|reg~26692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765811 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28740 " "Latch RAM:RAM_0\|reg~28740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765811 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24644 " "Latch RAM:RAM_0\|reg~24644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765811 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30788 " "Latch RAM:RAM_0\|reg~30788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765811 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29124 " "Latch RAM:RAM_0\|reg~29124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765811 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27076 " "Latch RAM:RAM_0\|reg~27076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765811 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25028 " "Latch RAM:RAM_0\|reg~25028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765811 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31172 " "Latch RAM:RAM_0\|reg~31172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765811 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30532 " "Latch RAM:RAM_0\|reg~30532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765811 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30404 " "Latch RAM:RAM_0\|reg~30404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765811 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30276 " "Latch RAM:RAM_0\|reg~30276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30660 " "Latch RAM:RAM_0\|reg~30660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28356 " "Latch RAM:RAM_0\|reg~28356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28484 " "Latch RAM:RAM_0\|reg~28484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28228 " "Latch RAM:RAM_0\|reg~28228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28612 " "Latch RAM:RAM_0\|reg~28612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26436 " "Latch RAM:RAM_0\|reg~26436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26308 " "Latch RAM:RAM_0\|reg~26308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26180 " "Latch RAM:RAM_0\|reg~26180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26564 " "Latch RAM:RAM_0\|reg~26564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32452 " "Latch RAM:RAM_0\|reg~32452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765812 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32580 " "Latch RAM:RAM_0\|reg~32580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32324 " "Latch RAM:RAM_0\|reg~32324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32708 " "Latch RAM:RAM_0\|reg~32708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27940 " "Latch RAM:RAM_0\|reg~27940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27428 " "Latch RAM:RAM_0\|reg~27428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26916 " "Latch RAM:RAM_0\|reg~26916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28452 " "Latch RAM:RAM_0\|reg~28452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27300 " "Latch RAM:RAM_0\|reg~27300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27812 " "Latch RAM:RAM_0\|reg~27812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26788 " "Latch RAM:RAM_0\|reg~26788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28324 " "Latch RAM:RAM_0\|reg~28324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765813 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27684 " "Latch RAM:RAM_0\|reg~27684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765814 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27172 " "Latch RAM:RAM_0\|reg~27172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765814 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26660 " "Latch RAM:RAM_0\|reg~26660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765814 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28196 " "Latch RAM:RAM_0\|reg~28196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765814 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27556 " "Latch RAM:RAM_0\|reg~27556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765814 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28068 " "Latch RAM:RAM_0\|reg~28068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765814 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27044 " "Latch RAM:RAM_0\|reg~27044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765814 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28580 " "Latch RAM:RAM_0\|reg~28580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765814 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29860 " "Latch RAM:RAM_0\|reg~29860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765814 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29988 " "Latch RAM:RAM_0\|reg~29988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765814 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29732 " "Latch RAM:RAM_0\|reg~29732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30116 " "Latch RAM:RAM_0\|reg~30116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29476 " "Latch RAM:RAM_0\|reg~29476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29348 " "Latch RAM:RAM_0\|reg~29348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29220 " "Latch RAM:RAM_0\|reg~29220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29604 " "Latch RAM:RAM_0\|reg~29604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28836 " "Latch RAM:RAM_0\|reg~28836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28964 " "Latch RAM:RAM_0\|reg~28964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28708 " "Latch RAM:RAM_0\|reg~28708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29092 " "Latch RAM:RAM_0\|reg~29092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30500 " "Latch RAM:RAM_0\|reg~30500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765815 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30372 " "Latch RAM:RAM_0\|reg~30372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30244 " "Latch RAM:RAM_0\|reg~30244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30628 " "Latch RAM:RAM_0\|reg~30628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25252 " "Latch RAM:RAM_0\|reg~25252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25764 " "Latch RAM:RAM_0\|reg~25764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24740 " "Latch RAM:RAM_0\|reg~24740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26276 " "Latch RAM:RAM_0\|reg~26276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25892 " "Latch RAM:RAM_0\|reg~25892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25380 " "Latch RAM:RAM_0\|reg~25380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24868 " "Latch RAM:RAM_0\|reg~24868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26404 " "Latch RAM:RAM_0\|reg~26404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765816 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25636 " "Latch RAM:RAM_0\|reg~25636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25124 " "Latch RAM:RAM_0\|reg~25124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24612 " "Latch RAM:RAM_0\|reg~24612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26148 " "Latch RAM:RAM_0\|reg~26148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25508 " "Latch RAM:RAM_0\|reg~25508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26020 " "Latch RAM:RAM_0\|reg~26020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24996 " "Latch RAM:RAM_0\|reg~24996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26532 " "Latch RAM:RAM_0\|reg~26532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31908 " "Latch RAM:RAM_0\|reg~31908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31396 " "Latch RAM:RAM_0\|reg~31396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30884 " "Latch RAM:RAM_0\|reg~30884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765817 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32420 " "Latch RAM:RAM_0\|reg~32420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31524 " "Latch RAM:RAM_0\|reg~31524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32036 " "Latch RAM:RAM_0\|reg~32036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31012 " "Latch RAM:RAM_0\|reg~31012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32548 " "Latch RAM:RAM_0\|reg~32548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31268 " "Latch RAM:RAM_0\|reg~31268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31780 " "Latch RAM:RAM_0\|reg~31780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30756 " "Latch RAM:RAM_0\|reg~30756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32292 " "Latch RAM:RAM_0\|reg~32292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32164 " "Latch RAM:RAM_0\|reg~32164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31652 " "Latch RAM:RAM_0\|reg~31652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31140 " "Latch RAM:RAM_0\|reg~31140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765818 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32676 " "Latch RAM:RAM_0\|reg~32676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765819 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29316 " "Latch RAM:RAM_0\|reg~29316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765819 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29444 " "Latch RAM:RAM_0\|reg~29444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765819 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29188 " "Latch RAM:RAM_0\|reg~29188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765819 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29572 " "Latch RAM:RAM_0\|reg~29572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765819 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27396 " "Latch RAM:RAM_0\|reg~27396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765819 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27268 " "Latch RAM:RAM_0\|reg~27268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765819 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27140 " "Latch RAM:RAM_0\|reg~27140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765819 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27524 " "Latch RAM:RAM_0\|reg~27524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765820 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25220 " "Latch RAM:RAM_0\|reg~25220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765820 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25348 " "Latch RAM:RAM_0\|reg~25348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765820 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25092 " "Latch RAM:RAM_0\|reg~25092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765820 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25476 " "Latch RAM:RAM_0\|reg~25476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765820 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31492 " "Latch RAM:RAM_0\|reg~31492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765820 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31364 " "Latch RAM:RAM_0\|reg~31364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765820 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31236 " "Latch RAM:RAM_0\|reg~31236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765820 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31620 " "Latch RAM:RAM_0\|reg~31620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765820 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27908 " "Latch RAM:RAM_0\|reg~27908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765820 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27780 " "Latch RAM:RAM_0\|reg~27780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765821 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27652 " "Latch RAM:RAM_0\|reg~27652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765821 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28036 " "Latch RAM:RAM_0\|reg~28036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765821 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29828 " "Latch RAM:RAM_0\|reg~29828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765821 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29956 " "Latch RAM:RAM_0\|reg~29956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765821 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29700 " "Latch RAM:RAM_0\|reg~29700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765821 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30084 " "Latch RAM:RAM_0\|reg~30084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765821 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25732 " "Latch RAM:RAM_0\|reg~25732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765821 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25860 " "Latch RAM:RAM_0\|reg~25860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765821 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25604 " "Latch RAM:RAM_0\|reg~25604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765821 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25988 " "Latch RAM:RAM_0\|reg~25988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32004 " "Latch RAM:RAM_0\|reg~32004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31876 " "Latch RAM:RAM_0\|reg~31876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31748 " "Latch RAM:RAM_0\|reg~31748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32132 " "Latch RAM:RAM_0\|reg~32132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26884 " "Latch RAM:RAM_0\|reg~26884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26756 " "Latch RAM:RAM_0\|reg~26756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26628 " "Latch RAM:RAM_0\|reg~26628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27012 " "Latch RAM:RAM_0\|reg~27012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28804 " "Latch RAM:RAM_0\|reg~28804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28932 " "Latch RAM:RAM_0\|reg~28932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765822 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28676 " "Latch RAM:RAM_0\|reg~28676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765823 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29060 " "Latch RAM:RAM_0\|reg~29060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765823 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24708 " "Latch RAM:RAM_0\|reg~24708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765823 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24836 " "Latch RAM:RAM_0\|reg~24836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765823 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24580 " "Latch RAM:RAM_0\|reg~24580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765823 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24964 " "Latch RAM:RAM_0\|reg~24964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765823 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30980 " "Latch RAM:RAM_0\|reg~30980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765823 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30852 " "Latch RAM:RAM_0\|reg~30852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765823 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30724 " "Latch RAM:RAM_0\|reg~30724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765823 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31108 " "Latch RAM:RAM_0\|reg~31108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765823 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30340 " "Latch RAM:RAM_0\|reg~30340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765824 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30468 " "Latch RAM:RAM_0\|reg~30468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765824 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30212 " "Latch RAM:RAM_0\|reg~30212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765824 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30596 " "Latch RAM:RAM_0\|reg~30596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765824 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28420 " "Latch RAM:RAM_0\|reg~28420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765824 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28292 " "Latch RAM:RAM_0\|reg~28292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765824 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28164 " "Latch RAM:RAM_0\|reg~28164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765824 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28548 " "Latch RAM:RAM_0\|reg~28548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765824 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26244 " "Latch RAM:RAM_0\|reg~26244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765824 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26372 " "Latch RAM:RAM_0\|reg~26372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765824 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26116 " "Latch RAM:RAM_0\|reg~26116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26500 " "Latch RAM:RAM_0\|reg~26500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32516 " "Latch RAM:RAM_0\|reg~32516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32388 " "Latch RAM:RAM_0\|reg~32388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32260 " "Latch RAM:RAM_0\|reg~32260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32644 " "Latch RAM:RAM_0\|reg~32644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29540 " "Latch RAM:RAM_0\|reg~29540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30052 " "Latch RAM:RAM_0\|reg~30052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29028 " "Latch RAM:RAM_0\|reg~29028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30564 " "Latch RAM:RAM_0\|reg~30564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29924 " "Latch RAM:RAM_0\|reg~29924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765825 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29412 " "Latch RAM:RAM_0\|reg~29412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28900 " "Latch RAM:RAM_0\|reg~28900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30436 " "Latch RAM:RAM_0\|reg~30436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29284 " "Latch RAM:RAM_0\|reg~29284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29796 " "Latch RAM:RAM_0\|reg~29796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28772 " "Latch RAM:RAM_0\|reg~28772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30308 " "Latch RAM:RAM_0\|reg~30308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30180 " "Latch RAM:RAM_0\|reg~30180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29668 " "Latch RAM:RAM_0\|reg~29668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~29156 " "Latch RAM:RAM_0\|reg~29156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30692 " "Latch RAM:RAM_0\|reg~30692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765826 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27876 " "Latch RAM:RAM_0\|reg~27876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27364 " "Latch RAM:RAM_0\|reg~27364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26852 " "Latch RAM:RAM_0\|reg~26852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28388 " "Latch RAM:RAM_0\|reg~28388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27492 " "Latch RAM:RAM_0\|reg~27492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28004 " "Latch RAM:RAM_0\|reg~28004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26980 " "Latch RAM:RAM_0\|reg~26980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28516 " "Latch RAM:RAM_0\|reg~28516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27236 " "Latch RAM:RAM_0\|reg~27236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27748 " "Latch RAM:RAM_0\|reg~27748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26724 " "Latch RAM:RAM_0\|reg~26724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765827 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28260 " "Latch RAM:RAM_0\|reg~28260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28132 " "Latch RAM:RAM_0\|reg~28132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27620 " "Latch RAM:RAM_0\|reg~27620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~27108 " "Latch RAM:RAM_0\|reg~27108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~28644 " "Latch RAM:RAM_0\|reg~28644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25444 " "Latch RAM:RAM_0\|reg~25444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25956 " "Latch RAM:RAM_0\|reg~25956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24932 " "Latch RAM:RAM_0\|reg~24932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26468 " "Latch RAM:RAM_0\|reg~26468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25828 " "Latch RAM:RAM_0\|reg~25828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25316 " "Latch RAM:RAM_0\|reg~25316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765828 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24804 " "Latch RAM:RAM_0\|reg~24804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26340 " "Latch RAM:RAM_0\|reg~26340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25188 " "Latch RAM:RAM_0\|reg~25188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25700 " "Latch RAM:RAM_0\|reg~25700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~24676 " "Latch RAM:RAM_0\|reg~24676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26212 " "Latch RAM:RAM_0\|reg~26212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26084 " "Latch RAM:RAM_0\|reg~26084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25572 " "Latch RAM:RAM_0\|reg~25572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~25060 " "Latch RAM:RAM_0\|reg~25060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~26596 " "Latch RAM:RAM_0\|reg~26596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31972 " "Latch RAM:RAM_0\|reg~31972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765829 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31460 " "Latch RAM:RAM_0\|reg~31460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30948 " "Latch RAM:RAM_0\|reg~30948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32484 " "Latch RAM:RAM_0\|reg~32484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31588 " "Latch RAM:RAM_0\|reg~31588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32100 " "Latch RAM:RAM_0\|reg~32100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31076 " "Latch RAM:RAM_0\|reg~31076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32612 " "Latch RAM:RAM_0\|reg~32612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31332 " "Latch RAM:RAM_0\|reg~31332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31844 " "Latch RAM:RAM_0\|reg~31844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~30820 " "Latch RAM:RAM_0\|reg~30820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32356 " "Latch RAM:RAM_0\|reg~32356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765830 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32228 " "Latch RAM:RAM_0\|reg~32228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765831 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31716 " "Latch RAM:RAM_0\|reg~31716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765831 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~31204 " "Latch RAM:RAM_0\|reg~31204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765831 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM:RAM_0\|reg~32740 " "Latch RAM:RAM_0\|reg~32740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|register_file:register_file_0\|reg~synth " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|register_file:register_file_0\|reg~synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164765831 ""}  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164765831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:inst\|controller:controller_0\|read " "Latch CPU:inst\|controller:controller_0\|read has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:inst\|controller:controller_0\|state.FETCH2 " "Ports D and ENA on the latch are fed by the same signal CPU:inst\|controller:controller_0\|state.FETCH2" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666164766069 ""}  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666164766069 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/LEDs.vhd" 90 -1 0 } } { "../vhdl/buttons.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/buttons.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666164766172 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666164766172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666164783577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666164833053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666164836064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666164836064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57096 " "Implemented 57096 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666164838255 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666164838255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56898 " "Implemented 56898 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666164838255 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666164838255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666164838255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5014 " "Peak virtual memory: 5014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666164838393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 09:33:58 2022 " "Processing ended: Wed Oct 19 09:33:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666164838393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666164838393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666164838393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666164838393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666164839900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666164839907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 09:33:59 2022 " "Processing started: Wed Oct 19 09:33:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666164839907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666164839907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GECKO -c GECKO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666164839907 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666164840062 ""}
{ "Info" "0" "" "Project  = GECKO" {  } {  } 0 0 "Project  = GECKO" 0 0 "Fitter" 0 0 1666164840063 ""}
{ "Info" "0" "" "Revision = GECKO" {  } {  } 0 0 "Revision = GECKO" 0 0 "Fitter" 0 0 1666164840063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666164840646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666164840647 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GECKO EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"GECKO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666164840950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666164841008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666164841008 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666164841506 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666164841521 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666164842220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666164842220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666164842220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666164842220 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666164842220 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666164842220 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 59040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666164842369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 59042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666164842369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 59044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666164842369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 59046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666164842369 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666164842369 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666164842403 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1666164845251 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "No exact pin location assignment(s) for 102 pins of 102 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1666164846795 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32777 " "The Timing Analyzer is analyzing 32777 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1666164852077 ""}
{ "Info" "ISTA_SDC_FOUND" "GECKO.sdc " "Reading SDC File: 'GECKO.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1666164852152 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:inst\|IR:IR_0\|Q\[0\] " "Node: CPU:inst\|IR:IR_0\|Q\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM:RAM_0\|reg~13526 CPU:inst\|IR:IR_0\|Q\[0\] " "Latch RAM:RAM_0\|reg~13526 is being clocked by CPU:inst\|IR:IR_0\|Q\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666164852427 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1666164852427 "|GECKO|CPU:inst|IR:IR_0|Q[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:inst\|controller:controller_0\|state.FETCH1 " "Node: CPU:inst\|controller:controller_0\|state.FETCH1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CPU:inst\|controller:controller_0\|rf_wren CPU:inst\|controller:controller_0\|state.FETCH1 " "Latch CPU:inst\|controller:controller_0\|rf_wren is being clocked by CPU:inst\|controller:controller_0\|state.FETCH1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666164852427 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1666164852427 "|GECKO|CPU:inst|controller:controller_0|state.FETCH1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666164853008 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1666164853008 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1666164853009 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666164853010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666164853010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666164853010 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1666164853010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[0\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[0\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[1\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[1\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[2\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[2\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[3\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[3\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[4\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[4\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[5\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[5\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[6\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[6\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[7\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[7\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[8\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[8\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[9\] " "Destination node CPU:inst\|register_file:register_file_0\|reg_rtl_1_bypass\[9\]" {  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666164862453 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1666164862453 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666164862453 ""}  } { { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 352 -24 144 368 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 59030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862454 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 33618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862454 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 33619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862454 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 33628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~100  " "Automatically promoted node rtl~100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862454 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 33718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1000  " "Automatically promoted node rtl~1000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862454 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1001  " "Automatically promoted node rtl~1001 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862454 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1002  " "Automatically promoted node rtl~1002 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1003  " "Automatically promoted node rtl~1003 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1004  " "Automatically promoted node rtl~1004 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1005  " "Automatically promoted node rtl~1005 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1006  " "Automatically promoted node rtl~1006 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1007  " "Automatically promoted node rtl~1007 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1008  " "Automatically promoted node rtl~1008 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1009  " "Automatically promoted node rtl~1009 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~101  " "Automatically promoted node rtl~101 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 33719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1010  " "Automatically promoted node rtl~1010 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1011  " "Automatically promoted node rtl~1011 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1012  " "Automatically promoted node rtl~1012 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1013  " "Automatically promoted node rtl~1013 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666164862455 ""}  } { { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 34631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666164862455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666164866750 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666164866760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666164866763 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666164866787 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666164866796 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666164866808 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666164866809 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666164866815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666164868303 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666164868343 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666164868343 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 3.3V 5 96 0 " "Number of I/O pins in group: 101 (unused VREF, 3.3V VCCIO, 5 input, 96 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1666164868427 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1666164868427 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1666164868427 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666164868428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666164868428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666164868428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666164868428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666164868428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 37 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666164868428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666164868428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666164868428 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1666164868428 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1666164868428 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666164871914 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666164871987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666164876981 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "56599 28848 combinational node " "Design contains 56599 blocks of type combinational node.  However, the device contains only 28848 blocks." {  } { { "c:/intelfpga_lite/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1666164885444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666164885447 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666164885447 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1666164902012 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL G1 " "Pin clk uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 352 -24 144 368 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666164902026 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL E4 " "Pin reset_n uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 368 -24 144 384 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666164902026 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[1\] 3.3-V LVTTL E3 " "Pin in_buttons\[1\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { in_buttons[1] } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666164902026 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[3\] 3.3-V LVTTL H6 " "Pin in_buttons\[3\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { in_buttons[3] } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666164902026 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[0\] 3.3-V LVTTL J6 " "Pin in_buttons\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { in_buttons[0] } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666164902026 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[2\] 3.3-V LVTTL E1 " "Pin in_buttons\[2\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { in_buttons[2] } } } { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666164902026 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1666164902026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.fit.smsg " "Generated suppressed messages file C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666164903872 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 10 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5697 " "Peak virtual memory: 5697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666164904395 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 19 09:35:04 2022 " "Processing ended: Wed Oct 19 09:35:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666164904395 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666164904395 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666164904395 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666164904395 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Fitter" 0 -1 1666164905179 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2139 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2139 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666164905181 ""}
