
Audio_playback_and_record.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015670  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a8  080157f8  080157f8  000167f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015da0  08015da0  0001753c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015da0  08015da0  00016da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015da8  08015da8  0001753c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015da8  08015da8  00016da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015dac  08015dac  00016dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000053c  20000000  08015db0  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001753c  2**0
                  CONTENTS
 10 .bss          000048f4  2000053c  2000053c  0001753c  2**2
                  ALLOC
 11 ._user_heap_stack 00004000  20004e30  20004e30  0001753c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001753c  2**0
                  CONTENTS, READONLY
 13 .debug_line   0002c882  00000000  00000000  0001756c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000c1  00000000  00000000  00043dee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000243bc  00000000  00000000  00043eaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00005e1e  00000000  00000000  0006826b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001ea0  00000000  00000000  0006e090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db172  00000000  00000000  0006ff30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00001796  00000000  00000000  0014b0a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00027ded  00000000  00000000  0014c838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      000000be  00000000  00000000  00174625  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000084a0  00000000  00000000  001746e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000053c 	.word	0x2000053c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080157e0 	.word	0x080157e0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000540 	.word	0x20000540
 80001c4:	080157e0 	.word	0x080157e0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80004f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800052c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80004f8:	480d      	ldr	r0, [pc, #52]	@ (8000530 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80004fa:	490e      	ldr	r1, [pc, #56]	@ (8000534 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80004fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000538 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80004fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000500:	e002      	b.n	8000508 <LoopCopyDataInit>

08000502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000506:	3304      	adds	r3, #4

08000508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800050a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800050c:	d3f9      	bcc.n	8000502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800050e:	4a0b      	ldr	r2, [pc, #44]	@ (800053c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000510:	4c0b      	ldr	r4, [pc, #44]	@ (8000540 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000514:	e001      	b.n	800051a <LoopFillZerobss>

08000516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000518:	3204      	adds	r2, #4

0800051a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800051a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800051c:	d3fb      	bcc.n	8000516 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800051e:	f003 f9f3 	bl	8003908 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000522:	f014 fcf3 	bl	8014f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000526:	f000 f80f 	bl	8000548 <main>
  bx  lr    
 800052a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800052c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000534:	2000053c 	.word	0x2000053c
  ldr r2, =_sidata
 8000538:	08015db0 	.word	0x08015db0
  ldr r2, =_sbss
 800053c:	2000053c 	.word	0x2000053c
  ldr r4, =_ebss
 8000540:	20004e30 	.word	0x20004e30

08000544 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000544:	e7fe      	b.n	8000544 <ADC_IRQHandler>
	...

08000548 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
     - Configure the Flash prefetch, instruction and Data caches
     - Configure the Systick to generate an interrupt each 1 msec
     - Set NVIC Group Priority to 4
     - Global MSP (MCU Support Package) initialization
  */
  HAL_Init();
 800054c:	f003 fa12 	bl	8003974 <HAL_Init>
  
  /* Configure LED3, LED4, LED5 and LED6 */
  BSP_LED_Init(LED3);
 8000550:	2001      	movs	r0, #1
 8000552:	f002 f845 	bl	80025e0 <BSP_LED_Init>
  BSP_LED_Init(LED4);
 8000556:	2000      	movs	r0, #0
 8000558:	f002 f842 	bl	80025e0 <BSP_LED_Init>
  BSP_LED_Init(LED5);
 800055c:	2002      	movs	r0, #2
 800055e:	f002 f83f 	bl	80025e0 <BSP_LED_Init>
  BSP_LED_Init(LED6);
 8000562:	2003      	movs	r0, #3
 8000564:	f002 f83c 	bl	80025e0 <BSP_LED_Init>
  
  /* Configure the system clock to 168 MHz */
  SystemClock_Config();
 8000568:	f000 f8c2 	bl	80006f0 <SystemClock_Config>
  
  /* Initialize MEMS Accelerometer mounted on STM32F4-Discovery board */
  if(BSP_ACCELERO_Init() != ACCELERO_OK)
 800056c:	f002 fc08 	bl	8002d80 <BSP_ACCELERO_Init>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <main+0x32>
  {
    /* Initialization Error */
    Error_Handler();
 8000576:	f000 f9a3 	bl	80008c0 <Error_Handler>
  }
  
  MemsID = BSP_ACCELERO_ReadID();
 800057a:	f002 fc8d 	bl	8002e98 <BSP_ACCELERO_ReadID>
 800057e:	4603      	mov	r3, r0
 8000580:	461a      	mov	r2, r3
 8000582:	4b18      	ldr	r3, [pc, #96]	@ (80005e4 <main+0x9c>)
 8000584:	701a      	strb	r2, [r3, #0]
  
  /* Turn ON LED4: start of application */
  BSP_LED_On(LED4);
 8000586:	2000      	movs	r0, #0
 8000588:	f002 f8a2 	bl	80026d0 <BSP_LED_On>
  
  /* Configure TIM4 Peripheral to manage LEDs lighting */
  TIM_LED_Config();
 800058c:	f000 f91a 	bl	80007c4 <TIM_LED_Config>
  
  /* Initialize the Repeat state */
  RepeatState = REPEAT_ON;
 8000590:	4b15      	ldr	r3, [pc, #84]	@ (80005e8 <main+0xa0>)
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
  
  /* Turn OFF all LEDs */
  LEDsState = LEDS_OFF;
 8000596:	4b15      	ldr	r3, [pc, #84]	@ (80005ec <main+0xa4>)
 8000598:	2207      	movs	r2, #7
 800059a:	601a      	str	r2, [r3, #0]
  
  /* Configure USER Button */
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 800059c:	2101      	movs	r1, #1
 800059e:	2000      	movs	r0, #0
 80005a0:	f002 f8e4 	bl	800276c <BSP_PB_Init>
  
  /*##-1- Link the USB Host disk I/O driver ##################################*/
  if(FATFS_LinkDriver(&USBH_Driver, USBDISKPath) == 0)
 80005a4:	4912      	ldr	r1, [pc, #72]	@ (80005f0 <main+0xa8>)
 80005a6:	4813      	ldr	r0, [pc, #76]	@ (80005f4 <main+0xac>)
 80005a8:	f00f f982 	bl	800f8b0 <FATFS_LinkDriver>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d117      	bne.n	80005e2 <main+0x9a>
  { 
    /*##-2- Init Host Library ################################################*/
    USBH_Init(&hUSB_Host, USBH_UserProcess, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	4910      	ldr	r1, [pc, #64]	@ (80005f8 <main+0xb0>)
 80005b6:	4811      	ldr	r0, [pc, #68]	@ (80005fc <main+0xb4>)
 80005b8:	f010 ffdf 	bl	801157a <USBH_Init>
    
    /*##-3- Add Supported Class ##############################################*/
    USBH_RegisterClass(&hUSB_Host, USBH_MSC_CLASS);
 80005bc:	4910      	ldr	r1, [pc, #64]	@ (8000600 <main+0xb8>)
 80005be:	480f      	ldr	r0, [pc, #60]	@ (80005fc <main+0xb4>)
 80005c0:	f011 f88a 	bl	80116d8 <USBH_RegisterClass>
    
    /*##-4- Start Host Process ###############################################*/
    USBH_Start(&hUSB_Host);
 80005c4:	480d      	ldr	r0, [pc, #52]	@ (80005fc <main+0xb4>)
 80005c6:	f011 f914 	bl	80117f2 <USBH_Start>
    
    /* Run Application (Blocking mode)*/
    while (1)
    {
      switch(AppliState)
 80005ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000604 <main+0xbc>)
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d102      	bne.n	80005d8 <main+0x90>
      {
      case APPLICATION_START:
        MSC_Application();
 80005d2:	f000 f849 	bl	8000668 <MSC_Application>
        break;      
 80005d6:	e000      	b.n	80005da <main+0x92>
      case APPLICATION_IDLE:
      default:
        break;      
 80005d8:	bf00      	nop
      }
      
      /* USBH_Background Process */
      USBH_Process(&hUSB_Host);
 80005da:	4808      	ldr	r0, [pc, #32]	@ (80005fc <main+0xb4>)
 80005dc:	f011 f91a 	bl	8011814 <USBH_Process>
      switch(AppliState)
 80005e0:	e7f3      	b.n	80005ca <main+0x82>
    }
  }
  
  /* TrueStudio compilation error correction */
  while (1)
 80005e2:	e7fe      	b.n	80005e2 <main+0x9a>
 80005e4:	200005c4 	.word	0x200005c4
 80005e8:	200005c0 	.word	0x200005c0
 80005ec:	2000119c 	.word	0x2000119c
 80005f0:	20000804 	.word	0x20000804
 80005f4:	0801598c 	.word	0x0801598c
 80005f8:	08000609 	.word	0x08000609
 80005fc:	20000808 	.word	0x20000808
 8000600:	200000cc 	.word	0x200000cc
 8000604:	20000db0 	.word	0x20000db0

08000608 <USBH_UserProcess>:
  * @param  phost: Host Handle
  * @param  id: Host Library user message ID
  * @retval None
  */
static void USBH_UserProcess (USBH_HandleTypeDef *pHost, uint8_t vId)
{  
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	70fb      	strb	r3, [r7, #3]
  switch (vId)
 8000614:	78fb      	ldrb	r3, [r7, #3]
 8000616:	3b01      	subs	r3, #1
 8000618:	2b04      	cmp	r3, #4
 800061a:	d81c      	bhi.n	8000656 <USBH_UserProcess+0x4e>
 800061c:	a201      	add	r2, pc, #4	@ (adr r2, 8000624 <USBH_UserProcess+0x1c>)
 800061e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000622:	bf00      	nop
 8000624:	08000657 	.word	0x08000657
 8000628:	0800064f 	.word	0x0800064f
 800062c:	08000657 	.word	0x08000657
 8000630:	08000657 	.word	0x08000657
 8000634:	08000639 	.word	0x08000639
  { 
  case HOST_USER_SELECT_CONFIGURATION:
    break;
    
  case HOST_USER_DISCONNECTION:
    WavePlayer_CallBack();
 8000638:	f000 fe84 	bl	8001344 <WavePlayer_CallBack>
    AppliState = APPLICATION_IDLE;
 800063c:	4b08      	ldr	r3, [pc, #32]	@ (8000660 <USBH_UserProcess+0x58>)
 800063e:	2200      	movs	r2, #0
 8000640:	701a      	strb	r2, [r3, #0]
    f_mount(NULL, (TCHAR const*)"", 0);          
 8000642:	2200      	movs	r2, #0
 8000644:	4907      	ldr	r1, [pc, #28]	@ (8000664 <USBH_UserProcess+0x5c>)
 8000646:	2000      	movs	r0, #0
 8000648:	f00e f832 	bl	800e6b0 <f_mount>
    break;
 800064c:	e004      	b.n	8000658 <USBH_UserProcess+0x50>
    
  case HOST_USER_CLASS_ACTIVE:
    AppliState = APPLICATION_START;
 800064e:	4b04      	ldr	r3, [pc, #16]	@ (8000660 <USBH_UserProcess+0x58>)
 8000650:	2201      	movs	r2, #1
 8000652:	701a      	strb	r2, [r3, #0]
    break;
 8000654:	e000      	b.n	8000658 <USBH_UserProcess+0x50>
    
  case HOST_USER_CONNECTION:
    break;
    
  default:
    break; 
 8000656:	bf00      	nop
  }
}
 8000658:	bf00      	nop
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	20000db0 	.word	0x20000db0
 8000664:	080157f8 	.word	0x080157f8

08000668 <MSC_Application>:
  * @brief  Main routine for Mass storage application
  * @param  None
  * @retval None
  */
static void MSC_Application(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  switch (USBH_USR_ApplicationState)
 800066c:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <MSC_Application+0x40>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d007      	beq.n	8000684 <MSC_Application+0x1c>
 8000674:	2b01      	cmp	r3, #1
 8000676:	d113      	bne.n	80006a0 <MSC_Application+0x38>
  {
  case USBH_USR_AUDIO:
    /* Go to Audio menu */
    COMMAND_AudioExecuteApplication();
 8000678:	f000 f81c 	bl	80006b4 <COMMAND_AudioExecuteApplication>
    
    /* Set user initialization flag */
    USBH_USR_ApplicationState = USBH_USR_FS_INIT;
 800067c:	4b0a      	ldr	r3, [pc, #40]	@ (80006a8 <MSC_Application+0x40>)
 800067e:	2200      	movs	r2, #0
 8000680:	701a      	strb	r2, [r3, #0]
    break;
 8000682:	e00e      	b.n	80006a2 <MSC_Application+0x3a>
    
  case USBH_USR_FS_INIT:
    /* Initializes the File System */
    if (f_mount(&USBDISKFatFs, (TCHAR const*)USBDISKPath, 0 ) != FR_OK ) 
 8000684:	2200      	movs	r2, #0
 8000686:	4909      	ldr	r1, [pc, #36]	@ (80006ac <MSC_Application+0x44>)
 8000688:	4809      	ldr	r0, [pc, #36]	@ (80006b0 <MSC_Application+0x48>)
 800068a:	f00e f811 	bl	800e6b0 <f_mount>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MSC_Application+0x30>
    {
      /* FatFs initialisation fails */
      Error_Handler();
 8000694:	f000 f914 	bl	80008c0 <Error_Handler>
    }
    
    /* Go to menu */
    USBH_USR_ApplicationState = USBH_USR_AUDIO;
 8000698:	4b03      	ldr	r3, [pc, #12]	@ (80006a8 <MSC_Application+0x40>)
 800069a:	2201      	movs	r2, #1
 800069c:	701a      	strb	r2, [r3, #0]
    break;
 800069e:	e000      	b.n	80006a2 <MSC_Application+0x3a>
    
  default:
    break;
 80006a0:	bf00      	nop
  }
}
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000db1 	.word	0x20000db1
 80006ac:	20000804 	.word	0x20000804
 80006b0:	200005d0 	.word	0x200005d0

080006b4 <COMMAND_AudioExecuteApplication>:
  * @brief  COMMAND_AudioExecuteApplication.
  * @param  None
  * @retval None
  */
static void COMMAND_AudioExecuteApplication(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* Execute the command switch the command index */
  switch (CmdIndex)
 80006b8:	4b0b      	ldr	r3, [pc, #44]	@ (80006e8 <COMMAND_AudioExecuteApplication+0x34>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d002      	beq.n	80006c6 <COMMAND_AudioExecuteApplication+0x12>
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d007      	beq.n	80006d4 <COMMAND_AudioExecuteApplication+0x20>
    RepeatState = REPEAT_ON;
    WaveRecorderProcess();
    break;
    
  default:
    break;
 80006c4:	e00d      	b.n	80006e2 <COMMAND_AudioExecuteApplication+0x2e>
    if (RepeatState == REPEAT_ON)
 80006c6:	4b09      	ldr	r3, [pc, #36]	@ (80006ec <COMMAND_AudioExecuteApplication+0x38>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d108      	bne.n	80006e0 <COMMAND_AudioExecuteApplication+0x2c>
      WavePlayerStart();
 80006ce:	f000 fded 	bl	80012ac <WavePlayerStart>
    break;
 80006d2:	e005      	b.n	80006e0 <COMMAND_AudioExecuteApplication+0x2c>
    RepeatState = REPEAT_ON;
 80006d4:	4b05      	ldr	r3, [pc, #20]	@ (80006ec <COMMAND_AudioExecuteApplication+0x38>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
    WaveRecorderProcess();
 80006da:	f000 fe75 	bl	80013c8 <WaveRecorderProcess>
    break;
 80006de:	e000      	b.n	80006e2 <COMMAND_AudioExecuteApplication+0x2e>
    break;
 80006e0:	bf00      	nop
  }
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	200005c8 	.word	0x200005c8
 80006ec:	200005c0 	.word	0x200005c0

080006f0 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b094      	sub	sp, #80	@ 0x50
 80006f4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f6:	2300      	movs	r3, #0
 80006f8:	60bb      	str	r3, [r7, #8]
 80006fa:	4b2f      	ldr	r3, [pc, #188]	@ (80007b8 <SystemClock_Config+0xc8>)
 80006fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006fe:	4a2e      	ldr	r2, [pc, #184]	@ (80007b8 <SystemClock_Config+0xc8>)
 8000700:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000704:	6413      	str	r3, [r2, #64]	@ 0x40
 8000706:	4b2c      	ldr	r3, [pc, #176]	@ (80007b8 <SystemClock_Config+0xc8>)
 8000708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800070a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800070e:	60bb      	str	r3, [r7, #8]
 8000710:	68bb      	ldr	r3, [r7, #8]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000712:	2300      	movs	r3, #0
 8000714:	607b      	str	r3, [r7, #4]
 8000716:	4b29      	ldr	r3, [pc, #164]	@ (80007bc <SystemClock_Config+0xcc>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	4a28      	ldr	r2, [pc, #160]	@ (80007bc <SystemClock_Config+0xcc>)
 800071c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000720:	6013      	str	r3, [r2, #0]
 8000722:	4b26      	ldr	r3, [pc, #152]	@ (80007bc <SystemClock_Config+0xcc>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	687b      	ldr	r3, [r7, #4]
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800072e:	2301      	movs	r3, #1
 8000730:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000732:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000736:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000738:	2302      	movs	r3, #2
 800073a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800073c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000740:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000742:	2308      	movs	r3, #8
 8000744:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000746:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800074a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800074c:	2302      	movs	r3, #2
 800074e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000750:	2307      	movs	r3, #7
 8000752:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	4618      	mov	r0, r3
 800075a:	f008 fc13 	bl	8008f84 <HAL_RCC_OscConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000764:	f000 f8ac 	bl	80008c0 <Error_Handler>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000768:	230f      	movs	r3, #15
 800076a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076c:	2302      	movs	r3, #2
 800076e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
 8000774:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000778:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;  
 800077a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800077e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000780:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000784:	2105      	movs	r1, #5
 8000786:	4618      	mov	r0, r3
 8000788:	f008 fe74 	bl	8009474 <HAL_RCC_ClockConfig>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000792:	f000 f895 	bl	80008c0 <Error_Handler>
  }

  /* STM32F405x/407x/415x/417x Revision Z and upper devices: prefetch is supported  */
  if (HAL_GetREVID() >= 0x1001)
 8000796:	f003 f985 	bl	8003aa4 <HAL_GetREVID>
 800079a:	4603      	mov	r3, r0
 800079c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80007a0:	d905      	bls.n	80007ae <SystemClock_Config+0xbe>
  {
    /* Enable the Flash prefetch */
    __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007a2:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <SystemClock_Config+0xd0>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4a06      	ldr	r2, [pc, #24]	@ (80007c0 <SystemClock_Config+0xd0>)
 80007a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007ac:	6013      	str	r3, [r2, #0]
  }  
}
 80007ae:	bf00      	nop
 80007b0:	3750      	adds	r7, #80	@ 0x50
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800
 80007bc:	40007000 	.word	0x40007000
 80007c0:	40023c00 	.word	0x40023c00

080007c4 <TIM_LED_Config>:
  * @brief  Configures TIM4 Peripheral for LEDs lighting.
  * @param  None
  * @retval None
  */
static void TIM_LED_Config(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
  uint16_t prescalervalue = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	81fb      	strh	r3, [r7, #14]
  uint32_t tmpvalue = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	60bb      	str	r3, [r7, #8]

  /* TIM4 clock enable */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	4b34      	ldr	r3, [pc, #208]	@ (80008a8 <TIM_LED_Config+0xe4>)
 80007d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007da:	4a33      	ldr	r2, [pc, #204]	@ (80008a8 <TIM_LED_Config+0xe4>)
 80007dc:	f043 0304 	orr.w	r3, r3, #4
 80007e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80007e2:	4b31      	ldr	r3, [pc, #196]	@ (80008a8 <TIM_LED_Config+0xe4>)
 80007e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e6:	f003 0304 	and.w	r3, r3, #4
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	687b      	ldr	r3, [r7, #4]

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_SetPriority(TIM4_IRQn, 6, 0);  
 80007ee:	2200      	movs	r2, #0
 80007f0:	2106      	movs	r1, #6
 80007f2:	201e      	movs	r0, #30
 80007f4:	f003 fa3d 	bl	8003c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80007f8:	201e      	movs	r0, #30
 80007fa:	f003 fa56 	bl	8003caa <HAL_NVIC_EnableIRQ>
    CC update rate = TIM4 counter clock / CCR_Val = 32.687 Hz
    ==> Toggling frequency = 16.343 Hz  
  ----------------------------------------------------------------------- */
  
  /* Compute the prescaler value */
  tmpvalue = HAL_RCC_GetPCLK1Freq();
 80007fe:	f009 f831 	bl	8009864 <HAL_RCC_GetPCLK1Freq>
 8000802:	60b8      	str	r0, [r7, #8]
  prescalervalue = (uint16_t) ((tmpvalue * 2) / 550000) - 1;
 8000804:	68bb      	ldr	r3, [r7, #8]
 8000806:	005b      	lsls	r3, r3, #1
 8000808:	4a28      	ldr	r2, [pc, #160]	@ (80008ac <TIM_LED_Config+0xe8>)
 800080a:	fba2 2303 	umull	r2, r3, r2, r3
 800080e:	0c1b      	lsrs	r3, r3, #16
 8000810:	b29b      	uxth	r3, r3
 8000812:	3b01      	subs	r3, #1
 8000814:	81fb      	strh	r3, [r7, #14]
  
  /* Time base configuration */
  hTimLed.Instance = TIM4;
 8000816:	4b26      	ldr	r3, [pc, #152]	@ (80008b0 <TIM_LED_Config+0xec>)
 8000818:	4a26      	ldr	r2, [pc, #152]	@ (80008b4 <TIM_LED_Config+0xf0>)
 800081a:	601a      	str	r2, [r3, #0]
  hTimLed.Init.Period = 65535;
 800081c:	4b24      	ldr	r3, [pc, #144]	@ (80008b0 <TIM_LED_Config+0xec>)
 800081e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000822:	60da      	str	r2, [r3, #12]
  hTimLed.Init.Prescaler = prescalervalue;
 8000824:	89fb      	ldrh	r3, [r7, #14]
 8000826:	4a22      	ldr	r2, [pc, #136]	@ (80008b0 <TIM_LED_Config+0xec>)
 8000828:	6053      	str	r3, [r2, #4]
  hTimLed.Init.ClockDivision = 0;
 800082a:	4b21      	ldr	r3, [pc, #132]	@ (80008b0 <TIM_LED_Config+0xec>)
 800082c:	2200      	movs	r2, #0
 800082e:	611a      	str	r2, [r3, #16]
  hTimLed.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000830:	4b1f      	ldr	r3, [pc, #124]	@ (80008b0 <TIM_LED_Config+0xec>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_OC_Init(&hTimLed) != HAL_OK)
 8000836:	481e      	ldr	r0, [pc, #120]	@ (80008b0 <TIM_LED_Config+0xec>)
 8000838:	f009 fd98 	bl	800a36c <HAL_TIM_OC_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <TIM_LED_Config+0x82>
  {
    /* Initialization Error */
    Error_Handler();
 8000842:	f000 f83d 	bl	80008c0 <Error_Handler>
  }
  
  /* Output Compare Timing Mode configuration: Channel1 */
  sConfigLed.OCMode = TIM_OCMODE_TIMING;
 8000846:	4b1c      	ldr	r3, [pc, #112]	@ (80008b8 <TIM_LED_Config+0xf4>)
 8000848:	2200      	movs	r2, #0
 800084a:	601a      	str	r2, [r3, #0]
  sConfigLed.OCIdleState = TIM_OCIDLESTATE_SET;
 800084c:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <TIM_LED_Config+0xf4>)
 800084e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000852:	615a      	str	r2, [r3, #20]
  sConfigLed.Pulse = CCR1Val;
 8000854:	4b19      	ldr	r3, [pc, #100]	@ (80008bc <TIM_LED_Config+0xf8>)
 8000856:	881b      	ldrh	r3, [r3, #0]
 8000858:	b29b      	uxth	r3, r3
 800085a:	461a      	mov	r2, r3
 800085c:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <TIM_LED_Config+0xf4>)
 800085e:	605a      	str	r2, [r3, #4]
  sConfigLed.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000860:	4b15      	ldr	r3, [pc, #84]	@ (80008b8 <TIM_LED_Config+0xf4>)
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  sConfigLed.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000866:	4b14      	ldr	r3, [pc, #80]	@ (80008b8 <TIM_LED_Config+0xf4>)
 8000868:	2200      	movs	r2, #0
 800086a:	60da      	str	r2, [r3, #12]
  sConfigLed.OCFastMode = TIM_OCFAST_ENABLE;
 800086c:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <TIM_LED_Config+0xf4>)
 800086e:	2204      	movs	r2, #4
 8000870:	611a      	str	r2, [r3, #16]
  sConfigLed.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8000872:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <TIM_LED_Config+0xf4>)
 8000874:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000878:	619a      	str	r2, [r3, #24]
  
  /* Initialize the TIM4 Channel1 with the structure above */
  if(HAL_TIM_OC_ConfigChannel(&hTimLed, &sConfigLed, TIM_CHANNEL_1) != HAL_OK)
 800087a:	2200      	movs	r2, #0
 800087c:	490e      	ldr	r1, [pc, #56]	@ (80008b8 <TIM_LED_Config+0xf4>)
 800087e:	480c      	ldr	r0, [pc, #48]	@ (80008b0 <TIM_LED_Config+0xec>)
 8000880:	f009 ffd4 	bl	800a82c <HAL_TIM_OC_ConfigChannel>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <TIM_LED_Config+0xca>
  {
    /* Initialization Error */
    Error_Handler();
 800088a:	f000 f819 	bl	80008c0 <Error_Handler>
  }

  /* Start the Output Compare */
  if(HAL_TIM_OC_Start_IT(&hTimLed, TIM_CHANNEL_1) != HAL_OK)
 800088e:	2100      	movs	r1, #0
 8000890:	4807      	ldr	r0, [pc, #28]	@ (80008b0 <TIM_LED_Config+0xec>)
 8000892:	f009 fdc5 	bl	800a420 <HAL_TIM_OC_Start_IT>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <TIM_LED_Config+0xdc>
  {
    /* Start Error */
    Error_Handler();
 800089c:	f000 f810 	bl	80008c0 <Error_Handler>
  }
}
 80008a0:	bf00      	nop
 80008a2:	3710      	adds	r7, #16
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40023800 	.word	0x40023800
 80008ac:	1e81080d 	.word	0x1e81080d
 80008b0:	20000558 	.word	0x20000558
 80008b4:	40000800 	.word	0x40000800
 80008b8:	200005a0 	.word	0x200005a0
 80008bc:	20000004 	.word	0x20000004

080008c0 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* Turn LED3 on */
  BSP_LED_On(LED3);
 80008c4:	2001      	movs	r0, #1
 80008c6:	f001 ff03 	bl	80026d0 <BSP_LED_On>
  while(1)
 80008ca:	bf00      	nop
 80008cc:	e7fd      	b.n	80008ca <Error_Handler+0xa>
	...

080008d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  uint32_t capture = 0; 
 80008d8:	2300      	movs	r3, #0
 80008da:	60fb      	str	r3, [r7, #12]
  
  /* Set click recognition only for L1S302DL*/
  if ((AudioPlayStart != 0x00) && (MemsID == I_AM_LIS302DL))
 80008dc:	4b2e      	ldr	r3, [pc, #184]	@ (8000998 <HAL_TIM_OC_DelayElapsedCallback+0xc8>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d005      	beq.n	80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x20>
 80008e4:	4b2d      	ldr	r3, [pc, #180]	@ (800099c <HAL_TIM_OC_DelayElapsedCallback+0xcc>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b3b      	cmp	r3, #59	@ 0x3b
 80008ea:	d101      	bne.n	80008f0 <HAL_TIM_OC_DelayElapsedCallback+0x20>
  {
    /* Read click and status registers*/
    BSP_ACCELERO_Click_ITClear();  
 80008ec:	f002 fafc 	bl	8002ee8 <BSP_ACCELERO_Click_ITClear>
  }
  
  if (LEDsState == LED3_TOGGLE)
 80008f0:	4b2b      	ldr	r3, [pc, #172]	@ (80009a0 <HAL_TIM_OC_DelayElapsedCallback+0xd0>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b03      	cmp	r3, #3
 80008f6:	d109      	bne.n	800090c <HAL_TIM_OC_DelayElapsedCallback+0x3c>
  {
    /* Toggling LED3 */
    BSP_LED_Toggle(LED3);
 80008f8:	2001      	movs	r0, #1
 80008fa:	f001 ff1d 	bl	8002738 <BSP_LED_Toggle>
    BSP_LED_Off(LED6);
 80008fe:	2003      	movs	r0, #3
 8000900:	f001 ff00 	bl	8002704 <BSP_LED_Off>
    BSP_LED_Off(LED4);
 8000904:	2000      	movs	r0, #0
 8000906:	f001 fefd 	bl	8002704 <BSP_LED_Off>
 800090a:	e033      	b.n	8000974 <HAL_TIM_OC_DelayElapsedCallback+0xa4>
  }
  else if (LEDsState == LED4_TOGGLE)
 800090c:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <HAL_TIM_OC_DelayElapsedCallback+0xd0>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2b04      	cmp	r3, #4
 8000912:	d109      	bne.n	8000928 <HAL_TIM_OC_DelayElapsedCallback+0x58>
  {
    /* Toggling LED4 */
    BSP_LED_Toggle(LED4);
 8000914:	2000      	movs	r0, #0
 8000916:	f001 ff0f 	bl	8002738 <BSP_LED_Toggle>
    BSP_LED_Off(LED6);
 800091a:	2003      	movs	r0, #3
 800091c:	f001 fef2 	bl	8002704 <BSP_LED_Off>
    BSP_LED_Off(LED3);
 8000920:	2001      	movs	r0, #1
 8000922:	f001 feef 	bl	8002704 <BSP_LED_Off>
 8000926:	e025      	b.n	8000974 <HAL_TIM_OC_DelayElapsedCallback+0xa4>
  }
  else if (LEDsState == LED6_TOGGLE)
 8000928:	4b1d      	ldr	r3, [pc, #116]	@ (80009a0 <HAL_TIM_OC_DelayElapsedCallback+0xd0>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	2b06      	cmp	r3, #6
 800092e:	d109      	bne.n	8000944 <HAL_TIM_OC_DelayElapsedCallback+0x74>
  {
    /* Toggling LED6 */
    BSP_LED_Off(LED3);
 8000930:	2001      	movs	r0, #1
 8000932:	f001 fee7 	bl	8002704 <BSP_LED_Off>
    BSP_LED_Off(LED4);
 8000936:	2000      	movs	r0, #0
 8000938:	f001 fee4 	bl	8002704 <BSP_LED_Off>
    BSP_LED_Toggle(LED6);
 800093c:	2003      	movs	r0, #3
 800093e:	f001 fefb 	bl	8002738 <BSP_LED_Toggle>
 8000942:	e017      	b.n	8000974 <HAL_TIM_OC_DelayElapsedCallback+0xa4>
  }
  else if (LEDsState == STOP_TOGGLE)
 8000944:	4b16      	ldr	r3, [pc, #88]	@ (80009a0 <HAL_TIM_OC_DelayElapsedCallback+0xd0>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d103      	bne.n	8000954 <HAL_TIM_OC_DelayElapsedCallback+0x84>
  {
    /* Turn ON LED6 */
    BSP_LED_On(LED6);
 800094c:	2003      	movs	r0, #3
 800094e:	f001 febf 	bl	80026d0 <BSP_LED_On>
 8000952:	e00f      	b.n	8000974 <HAL_TIM_OC_DelayElapsedCallback+0xa4>
  }
  else if (LEDsState == LEDS_OFF)
 8000954:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <HAL_TIM_OC_DelayElapsedCallback+0xd0>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2b07      	cmp	r3, #7
 800095a:	d10b      	bne.n	8000974 <HAL_TIM_OC_DelayElapsedCallback+0xa4>
  {
    /* Turn OFF all LEDs */
    BSP_LED_Off(LED3);
 800095c:	2001      	movs	r0, #1
 800095e:	f001 fed1 	bl	8002704 <BSP_LED_Off>
    BSP_LED_Off(LED4);
 8000962:	2000      	movs	r0, #0
 8000964:	f001 fece 	bl	8002704 <BSP_LED_Off>
    BSP_LED_Off(LED5);
 8000968:	2002      	movs	r0, #2
 800096a:	f001 fecb 	bl	8002704 <BSP_LED_Off>
    BSP_LED_Off(LED6);
 800096e:	2003      	movs	r0, #3
 8000970:	f001 fec8 	bl	8002704 <BSP_LED_Off>
  }
  /* Get the TIM4 Input Capture 1 value */
  capture = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000974:	2100      	movs	r1, #0
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	f009 ffb4 	bl	800a8e4 <HAL_TIM_ReadCapturedValue>
 800097c:	60f8      	str	r0, [r7, #12]
  
  /* Set the TIM4 Capture Compare1 Register value */
  __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, (CCR1Val + capture));
 800097e:	4b09      	ldr	r3, [pc, #36]	@ (80009a4 <HAL_TIM_OC_DelayElapsedCallback+0xd4>)
 8000980:	881b      	ldrh	r3, [r3, #0]
 8000982:	b29b      	uxth	r3, r3
 8000984:	4619      	mov	r1, r3
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	68fa      	ldr	r2, [r7, #12]
 800098c:	440a      	add	r2, r1
 800098e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000990:	bf00      	nop
 8000992:	3710      	adds	r7, #16
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	200011a0 	.word	0x200011a0
 800099c:	200005c4 	.word	0x200005c4
 80009a0:	2000119c 	.word	0x2000119c
 80009a4:	20000004 	.word	0x20000004

080009a8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_0) 
 80009b2:	88fb      	ldrh	r3, [r7, #6]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d126      	bne.n	8000a06 <HAL_GPIO_EXTI_Callback+0x5e>
  {
    if (PbPressCheck == 0)
 80009b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a38 <HAL_GPIO_EXTI_Callback+0x90>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d11f      	bne.n	8000a00 <HAL_GPIO_EXTI_Callback+0x58>
    {
      HAL_Delay(10);
 80009c0:	200a      	movs	r0, #10
 80009c2:	f003 f84b 	bl	8003a5c <HAL_Delay>
      /* Test on the command: Recording */
      if (CmdIndex == CMD_RECORD)
 80009c6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a3c <HAL_GPIO_EXTI_Callback+0x94>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d106      	bne.n	80009dc <HAL_GPIO_EXTI_Callback+0x34>
      {
        RepeatState = REPEAT_ON;
 80009ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000a40 <HAL_GPIO_EXTI_Callback+0x98>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
        
        /* Switch to Play command */
        CmdIndex = CMD_PLAY;
 80009d4:	4b19      	ldr	r3, [pc, #100]	@ (8000a3c <HAL_GPIO_EXTI_Callback+0x94>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	601a      	str	r2, [r3, #0]
 80009da:	e00d      	b.n	80009f8 <HAL_GPIO_EXTI_Callback+0x50>
      }
      /* Test on the command: Playing */
      else if (CmdIndex == CMD_PLAY)
 80009dc:	4b17      	ldr	r3, [pc, #92]	@ (8000a3c <HAL_GPIO_EXTI_Callback+0x94>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d103      	bne.n	80009ec <HAL_GPIO_EXTI_Callback+0x44>
      {
        /* Switch to Record command */
        CmdIndex = CMD_RECORD;
 80009e4:	4b15      	ldr	r3, [pc, #84]	@ (8000a3c <HAL_GPIO_EXTI_Callback+0x94>)
 80009e6:	2201      	movs	r2, #1
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	e005      	b.n	80009f8 <HAL_GPIO_EXTI_Callback+0x50>
      }
      else
      {
        RepeatState = REPEAT_ON;
 80009ec:	4b14      	ldr	r3, [pc, #80]	@ (8000a40 <HAL_GPIO_EXTI_Callback+0x98>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
        /* Default Command Index: Play command */
        CmdIndex = CMD_PLAY; 
 80009f2:	4b12      	ldr	r3, [pc, #72]	@ (8000a3c <HAL_GPIO_EXTI_Callback+0x94>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
      }
      PbPressCheck = 1;
 80009f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a38 <HAL_GPIO_EXTI_Callback+0x90>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	e002      	b.n	8000a06 <HAL_GPIO_EXTI_Callback+0x5e>
    }
    else
    {
      PbPressCheck = 0;
 8000a00:	4b0d      	ldr	r3, [pc, #52]	@ (8000a38 <HAL_GPIO_EXTI_Callback+0x90>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
    }
  }
  
  if(GPIO_Pin == GPIO_PIN_1) 
 8000a06:	88fb      	ldrh	r3, [r7, #6]
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	d110      	bne.n	8000a2e <HAL_GPIO_EXTI_Callback+0x86>
  {
    if (PressCount == 1)
 8000a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000a44 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d106      	bne.n	8000a22 <HAL_GPIO_EXTI_Callback+0x7a>
    {
      /* Resume playing Wave status */
      PauseResumeStatus = RESUME_STATUS;
 8000a14:	4b0c      	ldr	r3, [pc, #48]	@ (8000a48 <HAL_GPIO_EXTI_Callback+0xa0>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	601a      	str	r2, [r3, #0]
      PressCount = 0;
 8000a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a44 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
      /* Pause playing Wave status */
      PauseResumeStatus = PAUSE_STATUS;
      PressCount = 1;
    }
  }
} 
 8000a20:	e005      	b.n	8000a2e <HAL_GPIO_EXTI_Callback+0x86>
      PauseResumeStatus = PAUSE_STATUS;
 8000a22:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <HAL_GPIO_EXTI_Callback+0xa0>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
      PressCount = 1;
 8000a28:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	601a      	str	r2, [r3, #0]
} 
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	200005cc 	.word	0x200005cc
 8000a3c:	200005c8 	.word	0x200005c8
 8000a40:	200005c0 	.word	0x200005c0
 8000a44:	200005bc 	.word	0x200005bc
 8000a48:	20000000 	.word	0x20000000

08000a4c <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr

08000a5a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000a5e:	bf00      	nop
 8000a60:	e7fd      	b.n	8000a5e <HardFault_Handler+0x4>

08000a62 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000a66:	bf00      	nop
 8000a68:	e7fd      	b.n	8000a66 <MemManage_Handler+0x4>

08000a6a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000a6e:	bf00      	nop
 8000a70:	e7fd      	b.n	8000a6e <BusFault_Handler+0x4>

08000a72 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000a76:	bf00      	nop
 8000a78:	e7fd      	b.n	8000a76 <UsageFault_Handler+0x4>

08000a7a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	af00      	add	r7, sp, #0
}
 8000a7e:	bf00      	nop
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr

08000a96 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0
}
 8000a9a:	bf00      	nop
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr

08000aa4 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000aa8:	f002 ffb8 	bl	8003a1c <HAL_IncTick>

  /* Test on the command: Recording */
  if (CmdIndex == CMD_RECORD)
 8000aac:	4b05      	ldr	r3, [pc, #20]	@ (8000ac4 <SysTick_Handler+0x20>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d104      	bne.n	8000abe <SysTick_Handler+0x1a>
  {
    /* Increments the time recording base variable */
    TimeRecBase ++; 
 8000ab4:	4b04      	ldr	r3, [pc, #16]	@ (8000ac8 <SysTick_Handler+0x24>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	3301      	adds	r3, #1
 8000aba:	4a03      	ldr	r2, [pc, #12]	@ (8000ac8 <SysTick_Handler+0x24>)
 8000abc:	6013      	str	r3, [r2, #0]
  }
}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	200005c8 	.word	0x200005c8
 8000ac8:	20000db4 	.word	0x20000db4

08000acc <EXTI0_IRQHandler>:
  * @brief  This function handles External line 0 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	f003 ff13 	bl	80048fc <HAL_GPIO_EXTI_IRQHandler>
}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <EXTI1_IRQHandler>:
  * @brief  This function handles External line 1 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 8000ada:	b580      	push	{r7, lr}
 8000adc:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000ade:	2002      	movs	r0, #2
 8000ae0:	f003 ff0c 	bl	80048fc <HAL_GPIO_EXTI_IRQHandler>
}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void I2S3_IRQHandler(void)
{ 
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(hAudioOutI2s.hdmatx);
 8000aec:	4b03      	ldr	r3, [pc, #12]	@ (8000afc <DMA1_Stream7_IRQHandler+0x14>)
 8000aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000af0:	4618      	mov	r0, r3
 8000af2:	f003 fac9 	bl	8004088 <HAL_DMA_IRQHandler>
}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	200048b0 	.word	0x200048b0

08000b00 <DMA1_Stream3_IRQHandler>:
  * @brief  This function handles DMA Stream interrupt request.
  * @param  None
  * @retval None
  */
void I2S2_IRQHandler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(hAudioInI2s.hdmarx);
 8000b04:	4b03      	ldr	r3, [pc, #12]	@ (8000b14 <DMA1_Stream3_IRQHandler+0x14>)
 8000b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f003 fabd 	bl	8004088 <HAL_DMA_IRQHandler>
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	200048f8 	.word	0x200048f8

08000b18 <TIM4_IRQHandler>:
  * @brief  This function handles TIM4 global interrupt request.
  * @param  None
  * @retval None
  */
void TIM4_IRQHandler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&hTimLed);
 8000b1c:	4802      	ldr	r0, [pc, #8]	@ (8000b28 <TIM4_IRQHandler+0x10>)
 8000b1e:	f009 fd95 	bl	800a64c <HAL_TIM_IRQHandler>
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000558 	.word	0x20000558

08000b2c <OTG_FS_IRQHandler>:
  * @brief  This function handles USB-On-The-Go FS global interrupt request.
  * @param  None
  * @retval None
  */
void OTG_FS_IRQHandler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  HAL_HCD_IRQHandler(&hhcd);
 8000b30:	4802      	ldr	r0, [pc, #8]	@ (8000b3c <OTG_FS_IRQHandler+0x10>)
 8000b32:	f004 f9db 	bl	8004eec <HAL_HCD_IRQHandler>
}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	20000dbc 	.word	0x20000dbc

08000b40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b48:	4a14      	ldr	r2, [pc, #80]	@ (8000b9c <_sbrk+0x5c>)
 8000b4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ba0 <_sbrk+0x60>)
 8000b4c:	1ad3      	subs	r3, r2, r3
 8000b4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b54:	4b13      	ldr	r3, [pc, #76]	@ (8000ba4 <_sbrk+0x64>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d102      	bne.n	8000b62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <_sbrk+0x64>)
 8000b5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ba8 <_sbrk+0x68>)
 8000b60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b62:	4b10      	ldr	r3, [pc, #64]	@ (8000ba4 <_sbrk+0x64>)
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4413      	add	r3, r2
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d207      	bcs.n	8000b80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b70:	f014 f9c6 	bl	8014f00 <__errno>
 8000b74:	4603      	mov	r3, r0
 8000b76:	220c      	movs	r2, #12
 8000b78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b7e:	e009      	b.n	8000b94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b80:	4b08      	ldr	r3, [pc, #32]	@ (8000ba4 <_sbrk+0x64>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b86:	4b07      	ldr	r3, [pc, #28]	@ (8000ba4 <_sbrk+0x64>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ba4 <_sbrk+0x64>)
 8000b90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b92:	68fb      	ldr	r3, [r7, #12]
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3718      	adds	r7, #24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20020000 	.word	0x20020000
 8000ba0:	00002000 	.word	0x00002000
 8000ba4:	20000db8 	.word	0x20000db8
 8000ba8:	20004e30 	.word	0x20004e30

08000bac <HAL_HCD_MspInit>:
  * @brief  Initializes the HCD MSP.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_MspInit(HCD_HandleTypeDef *hhcd)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08a      	sub	sp, #40	@ 0x28
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  /* Note: On STM32F4-Discovery board only USB OTG FS core is supported. */
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  if(hhcd->Instance == USB_OTG_FS)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000bbc:	d167      	bne.n	8000c8e <HAL_HCD_MspInit+0xe2>
  {
    /* Configure USB FS GPIOs */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	613b      	str	r3, [r7, #16]
 8000bc2:	4b35      	ldr	r3, [pc, #212]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	4a34      	ldr	r2, [pc, #208]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bce:	4b32      	ldr	r3, [pc, #200]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]
    HOST_POWERSW_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60fb      	str	r3, [r7, #12]
 8000bde:	4b2e      	ldr	r3, [pc, #184]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	4a2d      	ldr	r2, [pc, #180]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000be4:	f043 0304 	orr.w	r3, r3, #4
 8000be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bea:	4b2b      	ldr	r3, [pc, #172]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	f003 0304 	and.w	r3, r3, #4
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
    
    /* Configure DM DP Pins */
    GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 8000bf6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000bfa:	617b      	str	r3, [r7, #20]
    
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c00:	2302      	movs	r3, #2
 8000c02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL ;
 8000c04:	2300      	movs	r3, #0
 8000c06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c08:	230a      	movs	r3, #10
 8000c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);  
 8000c0c:	f107 0314 	add.w	r3, r7, #20
 8000c10:	4619      	mov	r1, r3
 8000c12:	4822      	ldr	r0, [pc, #136]	@ (8000c9c <HAL_HCD_MspInit+0xf0>)
 8000c14:	f003 fca2 	bl	800455c <HAL_GPIO_Init>
    
    /* This for ID line debug */
    GPIO_InitStruct.Pin =  GPIO_PIN_10;
 8000c18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c1e:	2312      	movs	r3, #18
 8000c20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP ;  
 8000c22:	2301      	movs	r3, #1
 8000c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000c26:	2303      	movs	r3, #3
 8000c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c2a:	230a      	movs	r3, #10
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);  
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	4619      	mov	r1, r3
 8000c34:	4819      	ldr	r0, [pc, #100]	@ (8000c9c <HAL_HCD_MspInit+0xf0>)
 8000c36:	f003 fc91 	bl	800455c <HAL_GPIO_Init>
    
    
    /* Configure Power Switch Vbus Pin */
    GPIO_InitStruct.Pin = HOST_POWERSW_VBUS;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c42:	2301      	movs	r3, #1
 8000c44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;  
 8000c46:	2300      	movs	r3, #0
 8000c48:	61fb      	str	r3, [r7, #28]
    
    HAL_GPIO_Init(HOST_POWERSW_PORT, &GPIO_InitStruct);
 8000c4a:	f107 0314 	add.w	r3, r7, #20
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4813      	ldr	r0, [pc, #76]	@ (8000ca0 <HAL_HCD_MspInit+0xf4>)
 8000c52:	f003 fc83 	bl	800455c <HAL_GPIO_Init>
    
    /* Enable USB FS Clocks */ 
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000c56:	4b10      	ldr	r3, [pc, #64]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c5a:	4a0f      	ldr	r2, [pc, #60]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000c5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c60:	6353      	str	r3, [r2, #52]	@ 0x34
 8000c62:	2300      	movs	r3, #0
 8000c64:	60bb      	str	r3, [r7, #8]
 8000c66:	4b0c      	ldr	r3, [pc, #48]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c6a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000c6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c70:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c72:	4b09      	ldr	r3, [pc, #36]	@ (8000c98 <HAL_HCD_MspInit+0xec>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c7a:	60bb      	str	r3, [r7, #8]
 8000c7c:	68bb      	ldr	r3, [r7, #8]
    
    /* Set USBFS Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2106      	movs	r1, #6
 8000c82:	2043      	movs	r0, #67	@ 0x43
 8000c84:	f002 fff5 	bl	8003c72 <HAL_NVIC_SetPriority>
    
    /* Enable USBFS Interrupt */
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000c88:	2043      	movs	r0, #67	@ 0x43
 8000c8a:	f003 f80e 	bl	8003caa <HAL_NVIC_EnableIRQ>
  } 
}
 8000c8e:	bf00      	nop
 8000c90:	3728      	adds	r7, #40	@ 0x28
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	40023800 	.word	0x40023800
 8000c9c:	40020000 	.word	0x40020000
 8000ca0:	40020800 	.word	0x40020800

08000ca4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer (hhcd->pData);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f011 f987 	bl	8011fc6 <USBH_LL_IncTimer>
}
 8000cb8:	bf00      	nop
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <HAL_HCD_Connect_Callback>:
  * @brief  Connect callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f011 f9bf 	bl	8012052 <USBH_LL_Connect>
}
 8000cd4:	bf00      	nop
 8000cd6:	3708      	adds	r7, #8
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <HAL_HCD_Disconnect_Callback>:
  * @brief  Disconnect callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000cea:	4618      	mov	r0, r3
 8000cec:	f011 f9c8 	bl	8012080 <USBH_LL_Disconnect>
} 
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000d06:	4618      	mov	r0, r3
 8000d08:	f011 f987 	bl	801201a <USBH_LL_PortEnabled>
} 
 8000d0c:	bf00      	nop
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000d22:	4618      	mov	r0, r3
 8000d24:	f011 f987 	bl	8012036 <USBH_LL_PortDisabled>
}
 8000d28:	bf00      	nop
 8000d2a:	3708      	adds	r7, #8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @brief  Notify URB state change callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	460b      	mov	r3, r1
 8000d3a:	70fb      	strb	r3, [r7, #3]
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr

08000d4c <USBH_LL_Init>:
  *         Initialize the Low Level portion of the Host driver.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_LL_Init (USBH_HandleTypeDef *phost)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  /* Change Systick prioity */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000d54:	2200      	movs	r2, #0
 8000d56:	2100      	movs	r1, #0
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	f002 ff89 	bl	8003c72 <HAL_NVIC_SetPriority>
  
  /*Set LL Driver parameters */
  hhcd.Instance = USB_OTG_FS;
 8000d60:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000d62:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d66:	601a      	str	r2, [r3, #0]
  hhcd.Init.Host_channels = 11; 
 8000d68:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000d6a:	220b      	movs	r2, #11
 8000d6c:	715a      	strb	r2, [r3, #5]
  hhcd.Init.dma_enable = 0;
 8000d6e:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	719a      	strb	r2, [r3, #6]
  hhcd.Init.low_power_enable = 0;
 8000d74:	4b11      	ldr	r3, [pc, #68]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	72da      	strb	r2, [r3, #11]
  hhcd.Init.phy_itface = HCD_PHY_EMBEDDED; 
 8000d7a:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000d7c:	2202      	movs	r2, #2
 8000d7e:	725a      	strb	r2, [r3, #9]
  hhcd.Init.Sof_enable = 0;
 8000d80:	4b0e      	ldr	r3, [pc, #56]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	729a      	strb	r2, [r3, #10]
  hhcd.Init.speed = HCD_SPEED_FULL;
 8000d86:	4b0d      	ldr	r3, [pc, #52]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000d88:	2201      	movs	r2, #1
 8000d8a:	71da      	strb	r2, [r3, #7]
  /* Link The driver to the stack */
  hhcd.pData = phost;
 8000d8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a09      	ldr	r2, [pc, #36]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000d98:	f8c3 25a0 	str.w	r2, [r3, #1440]	@ 0x5a0
  /*Initialize LL Driver */
  HAL_HCD_Init(&hhcd);
 8000d9c:	4807      	ldr	r0, [pc, #28]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000d9e:	f003 fdc5 	bl	800492c <HAL_HCD_Init>
 
  USBH_LL_SetTimer (phost, HAL_HCD_GetCurrentFrame(&hhcd));
 8000da2:	4806      	ldr	r0, [pc, #24]	@ (8000dbc <USBH_LL_Init+0x70>)
 8000da4:	f004 fa2a 	bl	80051fc <HAL_HCD_GetCurrentFrame>
 8000da8:	4603      	mov	r3, r0
 8000daa:	4619      	mov	r1, r3
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f011 f8fb 	bl	8011fa8 <USBH_LL_SetTimer>
  
  return USBH_OK;
 8000db2:	2300      	movs	r3, #0
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000dbc 	.word	0x20000dbc

08000dc0 <USBH_LL_Start>:
  *         Start the Low Level portion of the Host driver.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  HAL_HCD_Start(phost->pData);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f004 f99c 	bl	800510c <HAL_HCD_Start>
  return USBH_OK; 
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <USBH_LL_Stop>:
  *         Stop the Low Level portion of the Host driver.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_LL_Stop (USBH_HandleTypeDef *phost)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b082      	sub	sp, #8
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
  HAL_HCD_Stop(phost->pData);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8000dec:	4618      	mov	r0, r3
 8000dee:	f004 f9b0 	bl	8005152 <HAL_HCD_Stop>
  return USBH_OK; 
 8000df2:	2300      	movs	r3, #0
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <USBH_LL_GetSpeed>:
  *         Return the USB Host Speed from the Low Level Driver.
  * @param  phost: Host handle
  * @retval USBH Speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed  (USBH_HandleTypeDef *phost)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8000e04:	2301      	movs	r3, #1
 8000e06:	73fb      	strb	r3, [r7, #15]
    
  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f004 fa02 	bl	8005218 <HAL_HCD_GetCurrentSpeed>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d00c      	beq.n	8000e34 <USBH_LL_GetSpeed+0x38>
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d80d      	bhi.n	8000e3a <USBH_LL_GetSpeed+0x3e>
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d002      	beq.n	8000e28 <USBH_LL_GetSpeed+0x2c>
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d003      	beq.n	8000e2e <USBH_LL_GetSpeed+0x32>
 8000e26:	e008      	b.n	8000e3a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 : 
    speed = USBH_SPEED_HIGH;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	73fb      	strb	r3, [r7, #15]
    break;
 8000e2c:	e008      	b.n	8000e40 <USBH_LL_GetSpeed+0x44>
    
  case 1 : 
    speed = USBH_SPEED_FULL;    
 8000e2e:	2301      	movs	r3, #1
 8000e30:	73fb      	strb	r3, [r7, #15]
    break;
 8000e32:	e005      	b.n	8000e40 <USBH_LL_GetSpeed+0x44>
    
  case 2 : 
    speed = USBH_SPEED_LOW;    
 8000e34:	2302      	movs	r3, #2
 8000e36:	73fb      	strb	r3, [r7, #15]
    break;
 8000e38:	e002      	b.n	8000e40 <USBH_LL_GetSpeed+0x44>
    
  default:  
    speed = USBH_SPEED_FULL;    
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	73fb      	strb	r3, [r7, #15]
    break; 
 8000e3e:	bf00      	nop
  }
  return  speed;
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <USBH_LL_ResetPort>:
  *         Reset the Host Port of the Low Level Driver.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_ResetPort (USBH_HandleTypeDef *phost) 
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
  HAL_HCD_ResetPort(phost->pData);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f004 f997 	bl	800518c <HAL_HCD_ResetPort>
  return USBH_OK; 
 8000e5e:	2300      	movs	r3, #0
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index   
  * @retval Packet Size
  */
uint32_t USBH_LL_GetLastXferSize  (USBH_HandleTypeDef *phost, uint8_t pipe)  
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	460b      	mov	r3, r1
 8000e72:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8000e7a:	78fa      	ldrb	r2, [r7, #3]
 8000e7c:	4611      	mov	r1, r2
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f004 f9a7 	bl	80051d2 <HAL_HCD_HC_GetXferCount>
 8000e84:	4603      	mov	r3, r0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <USBH_LL_OpenPipe>:
                                      uint8_t epnum,                                      
                                      uint8_t dev_address,
                                      uint8_t speed,
                                      uint8_t ep_type,
                                      uint16_t mps)
{
 8000e8e:	b590      	push	{r4, r7, lr}
 8000e90:	b087      	sub	sp, #28
 8000e92:	af04      	add	r7, sp, #16
 8000e94:	6078      	str	r0, [r7, #4]
 8000e96:	4608      	mov	r0, r1
 8000e98:	4611      	mov	r1, r2
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	70fb      	strb	r3, [r7, #3]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	70bb      	strb	r3, [r7, #2]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	707b      	strb	r3, [r7, #1]
  HAL_HCD_HC_Init(phost->pData,
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f8d3 05a0 	ldr.w	r0, [r3, #1440]	@ 0x5a0
 8000eae:	787c      	ldrb	r4, [r7, #1]
 8000eb0:	78ba      	ldrb	r2, [r7, #2]
 8000eb2:	78f9      	ldrb	r1, [r7, #3]
 8000eb4:	8c3b      	ldrh	r3, [r7, #32]
 8000eb6:	9302      	str	r3, [sp, #8]
 8000eb8:	7f3b      	ldrb	r3, [r7, #28]
 8000eba:	9301      	str	r3, [sp, #4]
 8000ebc:	7e3b      	ldrb	r3, [r7, #24]
 8000ebe:	9300      	str	r3, [sp, #0]
 8000ec0:	4623      	mov	r3, r4
 8000ec2:	f003 fd9a 	bl	80049fa <HAL_HCD_HC_Init>
                  epnum,
                  dev_address,
                  speed,
                  ep_type,
                  mps);
  return USBH_OK; 
 8000ec6:	2300      	movs	r3, #0
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd90      	pop	{r4, r7, pc}

08000ed0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe_num: Pipe index               
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)   
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	70fb      	strb	r3, [r7, #3]
  HAL_HCD_HC_Halt(phost->pData, pipe); 
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8000ee2:	78fa      	ldrb	r2, [r7, #3]
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f003 fe3f 	bl	8004b6a <HAL_HCD_HC_Halt>
  return USBH_OK; 
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <USBH_LL_SubmitURB>:
                                            uint8_t ep_type,  
                                            uint8_t token, 
                                            uint8_t* pbuff, 
                                            uint16_t length,
                                            uint8_t do_ping ) 
{
 8000ef6:	b590      	push	{r4, r7, lr}
 8000ef8:	b087      	sub	sp, #28
 8000efa:	af04      	add	r7, sp, #16
 8000efc:	6078      	str	r0, [r7, #4]
 8000efe:	4608      	mov	r0, r1
 8000f00:	4611      	mov	r1, r2
 8000f02:	461a      	mov	r2, r3
 8000f04:	4603      	mov	r3, r0
 8000f06:	70fb      	strb	r3, [r7, #3]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	70bb      	strb	r3, [r7, #2]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	707b      	strb	r3, [r7, #1]

  HAL_HCD_HC_SubmitRequest (phost->pData,pipe, 
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f8d3 05a0 	ldr.w	r0, [r3, #1440]	@ 0x5a0
 8000f16:	787c      	ldrb	r4, [r7, #1]
 8000f18:	78ba      	ldrb	r2, [r7, #2]
 8000f1a:	78f9      	ldrb	r1, [r7, #3]
 8000f1c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000f20:	9303      	str	r3, [sp, #12]
 8000f22:	8c3b      	ldrh	r3, [r7, #32]
 8000f24:	9302      	str	r3, [sp, #8]
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	9301      	str	r3, [sp, #4]
 8000f2a:	7e3b      	ldrb	r3, [r7, #24]
 8000f2c:	9300      	str	r3, [sp, #0]
 8000f2e:	4623      	mov	r3, r4
 8000f30:	f003 fe3e 	bl	8004bb0 <HAL_HCD_HC_SubmitRequest>
                            ep_type,  
                            token, 
                            pbuff, 
                            length,
                            do_ping);
  return USBH_OK;   
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd90      	pop	{r4, r7, pc}

08000f3e <USBH_LL_GetURBState>:
  *            @arg URB_NYET 
  *            @arg URB_ERROR  
  *            @arg URB_STALL      
  */
USBH_URBStateTypeDef  USBH_LL_GetURBState (USBH_HandleTypeDef *phost, uint8_t pipe) 
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	460b      	mov	r3, r1
 8000f48:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8000f50:	78fa      	ldrb	r2, [r7, #3]
 8000f52:	4611      	mov	r1, r2
 8000f54:	4618      	mov	r0, r3
 8000f56:	f004 f927 	bl	80051a8 <HAL_HCD_HC_GetURBState>
 8000f5a:	4603      	mov	r3, r0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active 
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef  USBH_LL_DriverVBUS (USBH_HandleTypeDef *phost, uint8_t state)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	70fb      	strb	r3, [r7, #3]

  Bit 12 PPWR: Port power
  The application uses this field to control power to this port, and the core 
  clears this bit on an overcurrent condition.
  */
  if (0 == state)
 8000f70:	78fb      	ldrb	r3, [r7, #3]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d105      	bne.n	8000f82 <USBH_LL_DriverVBUS+0x1e>
  {
    /* DISABLE is needed on output of the Power Switch */
    HAL_GPIO_WritePin(HOST_POWERSW_PORT, HOST_POWERSW_VBUS, GPIO_PIN_SET);
 8000f76:	2201      	movs	r2, #1
 8000f78:	2101      	movs	r1, #1
 8000f7a:	4808      	ldr	r0, [pc, #32]	@ (8000f9c <USBH_LL_DriverVBUS+0x38>)
 8000f7c:	f003 fc8a 	bl	8004894 <HAL_GPIO_WritePin>
 8000f80:	e004      	b.n	8000f8c <USBH_LL_DriverVBUS+0x28>
  }
  else
  {
    /*ENABLE the Power Switch by driving the Enable LOW */
    HAL_GPIO_WritePin(HOST_POWERSW_PORT, HOST_POWERSW_VBUS, GPIO_PIN_RESET);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2101      	movs	r1, #1
 8000f86:	4805      	ldr	r0, [pc, #20]	@ (8000f9c <USBH_LL_DriverVBUS+0x38>)
 8000f88:	f003 fc84 	bl	8004894 <HAL_GPIO_WritePin>
  }
  
  HAL_Delay(200);
 8000f8c:	20c8      	movs	r0, #200	@ 0xc8
 8000f8e:	f002 fd65 	bl	8003a5c <HAL_Delay>
  return USBH_OK;  
 8000f92:	2300      	movs	r3, #0
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40020800 	.word	0x40020800

08000fa0 <USBH_LL_SetToggle>:
  * @param  pipe_num: Pipe index     
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef   USBH_LL_SetToggle   (USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)   
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	70fb      	strb	r3, [r7, #3]
 8000fac:	4613      	mov	r3, r2
 8000fae:	70bb      	strb	r3, [r7, #2]
  if(hhcd.hc[pipe].ep_is_in)
 8000fb0:	78fa      	ldrb	r2, [r7, #3]
 8000fb2:	4913      	ldr	r1, [pc, #76]	@ (8001000 <USBH_LL_SetToggle+0x60>)
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	011b      	lsls	r3, r3, #4
 8000fb8:	1a9b      	subs	r3, r3, r2
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	440b      	add	r3, r1
 8000fbe:	3317      	adds	r3, #23
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d00a      	beq.n	8000fdc <USBH_LL_SetToggle+0x3c>
  {
    hhcd.hc[pipe].toggle_in = toggle;
 8000fc6:	78fa      	ldrb	r2, [r7, #3]
 8000fc8:	490d      	ldr	r1, [pc, #52]	@ (8001000 <USBH_LL_SetToggle+0x60>)
 8000fca:	4613      	mov	r3, r2
 8000fcc:	011b      	lsls	r3, r3, #4
 8000fce:	1a9b      	subs	r3, r3, r2
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	440b      	add	r3, r1
 8000fd4:	333c      	adds	r3, #60	@ 0x3c
 8000fd6:	78ba      	ldrb	r2, [r7, #2]
 8000fd8:	701a      	strb	r2, [r3, #0]
 8000fda:	e009      	b.n	8000ff0 <USBH_LL_SetToggle+0x50>
  }
  else
  {
    hhcd.hc[pipe].toggle_out = toggle;
 8000fdc:	78fa      	ldrb	r2, [r7, #3]
 8000fde:	4908      	ldr	r1, [pc, #32]	@ (8001000 <USBH_LL_SetToggle+0x60>)
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	011b      	lsls	r3, r3, #4
 8000fe4:	1a9b      	subs	r3, r3, r2
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	440b      	add	r3, r1
 8000fea:	333d      	adds	r3, #61	@ 0x3d
 8000fec:	78ba      	ldrb	r2, [r7, #2]
 8000fee:	701a      	strb	r2, [r3, #0]
  }
  return USBH_OK; 
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	20000dbc 	.word	0x20000dbc

08001004 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t  USBH_LL_GetToggle   (USBH_HandleTypeDef *phost, uint8_t pipe)   
{
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	460b      	mov	r3, r1
 800100e:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	73fb      	strb	r3, [r7, #15]
  
  if(hhcd.hc[pipe].ep_is_in)
 8001014:	78fa      	ldrb	r2, [r7, #3]
 8001016:	4913      	ldr	r1, [pc, #76]	@ (8001064 <USBH_LL_GetToggle+0x60>)
 8001018:	4613      	mov	r3, r2
 800101a:	011b      	lsls	r3, r3, #4
 800101c:	1a9b      	subs	r3, r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	440b      	add	r3, r1
 8001022:	3317      	adds	r3, #23
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d00a      	beq.n	8001040 <USBH_LL_GetToggle+0x3c>
  {
    toggle = hhcd.hc[pipe].toggle_in;
 800102a:	78fa      	ldrb	r2, [r7, #3]
 800102c:	490d      	ldr	r1, [pc, #52]	@ (8001064 <USBH_LL_GetToggle+0x60>)
 800102e:	4613      	mov	r3, r2
 8001030:	011b      	lsls	r3, r3, #4
 8001032:	1a9b      	subs	r3, r3, r2
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	440b      	add	r3, r1
 8001038:	333c      	adds	r3, #60	@ 0x3c
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	73fb      	strb	r3, [r7, #15]
 800103e:	e009      	b.n	8001054 <USBH_LL_GetToggle+0x50>
  }
  else
  {
    toggle = hhcd.hc[pipe].toggle_out;
 8001040:	78fa      	ldrb	r2, [r7, #3]
 8001042:	4908      	ldr	r1, [pc, #32]	@ (8001064 <USBH_LL_GetToggle+0x60>)
 8001044:	4613      	mov	r3, r2
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	1a9b      	subs	r3, r3, r2
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	440b      	add	r3, r1
 800104e:	333d      	adds	r3, #61	@ 0x3d
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	73fb      	strb	r3, [r7, #15]
  }
  return toggle; 
 8001054:	7bfb      	ldrb	r3, [r7, #15]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3714      	adds	r7, #20
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	20000dbc 	.word	0x20000dbc

08001068 <USBH_Delay>:
  *         Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void  USBH_Delay (uint32_t Delay)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);  
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f002 fcf3 	bl	8003a5c <HAL_Delay>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
	...

08001080 <WavePlayBack>:
  * @brief  Plays Wave from a mass storage.
  * @param  AudioFreq: Audio Sampling Frequency
  * @retval None
*/
void WavePlayBack(uint32_t AudioFreq)
{ 
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  UINT bytesread = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	60fb      	str	r3, [r7, #12]
  
  /* Start playing */
  AudioPlayStart = 1;
 800108c:	4b54      	ldr	r3, [pc, #336]	@ (80011e0 <WavePlayBack+0x160>)
 800108e:	2201      	movs	r2, #1
 8001090:	601a      	str	r2, [r3, #0]
  RepeatState = REPEAT_ON;
 8001092:	4b54      	ldr	r3, [pc, #336]	@ (80011e4 <WavePlayBack+0x164>)
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
  
  /* Initialize Wave player (Codec, DMA, I2C) */
  if(WavePlayerInit(AudioFreq) != 0)
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f000 f8d3 	bl	8001244 <WavePlayerInit>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <WavePlayBack+0x28>
  {
    Error_Handler();
 80010a4:	f7ff fc0c 	bl	80008c0 <Error_Handler>
  }

  /* Get Data from USB Flash Disk */
  f_lseek(&FileRead, 0);
 80010a8:	2100      	movs	r1, #0
 80010aa:	484f      	ldr	r0, [pc, #316]	@ (80011e8 <WavePlayBack+0x168>)
 80010ac:	f00e f86c 	bl	800f188 <f_lseek>
  f_read (&FileRead, &Audio_Buffer[0], AUDIO_BUFFER_SIZE, &bytesread);
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010b8:	494c      	ldr	r1, [pc, #304]	@ (80011ec <WavePlayBack+0x16c>)
 80010ba:	484b      	ldr	r0, [pc, #300]	@ (80011e8 <WavePlayBack+0x168>)
 80010bc:	f00d fd08 	bl	800ead0 <f_read>
  AudioRemSize = WaveDataLength - bytesread;
 80010c0:	4b4b      	ldr	r3, [pc, #300]	@ (80011f0 <WavePlayBack+0x170>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	4a4a      	ldr	r2, [pc, #296]	@ (80011f4 <WavePlayBack+0x174>)
 80010ca:	6013      	str	r3, [r2, #0]
  
  /* Start playing Wave */
  BSP_AUDIO_OUT_Play((uint16_t*)&Audio_Buffer[0], AUDIO_BUFFER_SIZE);
 80010cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010d0:	4846      	ldr	r0, [pc, #280]	@ (80011ec <WavePlayBack+0x16c>)
 80010d2:	f001 ff67 	bl	8002fa4 <BSP_AUDIO_OUT_Play>
  LEDsState = LED6_TOGGLE;
 80010d6:	4b48      	ldr	r3, [pc, #288]	@ (80011f8 <WavePlayBack+0x178>)
 80010d8:	2206      	movs	r2, #6
 80010da:	601a      	str	r2, [r3, #0]
  PauseResumeStatus = RESUME_STATUS;
 80010dc:	4b47      	ldr	r3, [pc, #284]	@ (80011fc <WavePlayBack+0x17c>)
 80010de:	2201      	movs	r2, #1
 80010e0:	601a      	str	r2, [r3, #0]
  PressCount = 0;
 80010e2:	4b47      	ldr	r3, [pc, #284]	@ (8001200 <WavePlayBack+0x180>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 
  /* Check if the device is connected.*/
  while((AudioRemSize != 0) && (AppliState != APPLICATION_IDLE))
 80010e8:	e060      	b.n	80011ac <WavePlayBack+0x12c>
  { 
    /* Test on the command: Playing */
    if(CmdIndex == CMD_PLAY)
 80010ea:	4b46      	ldr	r3, [pc, #280]	@ (8001204 <WavePlayBack+0x184>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d150      	bne.n	8001194 <WavePlayBack+0x114>
    { 
      if(PauseResumeStatus == PAUSE_STATUS)
 80010f2:	4b42      	ldr	r3, [pc, #264]	@ (80011fc <WavePlayBack+0x17c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d10b      	bne.n	8001112 <WavePlayBack+0x92>
      {
        /* Stop Toggling LED2 to signal Pause */
        LEDsState = STOP_TOGGLE;
 80010fa:	4b3f      	ldr	r3, [pc, #252]	@ (80011f8 <WavePlayBack+0x178>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
        /* Pause playing Wave */
        WavePlayerPauseResume(PauseResumeStatus);
 8001100:	4b3e      	ldr	r3, [pc, #248]	@ (80011fc <WavePlayBack+0x17c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4618      	mov	r0, r3
 8001106:	f000 f885 	bl	8001214 <WavePlayerPauseResume>
        PauseResumeStatus = IDLE_STATUS;
 800110a:	4b3c      	ldr	r3, [pc, #240]	@ (80011fc <WavePlayBack+0x17c>)
 800110c:	2202      	movs	r2, #2
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	e00e      	b.n	8001130 <WavePlayBack+0xb0>
      }
      else if(PauseResumeStatus == RESUME_STATUS)
 8001112:	4b3a      	ldr	r3, [pc, #232]	@ (80011fc <WavePlayBack+0x17c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d10a      	bne.n	8001130 <WavePlayBack+0xb0>
      {
        /* Toggling LED6 to signal Play */
        LEDsState = LED6_TOGGLE;
 800111a:	4b37      	ldr	r3, [pc, #220]	@ (80011f8 <WavePlayBack+0x178>)
 800111c:	2206      	movs	r2, #6
 800111e:	601a      	str	r2, [r3, #0]
        /* Resume playing Wave */
        WavePlayerPauseResume(PauseResumeStatus);
 8001120:	4b36      	ldr	r3, [pc, #216]	@ (80011fc <WavePlayBack+0x17c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4618      	mov	r0, r3
 8001126:	f000 f875 	bl	8001214 <WavePlayerPauseResume>
        PauseResumeStatus = IDLE_STATUS;
 800112a:	4b34      	ldr	r3, [pc, #208]	@ (80011fc <WavePlayBack+0x17c>)
 800112c:	2202      	movs	r2, #2
 800112e:	601a      	str	r2, [r3, #0]
      }  

      bytesread = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
      
      if(buffer_offset == BUFFER_OFFSET_HALF)
 8001134:	4b34      	ldr	r3, [pc, #208]	@ (8001208 <WavePlayBack+0x188>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2b01      	cmp	r3, #1
 800113c:	d10a      	bne.n	8001154 <WavePlayBack+0xd4>
      {
        
        f_read(&FileRead, 
 800113e:	f107 030c 	add.w	r3, r7, #12
 8001142:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001146:	4929      	ldr	r1, [pc, #164]	@ (80011ec <WavePlayBack+0x16c>)
 8001148:	4827      	ldr	r0, [pc, #156]	@ (80011e8 <WavePlayBack+0x168>)
 800114a:	f00d fcc1 	bl	800ead0 <f_read>
               &Audio_Buffer[0], 
               AUDIO_BUFFER_SIZE/2, 
               (void *)&bytesread); 
          
          buffer_offset = BUFFER_OFFSET_NONE;
 800114e:	4b2e      	ldr	r3, [pc, #184]	@ (8001208 <WavePlayBack+0x188>)
 8001150:	2200      	movs	r2, #0
 8001152:	701a      	strb	r2, [r3, #0]
      }
      
      if(buffer_offset == BUFFER_OFFSET_FULL)
 8001154:	4b2c      	ldr	r3, [pc, #176]	@ (8001208 <WavePlayBack+0x188>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	b2db      	uxtb	r3, r3
 800115a:	2b02      	cmp	r3, #2
 800115c:	d10a      	bne.n	8001174 <WavePlayBack+0xf4>
      {
        f_read(&FileRead, 
 800115e:	f107 030c 	add.w	r3, r7, #12
 8001162:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001166:	4929      	ldr	r1, [pc, #164]	@ (800120c <WavePlayBack+0x18c>)
 8001168:	481f      	ldr	r0, [pc, #124]	@ (80011e8 <WavePlayBack+0x168>)
 800116a:	f00d fcb1 	bl	800ead0 <f_read>
               &Audio_Buffer[AUDIO_BUFFER_SIZE/2], 
               AUDIO_BUFFER_SIZE/2, 
               (void *)&bytesread); 
          
          buffer_offset = BUFFER_OFFSET_NONE;
 800116e:	4b26      	ldr	r3, [pc, #152]	@ (8001208 <WavePlayBack+0x188>)
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
      } 
      if(AudioRemSize > (AUDIO_BUFFER_SIZE / 2))
 8001174:	4b1f      	ldr	r3, [pc, #124]	@ (80011f4 <WavePlayBack+0x174>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800117c:	d906      	bls.n	800118c <WavePlayBack+0x10c>
      {
        AudioRemSize -= bytesread;
 800117e:	4b1d      	ldr	r3, [pc, #116]	@ (80011f4 <WavePlayBack+0x174>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	4a1b      	ldr	r2, [pc, #108]	@ (80011f4 <WavePlayBack+0x174>)
 8001188:	6013      	str	r3, [r2, #0]
 800118a:	e00f      	b.n	80011ac <WavePlayBack+0x12c>
      }
      else
      {
        AudioRemSize = 0;
 800118c:	4b19      	ldr	r3, [pc, #100]	@ (80011f4 <WavePlayBack+0x174>)
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	e00b      	b.n	80011ac <WavePlayBack+0x12c>
      }
    }
    else 
    {
      /* Stop playing Wave */
      WavePlayerStop();
 8001194:	f000 f84e 	bl	8001234 <WavePlayerStop>
      /* Close file */
      f_close(&FileRead);
 8001198:	4813      	ldr	r0, [pc, #76]	@ (80011e8 <WavePlayBack+0x168>)
 800119a:	f00d ffcb 	bl	800f134 <f_close>
      AudioRemSize = 0;
 800119e:	4b15      	ldr	r3, [pc, #84]	@ (80011f4 <WavePlayBack+0x174>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
      RepeatState = REPEAT_ON;
 80011a4:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <WavePlayBack+0x164>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
      break;
 80011aa:	e007      	b.n	80011bc <WavePlayBack+0x13c>
  while((AudioRemSize != 0) && (AppliState != APPLICATION_IDLE))
 80011ac:	4b11      	ldr	r3, [pc, #68]	@ (80011f4 <WavePlayBack+0x174>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d003      	beq.n	80011bc <WavePlayBack+0x13c>
 80011b4:	4b16      	ldr	r3, [pc, #88]	@ (8001210 <WavePlayBack+0x190>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d196      	bne.n	80010ea <WavePlayBack+0x6a>
  if(CmdIndex == CMD_PLAY)
  {
    LEDsState = LED4_TOGGLE;
  }
#else 
  LEDsState = LEDS_OFF;
 80011bc:	4b0e      	ldr	r3, [pc, #56]	@ (80011f8 <WavePlayBack+0x178>)
 80011be:	2207      	movs	r2, #7
 80011c0:	601a      	str	r2, [r3, #0]
  RepeatState = REPEAT_ON;
 80011c2:	4b08      	ldr	r3, [pc, #32]	@ (80011e4 <WavePlayBack+0x164>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
  AudioPlayStart = 0;
 80011c8:	4b05      	ldr	r3, [pc, #20]	@ (80011e0 <WavePlayBack+0x160>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
  /* Stop playing Wave */
  WavePlayerStop();
 80011ce:	f000 f831 	bl	8001234 <WavePlayerStop>
  /* Close file */
  f_close(&FileRead);
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <WavePlayBack+0x168>)
 80011d4:	f00d ffae 	bl	800f134 <f_close>
#endif /* PLAY_REPEAT_DISABLED */
}
 80011d8:	bf00      	nop
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	200011a0 	.word	0x200011a0
 80011e4:	200005c0 	.word	0x200005c0
 80011e8:	200021b0 	.word	0x200021b0
 80011ec:	200011ac 	.word	0x200011ac
 80011f0:	200011a4 	.word	0x200011a4
 80011f4:	200011a8 	.word	0x200011a8
 80011f8:	2000119c 	.word	0x2000119c
 80011fc:	20000000 	.word	0x20000000
 8001200:	200005bc 	.word	0x200005bc
 8001204:	200005c8 	.word	0x200005c8
 8001208:	200021ac 	.word	0x200021ac
 800120c:	200019ac 	.word	0x200019ac
 8001210:	20000db0 	.word	0x20000db0

08001214 <WavePlayerPauseResume>:
  * @brief  Pauses or Resumes a played Wave.
  * @param  state: Player state: Pause, Resume or Idle
  * @retval None
  */
void WavePlayerPauseResume(uint32_t wState)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  if(wState == PAUSE_STATUS)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d102      	bne.n	8001228 <WavePlayerPauseResume+0x14>
  {
    BSP_AUDIO_OUT_Pause();   
 8001222:	f001 fefb 	bl	800301c <BSP_AUDIO_OUT_Pause>
  }
  else
  {
    BSP_AUDIO_OUT_Resume();   
  }
}
 8001226:	e001      	b.n	800122c <WavePlayerPauseResume+0x18>
    BSP_AUDIO_OUT_Resume();   
 8001228:	f001 ff0e 	bl	8003048 <BSP_AUDIO_OUT_Resume>
}
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <WavePlayerStop>:
  * @brief  Stops playing Wave.
  * @param  None
  * @retval None
  */
void WavePlayerStop(void)
{ 
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  BSP_AUDIO_OUT_Stop(CODEC_PDWN_HW);
 8001238:	2001      	movs	r0, #1
 800123a:	f001 ff1b 	bl	8003074 <BSP_AUDIO_OUT_Stop>
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <WavePlayerInit>:
* @brief  Initializes the Wave player.
* @param  AudioFreq: Audio sampling frequency
* @retval None
*/
int WavePlayerInit(uint32_t AudioFreq)
{ 
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  /* MEMS Accelerometer configure to manage PAUSE, RESUME operations */
  BSP_ACCELERO_Click_ITConfig();
 800124c:	f001 fe3c 	bl	8002ec8 <BSP_ACCELERO_Click_ITConfig>

  /* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */  
  return(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, Volume, AudioFreq));  
 8001250:	4b05      	ldr	r3, [pc, #20]	@ (8001268 <WavePlayerInit+0x24>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	4619      	mov	r1, r3
 8001258:	2004      	movs	r0, #4
 800125a:	f001 fe55 	bl	8002f08 <BSP_AUDIO_OUT_Init>
 800125e:	4603      	mov	r3, r0
}
 8001260:	4618      	mov	r0, r3
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000006 	.word	0x20000006

0800126c <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  buffer_offset = BUFFER_OFFSET_HALF;
 8001270:	4b03      	ldr	r3, [pc, #12]	@ (8001280 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x14>)
 8001272:	2201      	movs	r2, #1
 8001274:	701a      	strb	r2, [r3, #0]
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	200021ac 	.word	0x200021ac

08001284 <BSP_AUDIO_OUT_TransferComplete_CallBack>:
* @brief  Calculates the remaining file size and new position of the pointer.
* @param  None
* @retval None
*/
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  buffer_offset = BUFFER_OFFSET_FULL;
 8001288:	4b04      	ldr	r3, [pc, #16]	@ (800129c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x18>)
 800128a:	2202      	movs	r2, #2
 800128c:	701a      	strb	r2, [r3, #0]
  BSP_AUDIO_OUT_ChangeBuffer((uint16_t*)&Audio_Buffer[0], AUDIO_BUFFER_SIZE / 2);
 800128e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001292:	4803      	ldr	r0, [pc, #12]	@ (80012a0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x1c>)
 8001294:	f001 feb0 	bl	8002ff8 <BSP_AUDIO_OUT_ChangeBuffer>
}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	200021ac 	.word	0x200021ac
 80012a0:	200011ac 	.word	0x200011ac

080012a4 <BSP_AUDIO_OUT_Error_CallBack>:
* @brief  Manages the DMA FIFO error interrupt.
* @param  None
* @retval None
*/
void BSP_AUDIO_OUT_Error_CallBack(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* Stop the program with an infinite loop */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <BSP_AUDIO_OUT_Error_CallBack+0x4>

080012ac <WavePlayerStart>:
  * @brief  Starts Wave player.
  * @param  None
  * @retval None
  */
void WavePlayerStart(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08e      	sub	sp, #56	@ 0x38
 80012b0:	af00      	add	r7, sp, #0
  UINT bytesread = 0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	633b      	str	r3, [r7, #48]	@ 0x30
  char path[] = "0:/";
 80012b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001324 <WavePlayerStart+0x78>)
 80012b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  char* wavefilename = NULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	637b      	str	r3, [r7, #52]	@ 0x34
  WAVE_FormatTypeDef waveformat;
  
  /* Get the read out protection status */
  if(f_opendir(&Directory, path) == FR_OK)
 80012be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012c2:	4619      	mov	r1, r3
 80012c4:	4818      	ldr	r0, [pc, #96]	@ (8001328 <WavePlayerStart+0x7c>)
 80012c6:	f00e f968 	bl	800f59a <f_opendir>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d125      	bne.n	800131c <WavePlayerStart+0x70>
  {
    if(WaveRecStatus == 1)
 80012d0:	4b16      	ldr	r3, [pc, #88]	@ (800132c <WavePlayerStart+0x80>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d102      	bne.n	80012de <WavePlayerStart+0x32>
    {
      wavefilename = REC_WAVE_NAME;
 80012d8:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <WavePlayerStart+0x84>)
 80012da:	637b      	str	r3, [r7, #52]	@ 0x34
 80012dc:	e001      	b.n	80012e2 <WavePlayerStart+0x36>
    }
    else
    {
      wavefilename = WAVE_NAME; 
 80012de:	4b15      	ldr	r3, [pc, #84]	@ (8001334 <WavePlayerStart+0x88>)
 80012e0:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    /* Open the Wave file to be played */
    if(f_open(&FileRead, wavefilename , FA_READ) != FR_OK)
 80012e2:	2201      	movs	r2, #1
 80012e4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80012e6:	4814      	ldr	r0, [pc, #80]	@ (8001338 <WavePlayerStart+0x8c>)
 80012e8:	f00d fa28 	bl	800e73c <f_open>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d006      	beq.n	8001300 <WavePlayerStart+0x54>
    {
      BSP_LED_On(LED5);
 80012f2:	2002      	movs	r0, #2
 80012f4:	f001 f9ec 	bl	80026d0 <BSP_LED_On>
      CmdIndex = CMD_RECORD;
 80012f8:	4b10      	ldr	r3, [pc, #64]	@ (800133c <WavePlayerStart+0x90>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	601a      	str	r2, [r3, #0]

      /* Play the Wave */
      WavePlayBack(waveformat.SampleRate);
    }    
  }
}
 80012fe:	e00d      	b.n	800131c <WavePlayerStart+0x70>
      f_read (&FileRead, &waveformat, sizeof(waveformat), &bytesread);
 8001300:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001304:	4639      	mov	r1, r7
 8001306:	222c      	movs	r2, #44	@ 0x2c
 8001308:	480b      	ldr	r0, [pc, #44]	@ (8001338 <WavePlayerStart+0x8c>)
 800130a:	f00d fbe1 	bl	800ead0 <f_read>
      WaveDataLength = waveformat.FileSize;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a0b      	ldr	r2, [pc, #44]	@ (8001340 <WavePlayerStart+0x94>)
 8001312:	6013      	str	r3, [r2, #0]
      WavePlayBack(waveformat.SampleRate);
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff feb2 	bl	8001080 <WavePlayBack>
}
 800131c:	bf00      	nop
 800131e:	3738      	adds	r7, #56	@ 0x38
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	002f3a30 	.word	0x002f3a30
 8001328:	200023e0 	.word	0x200023e0
 800132c:	20002418 	.word	0x20002418
 8001330:	080157fc 	.word	0x080157fc
 8001334:	08015808 	.word	0x08015808
 8001338:	200021b0 	.word	0x200021b0
 800133c:	200005c8 	.word	0x200005c8
 8001340:	200011a4 	.word	0x200011a4

08001344 <WavePlayer_CallBack>:
  * @brief Wave player.
  * @param  None
  * @retval None
  */
void WavePlayer_CallBack(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  if(AppliState != APPLICATION_IDLE)
 8001348:	4b14      	ldr	r3, [pc, #80]	@ (800139c <WavePlayer_CallBack+0x58>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d022      	beq.n	8001396 <WavePlayer_CallBack+0x52>
  {
    /* Reset the Wave player variables */
    RepeatState = REPEAT_ON;
 8001350:	4b13      	ldr	r3, [pc, #76]	@ (80013a0 <WavePlayer_CallBack+0x5c>)
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
    AudioPlayStart = 0;
 8001356:	4b13      	ldr	r3, [pc, #76]	@ (80013a4 <WavePlayer_CallBack+0x60>)
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
    LEDsState = LEDS_OFF;
 800135c:	4b12      	ldr	r3, [pc, #72]	@ (80013a8 <WavePlayer_CallBack+0x64>)
 800135e:	2207      	movs	r2, #7
 8001360:	601a      	str	r2, [r3, #0]
    PauseResumeStatus = RESUME_STATUS;
 8001362:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <WavePlayer_CallBack+0x68>)
 8001364:	2201      	movs	r2, #1
 8001366:	601a      	str	r2, [r3, #0]
    WaveDataLength =0;
 8001368:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <WavePlayer_CallBack+0x6c>)
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
    PressCount = 0;
 800136e:	4b11      	ldr	r3, [pc, #68]	@ (80013b4 <WavePlayer_CallBack+0x70>)
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
    
    /* Stop the Codec */
    if(BSP_AUDIO_OUT_Stop(CODEC_PDWN_HW) != AUDIO_OK)
 8001374:	2001      	movs	r0, #1
 8001376:	f001 fe7d 	bl	8003074 <BSP_AUDIO_OUT_Stop>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <WavePlayer_CallBack+0x40>
    {
      Error_Handler();
 8001380:	f7ff fa9e 	bl	80008c0 <Error_Handler>
    }
    
    /* Turn OFF LED3, LED4 and LED6 */
    BSP_LED_Off(LED3);
 8001384:	2001      	movs	r0, #1
 8001386:	f001 f9bd 	bl	8002704 <BSP_LED_Off>
    BSP_LED_Off(LED4);
 800138a:	2000      	movs	r0, #0
 800138c:	f001 f9ba 	bl	8002704 <BSP_LED_Off>
    BSP_LED_Off(LED6);
 8001390:	2003      	movs	r0, #3
 8001392:	f001 f9b7 	bl	8002704 <BSP_LED_Off>
  }
} 
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000db0 	.word	0x20000db0
 80013a0:	200005c0 	.word	0x200005c0
 80013a4:	200011a0 	.word	0x200011a0
 80013a8:	2000119c 	.word	0x2000119c
 80013ac:	20000000 	.word	0x20000000
 80013b0:	200011a4 	.word	0x200011a4
 80013b4:	200005bc 	.word	0x200005bc

080013b8 <WaveRecorderStop>:
  * @brief  Stop Audio recording.
  * @param  None
  * @retval None
  */
uint32_t WaveRecorderStop(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  return BSP_AUDIO_IN_Stop();
 80013bc:	f002 f83a 	bl	8003434 <BSP_AUDIO_IN_Stop>
 80013c0:	4603      	mov	r3, r0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	bd80      	pop	{r7, pc}
	...

080013c8 <WaveRecorderProcess>:
  * @brief  Update the recorded data. 
  * @param  None
  * @retval None
  */
void WaveRecorderProcess(void)
{     
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
  /* Current size of the recorded buffer */
  uint32_t byteswritten = 0; 
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
  
  WaveCounter = 0;
 80013d2:	4b50      	ldr	r3, [pc, #320]	@ (8001514 <WaveRecorderProcess+0x14c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
  LEDsState = LEDS_OFF;
 80013d8:	4b4f      	ldr	r3, [pc, #316]	@ (8001518 <WaveRecorderProcess+0x150>)
 80013da:	2207      	movs	r2, #7
 80013dc:	601a      	str	r2, [r3, #0]
  
  /* Remove Wave file if it exists on USB Flash Disk */
  f_unlink (REC_WAVE_NAME);
 80013de:	484f      	ldr	r0, [pc, #316]	@ (800151c <WaveRecorderProcess+0x154>)
 80013e0:	f00e f95e 	bl	800f6a0 <f_unlink>
  
  /* Open the file to write on it */
  if ((AppliState == APPLICATION_IDLE) || (f_open(&WavFile, REC_WAVE_NAME, FA_CREATE_ALWAYS | FA_WRITE) != FR_OK))
 80013e4:	4b4e      	ldr	r3, [pc, #312]	@ (8001520 <WaveRecorderProcess+0x158>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d100      	bne.n	80013ee <WaveRecorderProcess+0x26>
 80013ec:	e008      	b.n	8001400 <WaveRecorderProcess+0x38>
 80013ee:	220a      	movs	r2, #10
 80013f0:	494a      	ldr	r1, [pc, #296]	@ (800151c <WaveRecorderProcess+0x154>)
 80013f2:	484c      	ldr	r0, [pc, #304]	@ (8001524 <WaveRecorderProcess+0x15c>)
 80013f4:	f00d f9a2 	bl	800e73c <f_open>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d100      	bne.n	8001400 <WaveRecorderProcess+0x38>
 80013fe:	e003      	b.n	8001408 <WaveRecorderProcess+0x40>
  {   
    while(1)
    {
      /* Toggle LED5 in infinite loop to signal that: USB Flash Disk is not connected/removed
         or an issue has occurred when creating/opening Wave file */
      BSP_LED_Toggle(LED5); 
 8001400:	2002      	movs	r0, #2
 8001402:	f001 f999 	bl	8002738 <BSP_LED_Toggle>
 8001406:	e7fb      	b.n	8001400 <WaveRecorderProcess+0x38>
    }
  }
  else
  {
    WaveRecStatus = 1;
 8001408:	4b47      	ldr	r3, [pc, #284]	@ (8001528 <WaveRecorderProcess+0x160>)
 800140a:	2201      	movs	r2, #1
 800140c:	601a      	str	r2, [r3, #0]
  }
  /* Initialize header file */
  WavProcess_EncInit(DEFAULT_AUDIO_IN_FREQ, pHeaderBuff);
 800140e:	4947      	ldr	r1, [pc, #284]	@ (800152c <WaveRecorderProcess+0x164>)
 8001410:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 8001414:	f000 f92e 	bl	8001674 <WavProcess_EncInit>
  
  /* Write the header Wave */
  f_write(&WavFile, pHeaderBuff, 44, (void *)&byteswritten);
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	222c      	movs	r2, #44	@ 0x2c
 800141c:	4943      	ldr	r1, [pc, #268]	@ (800152c <WaveRecorderProcess+0x164>)
 800141e:	4841      	ldr	r0, [pc, #260]	@ (8001524 <WaveRecorderProcess+0x15c>)
 8001420:	f00d fc95 	bl	800ed4e <f_write>
  
  /* Increment the Wave counter */  
  BufferCtl.fptr = byteswritten;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4a42      	ldr	r2, [pc, #264]	@ (8001530 <WaveRecorderProcess+0x168>)
 8001428:	6053      	str	r3, [r2, #4]
  
  BufferCtl.offset = BUFFER_OFFSET_NONE;
 800142a:	4b41      	ldr	r3, [pc, #260]	@ (8001530 <WaveRecorderProcess+0x168>)
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
  BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR);
 8001430:	2201      	movs	r2, #1
 8001432:	2110      	movs	r1, #16
 8001434:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 8001438:	f001 ffba 	bl	80033b0 <BSP_AUDIO_IN_Init>
  BSP_AUDIO_IN_Record((uint16_t*)&InternalBuffer[0], INTERNAL_BUFF_SIZE);
 800143c:	2180      	movs	r1, #128	@ 0x80
 800143e:	483d      	ldr	r0, [pc, #244]	@ (8001534 <WaveRecorderProcess+0x16c>)
 8001440:	f001 ffe0 	bl	8003404 <BSP_AUDIO_IN_Record>
  
  /* Reset the time recording base variable */
  TimeRecBase = 0;
 8001444:	4b3c      	ldr	r3, [pc, #240]	@ (8001538 <WaveRecorderProcess+0x170>)
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
  ITCounter = 0;
 800144a:	4b3c      	ldr	r3, [pc, #240]	@ (800153c <WaveRecorderProcess+0x174>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
  LEDsState = LED3_TOGGLE;
 8001450:	4b31      	ldr	r3, [pc, #196]	@ (8001518 <WaveRecorderProcess+0x150>)
 8001452:	2203      	movs	r2, #3
 8001454:	601a      	str	r2, [r3, #0]
  
  while(AppliState != APPLICATION_IDLE)
 8001456:	e03b      	b.n	80014d0 <WaveRecorderProcess+0x108>
  { 
    /* Wait for the recording time */  
    if (TimeRecBase <= DEFAULT_TIME_REC)
 8001458:	4b37      	ldr	r3, [pc, #220]	@ (8001538 <WaveRecorderProcess+0x170>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001460:	4293      	cmp	r3, r2
 8001462:	d829      	bhi.n	80014b8 <WaveRecorderProcess+0xf0>
    {
      /* Check if there are Data to write in Usb Key */
      if(AUDIODataReady == 1)
 8001464:	4b36      	ldr	r3, [pc, #216]	@ (8001540 <WaveRecorderProcess+0x178>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d118      	bne.n	800149e <WaveRecorderProcess+0xd6>
      {
        /* write buffer in file */
        if(f_write(&WavFile, (uint8_t*)(WrBuffer+AUDIOBuffOffset), WR_BUFFER_SIZE, (void*)&byteswritten) != FR_OK)
 800146c:	4b35      	ldr	r3, [pc, #212]	@ (8001544 <WaveRecorderProcess+0x17c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	4a35      	ldr	r2, [pc, #212]	@ (8001548 <WaveRecorderProcess+0x180>)
 8001474:	1899      	adds	r1, r3, r2
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800147c:	4829      	ldr	r0, [pc, #164]	@ (8001524 <WaveRecorderProcess+0x15c>)
 800147e:	f00d fc66 	bl	800ed4e <f_write>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <WaveRecorderProcess+0xc4>
        {
          Error_Handler();
 8001488:	f7ff fa1a 	bl	80008c0 <Error_Handler>
        }
        BufferCtl.fptr += byteswritten;
 800148c:	4b28      	ldr	r3, [pc, #160]	@ (8001530 <WaveRecorderProcess+0x168>)
 800148e:	685a      	ldr	r2, [r3, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4413      	add	r3, r2
 8001494:	4a26      	ldr	r2, [pc, #152]	@ (8001530 <WaveRecorderProcess+0x168>)
 8001496:	6053      	str	r3, [r2, #4]
        AUDIODataReady = 0;
 8001498:	4b29      	ldr	r3, [pc, #164]	@ (8001540 <WaveRecorderProcess+0x178>)
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
      }
      
      /* User button pressed */
      if (CmdIndex != CMD_RECORD)
 800149e:	4b2b      	ldr	r3, [pc, #172]	@ (800154c <WaveRecorderProcess+0x184>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d014      	beq.n	80014d0 <WaveRecorderProcess+0x108>
      {
        /* Stop Audio Recording */
        WaveRecorderStop();
 80014a6:	f7ff ff87 	bl	80013b8 <WaveRecorderStop>
        /* Switch Command Index to Play */
        CmdIndex = CMD_PLAY;
 80014aa:	4b28      	ldr	r3, [pc, #160]	@ (800154c <WaveRecorderProcess+0x184>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
        /* Toggoling LED6 to signal Play */
        LEDsState = LED6_TOGGLE;
 80014b0:	4b19      	ldr	r3, [pc, #100]	@ (8001518 <WaveRecorderProcess+0x150>)
 80014b2:	2206      	movs	r2, #6
 80014b4:	601a      	str	r2, [r3, #0]
        break;
 80014b6:	e00f      	b.n	80014d8 <WaveRecorderProcess+0x110>
      }
    }
    else /* End of recording time TIME_REC */
    {
      /* Stop Audio Recording */
      WaveRecorderStop();
 80014b8:	f7ff ff7e 	bl	80013b8 <WaveRecorderStop>
      /* Change Command Index to Stop */
      CmdIndex = CMD_STOP;
 80014bc:	4b23      	ldr	r3, [pc, #140]	@ (800154c <WaveRecorderProcess+0x184>)
 80014be:	2202      	movs	r2, #2
 80014c0:	601a      	str	r2, [r3, #0]
      /* Toggoling LED4 to signal Stop */
      LEDsState = LED4_TOGGLE;
 80014c2:	4b15      	ldr	r3, [pc, #84]	@ (8001518 <WaveRecorderProcess+0x150>)
 80014c4:	2204      	movs	r2, #4
 80014c6:	601a      	str	r2, [r3, #0]
      AUDIODataReady = 0;
 80014c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001540 <WaveRecorderProcess+0x178>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
      break;
 80014ce:	e003      	b.n	80014d8 <WaveRecorderProcess+0x110>
  while(AppliState != APPLICATION_IDLE)
 80014d0:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <WaveRecorderProcess+0x158>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1bf      	bne.n	8001458 <WaveRecorderProcess+0x90>
    }
  }
  
  /* Update the data length in the header of the recorded Wave */    
  f_lseek(&WavFile, 0);
 80014d8:	2100      	movs	r1, #0
 80014da:	4812      	ldr	r0, [pc, #72]	@ (8001524 <WaveRecorderProcess+0x15c>)
 80014dc:	f00d fe54 	bl	800f188 <f_lseek>
  
  /* Parse the wav file header and extract required information */
  WavProcess_HeaderUpdate(pHeaderBuff, &WaveFormat);
 80014e0:	491b      	ldr	r1, [pc, #108]	@ (8001550 <WaveRecorderProcess+0x188>)
 80014e2:	4812      	ldr	r0, [pc, #72]	@ (800152c <WaveRecorderProcess+0x164>)
 80014e4:	f000 f9de 	bl	80018a4 <WavProcess_HeaderUpdate>
  f_write(&WavFile, pHeaderBuff, 44, (void*)&byteswritten);
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	222c      	movs	r2, #44	@ 0x2c
 80014ec:	490f      	ldr	r1, [pc, #60]	@ (800152c <WaveRecorderProcess+0x164>)
 80014ee:	480d      	ldr	r0, [pc, #52]	@ (8001524 <WaveRecorderProcess+0x15c>)
 80014f0:	f00d fc2d 	bl	800ed4e <f_write>
  
  /* Close file and unmount MyFilesystem */
  f_close (&WavFile);
 80014f4:	480b      	ldr	r0, [pc, #44]	@ (8001524 <WaveRecorderProcess+0x15c>)
 80014f6:	f00d fe1d 	bl	800f134 <f_close>
  f_mount(NULL, 0, 1);
 80014fa:	2201      	movs	r2, #1
 80014fc:	2100      	movs	r1, #0
 80014fe:	2000      	movs	r0, #0
 8001500:	f00d f8d6 	bl	800e6b0 <f_mount>
  
  /* Change Command Index to Play */
  CmdIndex = CMD_PLAY;
 8001504:	4b11      	ldr	r3, [pc, #68]	@ (800154c <WaveRecorderProcess+0x184>)
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20002414 	.word	0x20002414
 8001518:	2000119c 	.word	0x2000119c
 800151c:	0801581c 	.word	0x0801581c
 8001520:	20000db0 	.word	0x20000db0
 8001524:	200045c8 	.word	0x200045c8
 8001528:	20002418 	.word	0x20002418
 800152c:	2000241c 	.word	0x2000241c
 8001530:	2000458c 	.word	0x2000458c
 8001534:	20004488 	.word	0x20004488
 8001538:	20000db4 	.word	0x20000db4
 800153c:	20004588 	.word	0x20004588
 8001540:	20004594 	.word	0x20004594
 8001544:	20004598 	.word	0x20004598
 8001548:	20002448 	.word	0x20002448
 800154c:	200005c8 	.word	0x200005c8
 8001550:	2000459c 	.word	0x2000459c

08001554 <BSP_AUDIO_IN_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* PDM to PCM data convert */
  BSP_AUDIO_IN_PDMToPCM((uint16_t*)&InternalBuffer[INTERNAL_BUFF_SIZE/2], (uint16_t*)&RecBuf[0]);
 8001558:	491b      	ldr	r1, [pc, #108]	@ (80015c8 <BSP_AUDIO_IN_TransferComplete_CallBack+0x74>)
 800155a:	481c      	ldr	r0, [pc, #112]	@ (80015cc <BSP_AUDIO_IN_TransferComplete_CallBack+0x78>)
 800155c:	f001 ff7c 	bl	8003458 <BSP_AUDIO_IN_PDMToPCM>
  
  /* Copy PCM data in internal buffer */
  memcpy((uint16_t*)&WrBuffer[ITCounter * (PCM_OUT_SIZE*2)], RecBuf, PCM_OUT_SIZE*4);
 8001560:	4b1b      	ldr	r3, [pc, #108]	@ (80015d0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	015b      	lsls	r3, r3, #5
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	4a1a      	ldr	r2, [pc, #104]	@ (80015d4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x80>)
 800156a:	4413      	add	r3, r2
 800156c:	2240      	movs	r2, #64	@ 0x40
 800156e:	4916      	ldr	r1, [pc, #88]	@ (80015c8 <BSP_AUDIO_IN_TransferComplete_CallBack+0x74>)
 8001570:	4618      	mov	r0, r3
 8001572:	f013 fcf1 	bl	8014f58 <memcpy>
  
  BufferCtl.offset = BUFFER_OFFSET_NONE;
 8001576:	4b18      	ldr	r3, [pc, #96]	@ (80015d8 <BSP_AUDIO_IN_TransferComplete_CallBack+0x84>)
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
  
  if(ITCounter == (WR_BUFFER_SIZE/(PCM_OUT_SIZE*4))-1)
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b3f      	cmp	r3, #63	@ 0x3f
 8001582:	d10b      	bne.n	800159c <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>
  {
    AUDIODataReady = 1;
 8001584:	4b15      	ldr	r3, [pc, #84]	@ (80015dc <BSP_AUDIO_IN_TransferComplete_CallBack+0x88>)
 8001586:	2201      	movs	r2, #1
 8001588:	601a      	str	r2, [r3, #0]
    AUDIOBuffOffset = 0;
 800158a:	4b15      	ldr	r3, [pc, #84]	@ (80015e0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
    ITCounter++;
 8001590:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	3301      	adds	r3, #1
 8001596:	4a0e      	ldr	r2, [pc, #56]	@ (80015d0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 8001598:	6013      	str	r3, [r2, #0]
  }
  else
  {
    ITCounter++;
  }
}
 800159a:	e013      	b.n	80015c4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x70>
  else if(ITCounter == (WR_BUFFER_SIZE/(PCM_OUT_SIZE*2))-1)
 800159c:	4b0c      	ldr	r3, [pc, #48]	@ (80015d0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80015a2:	d10a      	bne.n	80015ba <BSP_AUDIO_IN_TransferComplete_CallBack+0x66>
    AUDIODataReady = 1;
 80015a4:	4b0d      	ldr	r3, [pc, #52]	@ (80015dc <BSP_AUDIO_IN_TransferComplete_CallBack+0x88>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	601a      	str	r2, [r3, #0]
    AUDIOBuffOffset = WR_BUFFER_SIZE/2;
 80015aa:	4b0d      	ldr	r3, [pc, #52]	@ (80015e0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x8c>)
 80015ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015b0:	601a      	str	r2, [r3, #0]
    ITCounter = 0;
 80015b2:	4b07      	ldr	r3, [pc, #28]	@ (80015d0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
}
 80015b8:	e004      	b.n	80015c4 <BSP_AUDIO_IN_TransferComplete_CallBack+0x70>
    ITCounter++;
 80015ba:	4b05      	ldr	r3, [pc, #20]	@ (80015d0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	3301      	adds	r3, #1
 80015c0:	4a03      	ldr	r2, [pc, #12]	@ (80015d0 <BSP_AUDIO_IN_TransferComplete_CallBack+0x7c>)
 80015c2:	6013      	str	r3, [r2, #0]
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20004448 	.word	0x20004448
 80015cc:	20004508 	.word	0x20004508
 80015d0:	20004588 	.word	0x20004588
 80015d4:	20002448 	.word	0x20002448
 80015d8:	2000458c 	.word	0x2000458c
 80015dc:	20004594 	.word	0x20004594
 80015e0:	20004598 	.word	0x20004598

080015e4 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* PDM to PCM data convert */
  BSP_AUDIO_IN_PDMToPCM((uint16_t*)&InternalBuffer[0], (uint16_t*)&RecBuf[0]);
 80015e8:	491b      	ldr	r1, [pc, #108]	@ (8001658 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x74>)
 80015ea:	481c      	ldr	r0, [pc, #112]	@ (800165c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x78>)
 80015ec:	f001 ff34 	bl	8003458 <BSP_AUDIO_IN_PDMToPCM>
  
  /* Copy PCM data in internal buffer */
  memcpy((uint16_t*)&WrBuffer[ITCounter * (PCM_OUT_SIZE*2)], RecBuf, PCM_OUT_SIZE*4);
 80015f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001660 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	015b      	lsls	r3, r3, #5
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	4a1a      	ldr	r2, [pc, #104]	@ (8001664 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x80>)
 80015fa:	4413      	add	r3, r2
 80015fc:	2240      	movs	r2, #64	@ 0x40
 80015fe:	4916      	ldr	r1, [pc, #88]	@ (8001658 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x74>)
 8001600:	4618      	mov	r0, r3
 8001602:	f013 fca9 	bl	8014f58 <memcpy>
  
  BufferCtl.offset = BUFFER_OFFSET_NONE;
 8001606:	4b18      	ldr	r3, [pc, #96]	@ (8001668 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x84>)
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
  
  if(ITCounter == (WR_BUFFER_SIZE/(PCM_OUT_SIZE*4))-1)
 800160c:	4b14      	ldr	r3, [pc, #80]	@ (8001660 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b3f      	cmp	r3, #63	@ 0x3f
 8001612:	d10b      	bne.n	800162c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x48>
  {
    AUDIODataReady = 1;
 8001614:	4b15      	ldr	r3, [pc, #84]	@ (800166c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x88>)
 8001616:	2201      	movs	r2, #1
 8001618:	601a      	str	r2, [r3, #0]
    AUDIOBuffOffset = 0;
 800161a:	4b15      	ldr	r3, [pc, #84]	@ (8001670 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
    ITCounter++;
 8001620:	4b0f      	ldr	r3, [pc, #60]	@ (8001660 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	3301      	adds	r3, #1
 8001626:	4a0e      	ldr	r2, [pc, #56]	@ (8001660 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 8001628:	6013      	str	r3, [r2, #0]
  }
  else
  {
    ITCounter++;
  }
}
 800162a:	e013      	b.n	8001654 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x70>
  else if(ITCounter == (WR_BUFFER_SIZE/(PCM_OUT_SIZE*2))-1)
 800162c:	4b0c      	ldr	r3, [pc, #48]	@ (8001660 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2b7f      	cmp	r3, #127	@ 0x7f
 8001632:	d10a      	bne.n	800164a <BSP_AUDIO_IN_HalfTransfer_CallBack+0x66>
    AUDIODataReady = 1;
 8001634:	4b0d      	ldr	r3, [pc, #52]	@ (800166c <BSP_AUDIO_IN_HalfTransfer_CallBack+0x88>)
 8001636:	2201      	movs	r2, #1
 8001638:	601a      	str	r2, [r3, #0]
    AUDIOBuffOffset = WR_BUFFER_SIZE/2;
 800163a:	4b0d      	ldr	r3, [pc, #52]	@ (8001670 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x8c>)
 800163c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001640:	601a      	str	r2, [r3, #0]
    ITCounter = 0;
 8001642:	4b07      	ldr	r3, [pc, #28]	@ (8001660 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
}
 8001648:	e004      	b.n	8001654 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x70>
    ITCounter++;
 800164a:	4b05      	ldr	r3, [pc, #20]	@ (8001660 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	3301      	adds	r3, #1
 8001650:	4a03      	ldr	r2, [pc, #12]	@ (8001660 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x7c>)
 8001652:	6013      	str	r3, [r2, #0]
}
 8001654:	bf00      	nop
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20004448 	.word	0x20004448
 800165c:	20004488 	.word	0x20004488
 8001660:	20004588 	.word	0x20004588
 8001664:	20002448 	.word	0x20002448
 8001668:	2000458c 	.word	0x2000458c
 800166c:	20004594 	.word	0x20004594
 8001670:	20004598 	.word	0x20004598

08001674 <WavProcess_EncInit>:
  * @param  Freq: Sampling frequency.
  * @param  pHeader: Pointer to the WAV file header to be written.  
  * @retval 0 if success, !0 else.
  */
static uint32_t WavProcess_EncInit(uint32_t Freq, uint8_t* pHeader)
{  
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	6039      	str	r1, [r7, #0]
  /* Initialize the encoder structure */
  WaveFormat.SampleRate = Freq;        /* Audio sampling frequency */
 800167e:	4a1b      	ldr	r2, [pc, #108]	@ (80016ec <WavProcess_EncInit+0x78>)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6193      	str	r3, [r2, #24]
  WaveFormat.NbrChannels = 2;          /* Number of channels: 1:Mono or 2:Stereo */
 8001684:	4b19      	ldr	r3, [pc, #100]	@ (80016ec <WavProcess_EncInit+0x78>)
 8001686:	2202      	movs	r2, #2
 8001688:	82da      	strh	r2, [r3, #22]
  WaveFormat.BitPerSample = 16;        /* Number of bits per sample (16, 24 or 32) */
 800168a:	4b18      	ldr	r3, [pc, #96]	@ (80016ec <WavProcess_EncInit+0x78>)
 800168c:	2210      	movs	r2, #16
 800168e:	845a      	strh	r2, [r3, #34]	@ 0x22
  WaveFormat.FileSize = 0x001D4C00;    /* Total length of useful audio data (payload) */
 8001690:	4b16      	ldr	r3, [pc, #88]	@ (80016ec <WavProcess_EncInit+0x78>)
 8001692:	4a17      	ldr	r2, [pc, #92]	@ (80016f0 <WavProcess_EncInit+0x7c>)
 8001694:	605a      	str	r2, [r3, #4]
  WaveFormat.SubChunk1Size = 44;       /* The file header chunk size */
 8001696:	4b15      	ldr	r3, [pc, #84]	@ (80016ec <WavProcess_EncInit+0x78>)
 8001698:	222c      	movs	r2, #44	@ 0x2c
 800169a:	611a      	str	r2, [r3, #16]
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800169c:	4b13      	ldr	r3, [pc, #76]	@ (80016ec <WavProcess_EncInit+0x78>)
 800169e:	699b      	ldr	r3, [r3, #24]
                        (WaveFormat.BitPerSample/8) * \
 80016a0:	4a12      	ldr	r2, [pc, #72]	@ (80016ec <WavProcess_EncInit+0x78>)
 80016a2:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 80016a4:	08d2      	lsrs	r2, r2, #3
 80016a6:	b292      	uxth	r2, r2
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 80016a8:	fb02 f303 	mul.w	r3, r2, r3
                         WaveFormat.NbrChannels);     /* Number of bytes per second  (sample rate * block align)  */
 80016ac:	4a0f      	ldr	r2, [pc, #60]	@ (80016ec <WavProcess_EncInit+0x78>)
 80016ae:	8ad2      	ldrh	r2, [r2, #22]
                        (WaveFormat.BitPerSample/8) * \
 80016b0:	fb02 f303 	mul.w	r3, r2, r3
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 80016b4:	4a0d      	ldr	r2, [pc, #52]	@ (80016ec <WavProcess_EncInit+0x78>)
 80016b6:	61d3      	str	r3, [r2, #28]
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 80016b8:	4b0c      	ldr	r3, [pc, #48]	@ (80016ec <WavProcess_EncInit+0x78>)
 80016ba:	8ada      	ldrh	r2, [r3, #22]
                         (WaveFormat.BitPerSample/8); /* channels * bits/sample / 8 */
 80016bc:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <WavProcess_EncInit+0x78>)
 80016be:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 80016c0:	08db      	lsrs	r3, r3, #3
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	fb12 f303 	smulbb	r3, r2, r3
 80016c8:	b29a      	uxth	r2, r3
 80016ca:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <WavProcess_EncInit+0x78>)
 80016cc:	841a      	strh	r2, [r3, #32]
  
  /* Parse the wav file header and extract required information */
  if(WavProcess_HeaderInit(pHeader, &WaveFormat))
 80016ce:	4907      	ldr	r1, [pc, #28]	@ (80016ec <WavProcess_EncInit+0x78>)
 80016d0:	6838      	ldr	r0, [r7, #0]
 80016d2:	f000 f80f 	bl	80016f4 <WavProcess_HeaderInit>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <WavProcess_EncInit+0x6c>
  {
    return 1;
 80016dc:	2301      	movs	r3, #1
 80016de:	e000      	b.n	80016e2 <WavProcess_EncInit+0x6e>
  }
  return 0;
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	2000459c 	.word	0x2000459c
 80016f0:	001d4c00 	.word	0x001d4c00

080016f4 <WavProcess_HeaderInit>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderInit(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]
  /* Write chunkID, must be 'RIFF'  ------------------------------------------*/
  pHeader[0] = 'R';
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2252      	movs	r2, #82	@ 0x52
 8001702:	701a      	strb	r2, [r3, #0]
  pHeader[1] = 'I';
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3301      	adds	r3, #1
 8001708:	2249      	movs	r2, #73	@ 0x49
 800170a:	701a      	strb	r2, [r3, #0]
  pHeader[2] = 'F';
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3302      	adds	r3, #2
 8001710:	2246      	movs	r2, #70	@ 0x46
 8001712:	701a      	strb	r2, [r3, #0]
  pHeader[3] = 'F';
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3303      	adds	r3, #3
 8001718:	2246      	movs	r2, #70	@ 0x46
 800171a:	701a      	strb	r2, [r3, #0]
  
  /* Write the file length ----------------------------------------------------*/
  /* The sampling time: this value will be be written back at the end of the 
     recording operation.  Example: 661500 Bytes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = 0x00;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3304      	adds	r3, #4
 8001720:	2200      	movs	r2, #0
 8001722:	701a      	strb	r2, [r3, #0]
  pHeader[5] = 0x4C;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3305      	adds	r3, #5
 8001728:	224c      	movs	r2, #76	@ 0x4c
 800172a:	701a      	strb	r2, [r3, #0]
  pHeader[6] = 0x1D;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3306      	adds	r3, #6
 8001730:	221d      	movs	r2, #29
 8001732:	701a      	strb	r2, [r3, #0]
  pHeader[7] = 0x00;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3307      	adds	r3, #7
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
  
  /* Write the file format, must be 'WAVE' -----------------------------------*/
  pHeader[8]  = 'W';
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	3308      	adds	r3, #8
 8001740:	2257      	movs	r2, #87	@ 0x57
 8001742:	701a      	strb	r2, [r3, #0]
  pHeader[9]  = 'A';
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3309      	adds	r3, #9
 8001748:	2241      	movs	r2, #65	@ 0x41
 800174a:	701a      	strb	r2, [r3, #0]
  pHeader[10] = 'V';
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	330a      	adds	r3, #10
 8001750:	2256      	movs	r2, #86	@ 0x56
 8001752:	701a      	strb	r2, [r3, #0]
  pHeader[11] = 'E';
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	330b      	adds	r3, #11
 8001758:	2245      	movs	r2, #69	@ 0x45
 800175a:	701a      	strb	r2, [r3, #0]
  
  /* Write the format chunk, must be'fmt ' -----------------------------------*/
  pHeader[12]  = 'f';
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	330c      	adds	r3, #12
 8001760:	2266      	movs	r2, #102	@ 0x66
 8001762:	701a      	strb	r2, [r3, #0]
  pHeader[13]  = 'm';
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	330d      	adds	r3, #13
 8001768:	226d      	movs	r2, #109	@ 0x6d
 800176a:	701a      	strb	r2, [r3, #0]
  pHeader[14]  = 't';
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	330e      	adds	r3, #14
 8001770:	2274      	movs	r2, #116	@ 0x74
 8001772:	701a      	strb	r2, [r3, #0]
  pHeader[15]  = ' ';
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	330f      	adds	r3, #15
 8001778:	2220      	movs	r2, #32
 800177a:	701a      	strb	r2, [r3, #0]
  
  /* Write the length of the 'fmt' data, must be 0x10 ------------------------*/
  pHeader[16]  = 0x10;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3310      	adds	r3, #16
 8001780:	2210      	movs	r2, #16
 8001782:	701a      	strb	r2, [r3, #0]
  pHeader[17]  = 0x00;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	3311      	adds	r3, #17
 8001788:	2200      	movs	r2, #0
 800178a:	701a      	strb	r2, [r3, #0]
  pHeader[18]  = 0x00;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3312      	adds	r3, #18
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]
  pHeader[19]  = 0x00;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	3313      	adds	r3, #19
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]
  
  /* Write the audio format, must be 0x01 (PCM) ------------------------------*/
  pHeader[20]  = 0x01;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3314      	adds	r3, #20
 80017a0:	2201      	movs	r2, #1
 80017a2:	701a      	strb	r2, [r3, #0]
  pHeader[21]  = 0x00;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3315      	adds	r3, #21
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of channels, ie. 0x01 (Mono) ---------------------------*/
  pHeader[22]  = pWaveFormatStruct->NbrChannels;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	8ada      	ldrh	r2, [r3, #22]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3316      	adds	r3, #22
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	701a      	strb	r2, [r3, #0]
  pHeader[23]  = 0x00;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3317      	adds	r3, #23
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]
  
  /* Write the Sample Rate in Hz ---------------------------------------------*/
  /* Write Little Endian ie. 8000 = 0x00001F40 => byte[24]=0x40, byte[27]=0x00*/
  pHeader[24]  = (uint8_t)((pWaveFormatStruct->SampleRate & 0xFF));
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	699a      	ldr	r2, [r3, #24]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3318      	adds	r3, #24
 80017c8:	b2d2      	uxtb	r2, r2
 80017ca:	701a      	strb	r2, [r3, #0]
  pHeader[25]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 8) & 0xFF);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	0a1a      	lsrs	r2, r3, #8
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	3319      	adds	r3, #25
 80017d6:	b2d2      	uxtb	r2, r2
 80017d8:	701a      	strb	r2, [r3, #0]
  pHeader[26]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 16) & 0xFF);
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	699b      	ldr	r3, [r3, #24]
 80017de:	0c1a      	lsrs	r2, r3, #16
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	331a      	adds	r3, #26
 80017e4:	b2d2      	uxtb	r2, r2
 80017e6:	701a      	strb	r2, [r3, #0]
  pHeader[27]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 24) & 0xFF);
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	0e1a      	lsrs	r2, r3, #24
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	331b      	adds	r3, #27
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	701a      	strb	r2, [r3, #0]
  
  /* Write the Byte Rate -----------------------------------------------------*/
  pHeader[28]  = (uint8_t)((pWaveFormatStruct->ByteRate & 0xFF));
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	69da      	ldr	r2, [r3, #28]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	331c      	adds	r3, #28
 80017fe:	b2d2      	uxtb	r2, r2
 8001800:	701a      	strb	r2, [r3, #0]
  pHeader[29]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 8) & 0xFF);
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	69db      	ldr	r3, [r3, #28]
 8001806:	0a1a      	lsrs	r2, r3, #8
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	331d      	adds	r3, #29
 800180c:	b2d2      	uxtb	r2, r2
 800180e:	701a      	strb	r2, [r3, #0]
  pHeader[30]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 16) & 0xFF);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	69db      	ldr	r3, [r3, #28]
 8001814:	0c1a      	lsrs	r2, r3, #16
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	331e      	adds	r3, #30
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	701a      	strb	r2, [r3, #0]
  pHeader[31]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 24) & 0xFF);
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	0e1a      	lsrs	r2, r3, #24
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	331f      	adds	r3, #31
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	701a      	strb	r2, [r3, #0]
  
  /* Write the block alignment -----------------------------------------------*/
  pHeader[32]  = pWaveFormatStruct->BlockAlign;
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	8c1a      	ldrh	r2, [r3, #32]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3320      	adds	r3, #32
 8001834:	b2d2      	uxtb	r2, r2
 8001836:	701a      	strb	r2, [r3, #0]
  pHeader[33]  = 0x00;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3321      	adds	r3, #33	@ 0x21
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of bits per sample -------------------------------------*/
  pHeader[34]  = pWaveFormatStruct->BitPerSample;
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3322      	adds	r3, #34	@ 0x22
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	701a      	strb	r2, [r3, #0]
  pHeader[35]  = 0x00;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3323      	adds	r3, #35	@ 0x23
 8001850:	2200      	movs	r2, #0
 8001852:	701a      	strb	r2, [r3, #0]
  
  /* Write the Data chunk, must be 'data' ------------------------------------*/
  pHeader[36]  = 'd';
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3324      	adds	r3, #36	@ 0x24
 8001858:	2264      	movs	r2, #100	@ 0x64
 800185a:	701a      	strb	r2, [r3, #0]
  pHeader[37]  = 'a';
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3325      	adds	r3, #37	@ 0x25
 8001860:	2261      	movs	r2, #97	@ 0x61
 8001862:	701a      	strb	r2, [r3, #0]
  pHeader[38]  = 't';
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	3326      	adds	r3, #38	@ 0x26
 8001868:	2274      	movs	r2, #116	@ 0x74
 800186a:	701a      	strb	r2, [r3, #0]
  pHeader[39]  = 'a';
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3327      	adds	r3, #39	@ 0x27
 8001870:	2261      	movs	r2, #97	@ 0x61
 8001872:	701a      	strb	r2, [r3, #0]
  
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  pHeader[40]  = 0x00;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3328      	adds	r3, #40	@ 0x28
 8001878:	2200      	movs	r2, #0
 800187a:	701a      	strb	r2, [r3, #0]
  pHeader[41]  = 0x4C;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	3329      	adds	r3, #41	@ 0x29
 8001880:	224c      	movs	r2, #76	@ 0x4c
 8001882:	701a      	strb	r2, [r3, #0]
  pHeader[42]  = 0x1D;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	332a      	adds	r3, #42	@ 0x2a
 8001888:	221d      	movs	r2, #29
 800188a:	701a      	strb	r2, [r3, #0]
  pHeader[43]  = 0x00;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	332b      	adds	r3, #43	@ 0x2b
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
  
  /* Return 0 if all operations are OK */
  return 0;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
	...

080018a4 <WavProcess_HeaderUpdate>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderUpdate(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
  /* Write the file length ----------------------------------------------------*/
  /* The sampling time: this value will be be written back at the end of the 
     recording operation.  Example: 661500 Bytes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = (uint8_t)(BufferCtl.fptr);
 80018ae:	4b21      	ldr	r3, [pc, #132]	@ (8001934 <WavProcess_HeaderUpdate+0x90>)
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	3304      	adds	r3, #4
 80018b6:	b2d2      	uxtb	r2, r2
 80018b8:	701a      	strb	r2, [r3, #0]
  pHeader[5] = (uint8_t)(BufferCtl.fptr >> 8);
 80018ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001934 <WavProcess_HeaderUpdate+0x90>)
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	0a1a      	lsrs	r2, r3, #8
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	3305      	adds	r3, #5
 80018c4:	b2d2      	uxtb	r2, r2
 80018c6:	701a      	strb	r2, [r3, #0]
  pHeader[6] = (uint8_t)(BufferCtl.fptr >> 16);
 80018c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001934 <WavProcess_HeaderUpdate+0x90>)
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	0c1a      	lsrs	r2, r3, #16
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	3306      	adds	r3, #6
 80018d2:	b2d2      	uxtb	r2, r2
 80018d4:	701a      	strb	r2, [r3, #0]
  pHeader[7] = (uint8_t)(BufferCtl.fptr >> 24);
 80018d6:	4b17      	ldr	r3, [pc, #92]	@ (8001934 <WavProcess_HeaderUpdate+0x90>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	0e1a      	lsrs	r2, r3, #24
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	3307      	adds	r3, #7
 80018e0:	b2d2      	uxtb	r2, r2
 80018e2:	701a      	strb	r2, [r3, #0]
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  BufferCtl.fptr -=44;
 80018e4:	4b13      	ldr	r3, [pc, #76]	@ (8001934 <WavProcess_HeaderUpdate+0x90>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	3b2c      	subs	r3, #44	@ 0x2c
 80018ea:	4a12      	ldr	r2, [pc, #72]	@ (8001934 <WavProcess_HeaderUpdate+0x90>)
 80018ec:	6053      	str	r3, [r2, #4]
  pHeader[40] = (uint8_t)(BufferCtl.fptr); 
 80018ee:	4b11      	ldr	r3, [pc, #68]	@ (8001934 <WavProcess_HeaderUpdate+0x90>)
 80018f0:	685a      	ldr	r2, [r3, #4]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	3328      	adds	r3, #40	@ 0x28
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	701a      	strb	r2, [r3, #0]
  pHeader[41] = (uint8_t)(BufferCtl.fptr >> 8);
 80018fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <WavProcess_HeaderUpdate+0x90>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	0a1a      	lsrs	r2, r3, #8
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	3329      	adds	r3, #41	@ 0x29
 8001904:	b2d2      	uxtb	r2, r2
 8001906:	701a      	strb	r2, [r3, #0]
  pHeader[42] = (uint8_t)(BufferCtl.fptr >> 16);
 8001908:	4b0a      	ldr	r3, [pc, #40]	@ (8001934 <WavProcess_HeaderUpdate+0x90>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	0c1a      	lsrs	r2, r3, #16
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	332a      	adds	r3, #42	@ 0x2a
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	701a      	strb	r2, [r3, #0]
  pHeader[43] = (uint8_t)(BufferCtl.fptr >> 24); 
 8001916:	4b07      	ldr	r3, [pc, #28]	@ (8001934 <WavProcess_HeaderUpdate+0x90>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	0e1a      	lsrs	r2, r3, #24
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	332b      	adds	r3, #43	@ 0x2b
 8001920:	b2d2      	uxtb	r2, r2
 8001922:	701a      	strb	r2, [r3, #0]
  /* Return 0 if all operations are OK */
  return 0;
 8001924:	2300      	movs	r3, #0
}
 8001926:	4618      	mov	r0, r3
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	2000458c 	.word	0x2000458c

08001938 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af00      	add	r7, sp, #0
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	4603      	mov	r3, r0
 8001942:	81fb      	strh	r3, [r7, #14]
 8001944:	460b      	mov	r3, r1
 8001946:	81bb      	strh	r3, [r7, #12]
 8001948:	4613      	mov	r3, r2
 800194a:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8001950:	f001 f9b0 	bl	8002cb4 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8001954:	89fb      	ldrh	r3, [r7, #14]
 8001956:	b2db      	uxtb	r3, r3
 8001958:	2201      	movs	r2, #1
 800195a:	2102      	movs	r1, #2
 800195c:	4618      	mov	r0, r3
 800195e:	f000 fb01 	bl	8001f64 <CODEC_IO_Write>
 8001962:	4603      	mov	r3, r0
 8001964:	461a      	mov	r2, r3
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	4413      	add	r3, r2
 800196a:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 800196c:	89bb      	ldrh	r3, [r7, #12]
 800196e:	3b01      	subs	r3, #1
 8001970:	2b03      	cmp	r3, #3
 8001972:	d81b      	bhi.n	80019ac <cs43l22_Init+0x74>
 8001974:	a201      	add	r2, pc, #4	@ (adr r2, 800197c <cs43l22_Init+0x44>)
 8001976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800197a:	bf00      	nop
 800197c:	0800198d 	.word	0x0800198d
 8001980:	08001995 	.word	0x08001995
 8001984:	0800199d 	.word	0x0800199d
 8001988:	080019a5 	.word	0x080019a5
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 800198c:	4b5b      	ldr	r3, [pc, #364]	@ (8001afc <cs43l22_Init+0x1c4>)
 800198e:	22fa      	movs	r2, #250	@ 0xfa
 8001990:	701a      	strb	r2, [r3, #0]
    break;
 8001992:	e00f      	b.n	80019b4 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8001994:	4b59      	ldr	r3, [pc, #356]	@ (8001afc <cs43l22_Init+0x1c4>)
 8001996:	22af      	movs	r2, #175	@ 0xaf
 8001998:	701a      	strb	r2, [r3, #0]
    break;
 800199a:	e00b      	b.n	80019b4 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 800199c:	4b57      	ldr	r3, [pc, #348]	@ (8001afc <cs43l22_Init+0x1c4>)
 800199e:	22aa      	movs	r2, #170	@ 0xaa
 80019a0:	701a      	strb	r2, [r3, #0]
    break;
 80019a2:	e007      	b.n	80019b4 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80019a4:	4b55      	ldr	r3, [pc, #340]	@ (8001afc <cs43l22_Init+0x1c4>)
 80019a6:	2205      	movs	r2, #5
 80019a8:	701a      	strb	r2, [r3, #0]
    break;    
 80019aa:	e003      	b.n	80019b4 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 80019ac:	4b53      	ldr	r3, [pc, #332]	@ (8001afc <cs43l22_Init+0x1c4>)
 80019ae:	2205      	movs	r2, #5
 80019b0:	701a      	strb	r2, [r3, #0]
    break;    
 80019b2:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80019b4:	89fb      	ldrh	r3, [r7, #14]
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	4a50      	ldr	r2, [pc, #320]	@ (8001afc <cs43l22_Init+0x1c4>)
 80019ba:	7812      	ldrb	r2, [r2, #0]
 80019bc:	b2d2      	uxtb	r2, r2
 80019be:	2104      	movs	r1, #4
 80019c0:	4618      	mov	r0, r3
 80019c2:	f000 facf 	bl	8001f64 <CODEC_IO_Write>
 80019c6:	4603      	mov	r3, r0
 80019c8:	461a      	mov	r2, r3
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	4413      	add	r3, r2
 80019ce:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 80019d0:	89fb      	ldrh	r3, [r7, #14]
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	2281      	movs	r2, #129	@ 0x81
 80019d6:	2105      	movs	r1, #5
 80019d8:	4618      	mov	r0, r3
 80019da:	f000 fac3 	bl	8001f64 <CODEC_IO_Write>
 80019de:	4603      	mov	r3, r0
 80019e0:	461a      	mov	r2, r3
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	4413      	add	r3, r2
 80019e6:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 80019e8:	89fb      	ldrh	r3, [r7, #14]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	2204      	movs	r2, #4
 80019ee:	2106      	movs	r1, #6
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 fab7 	bl	8001f64 <CODEC_IO_Write>
 80019f6:	4603      	mov	r3, r0
 80019f8:	461a      	mov	r2, r3
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	4413      	add	r3, r2
 80019fe:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001a00:	7afa      	ldrb	r2, [r7, #11]
 8001a02:	89fb      	ldrh	r3, [r7, #14]
 8001a04:	4611      	mov	r1, r2
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 f964 	bl	8001cd4 <cs43l22_SetVolume>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	4413      	add	r3, r2
 8001a12:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8001a14:	89bb      	ldrh	r3, [r7, #12]
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d023      	beq.n	8001a62 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8001a1a:	89fb      	ldrh	r3, [r7, #14]
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2206      	movs	r2, #6
 8001a20:	210f      	movs	r1, #15
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 fa9e 	bl	8001f64 <CODEC_IO_Write>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	4413      	add	r3, r2
 8001a30:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8001a32:	89fb      	ldrh	r3, [r7, #14]
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	2200      	movs	r2, #0
 8001a38:	2124      	movs	r1, #36	@ 0x24
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 fa92 	bl	8001f64 <CODEC_IO_Write>
 8001a40:	4603      	mov	r3, r0
 8001a42:	461a      	mov	r2, r3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	4413      	add	r3, r2
 8001a48:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8001a4a:	89fb      	ldrh	r3, [r7, #14]
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2125      	movs	r1, #37	@ 0x25
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 fa86 	bl	8001f64 <CODEC_IO_Write>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	4413      	add	r3, r2
 8001a60:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8001a62:	89fb      	ldrh	r3, [r7, #14]
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2200      	movs	r2, #0
 8001a68:	210a      	movs	r1, #10
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f000 fa7a 	bl	8001f64 <CODEC_IO_Write>
 8001a70:	4603      	mov	r3, r0
 8001a72:	461a      	mov	r2, r3
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	4413      	add	r3, r2
 8001a78:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001a7a:	89fb      	ldrh	r3, [r7, #14]
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	2204      	movs	r2, #4
 8001a80:	210e      	movs	r1, #14
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 fa6e 	bl	8001f64 <CODEC_IO_Write>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	4413      	add	r3, r2
 8001a90:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8001a92:	89fb      	ldrh	r3, [r7, #14]
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2200      	movs	r2, #0
 8001a98:	2127      	movs	r1, #39	@ 0x27
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 fa62 	bl	8001f64 <CODEC_IO_Write>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8001aaa:	89fb      	ldrh	r3, [r7, #14]
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	220f      	movs	r2, #15
 8001ab0:	211f      	movs	r1, #31
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f000 fa56 	bl	8001f64 <CODEC_IO_Write>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	461a      	mov	r2, r3
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	4413      	add	r3, r2
 8001ac0:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8001ac2:	89fb      	ldrh	r3, [r7, #14]
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	220a      	movs	r2, #10
 8001ac8:	211a      	movs	r1, #26
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 fa4a 	bl	8001f64 <CODEC_IO_Write>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8001ada:	89fb      	ldrh	r3, [r7, #14]
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	220a      	movs	r2, #10
 8001ae0:	211b      	movs	r1, #27
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 fa3e 	bl	8001f64 <CODEC_IO_Write>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	461a      	mov	r2, r3
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	4413      	add	r3, r2
 8001af0:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8001af2:	697b      	ldr	r3, [r7, #20]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	200047f8 	.word	0x200047f8

08001b00 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001b04:	f001 f90e 	bl	8002d24 <AUDIO_IO_DeInit>
}
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8001b16:	f001 f8cd 	bl	8002cb4 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8001b1a:	88fb      	ldrh	r3, [r7, #6]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2101      	movs	r1, #1
 8001b20:	4618      	mov	r0, r3
 8001b22:	f001 f919 	bl	8002d58 <AUDIO_IO_Read>
 8001b26:	4603      	mov	r3, r0
 8001b28:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	f023 0307 	bic.w	r3, r3, #7
 8001b30:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3710      	adds	r7, #16
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	6039      	str	r1, [r7, #0]
 8001b46:	80fb      	strh	r3, [r7, #6]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001b50:	4b16      	ldr	r3, [pc, #88]	@ (8001bac <cs43l22_Play+0x70>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d123      	bne.n	8001ba0 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001b58:	88fb      	ldrh	r3, [r7, #6]
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	2206      	movs	r2, #6
 8001b5e:	210e      	movs	r1, #14
 8001b60:	4618      	mov	r0, r3
 8001b62:	f000 f9ff 	bl	8001f64 <CODEC_IO_Write>
 8001b66:	4603      	mov	r3, r0
 8001b68:	461a      	mov	r2, r3
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001b70:	88fb      	ldrh	r3, [r7, #6]
 8001b72:	2100      	movs	r1, #0
 8001b74:	4618      	mov	r0, r3
 8001b76:	f000 f919 	bl	8001dac <cs43l22_SetMute>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	4413      	add	r3, r2
 8001b80:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001b82:	88fb      	ldrh	r3, [r7, #6]
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	229e      	movs	r2, #158	@ 0x9e
 8001b88:	2102      	movs	r1, #2
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f000 f9ea 	bl	8001f64 <CODEC_IO_Write>
 8001b90:	4603      	mov	r3, r0
 8001b92:	461a      	mov	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	4413      	add	r3, r2
 8001b98:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8001b9a:	4b04      	ldr	r3, [pc, #16]	@ (8001bac <cs43l22_Play+0x70>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001ba0:	68fb      	ldr	r3, [r7, #12]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000038 	.word	0x20000038

08001bb0 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001bbe:	88fb      	ldrh	r3, [r7, #6]
 8001bc0:	2101      	movs	r1, #1
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f000 f8f2 	bl	8001dac <cs43l22_SetMute>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	4413      	add	r3, r2
 8001bce:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001bd0:	88fb      	ldrh	r3, [r7, #6]
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	2102      	movs	r1, #2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f000 f9c3 	bl	8001f64 <CODEC_IO_Write>
 8001bde:	4603      	mov	r3, r0
 8001be0:	461a      	mov	r2, r3
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	4413      	add	r3, r2
 8001be6:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001be8:	68fb      	ldr	r3, [r7, #12]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
	...

08001bf4 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001c02:	2300      	movs	r3, #0
 8001c04:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001c06:	88fb      	ldrh	r3, [r7, #6]
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 f8ce 	bl	8001dac <cs43l22_SetMute>
 8001c10:	4602      	mov	r2, r0
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4413      	add	r3, r2
 8001c16:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001c18:	2300      	movs	r3, #0
 8001c1a:	60bb      	str	r3, [r7, #8]
 8001c1c:	e002      	b.n	8001c24 <cs43l22_Resume+0x30>
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	3301      	adds	r3, #1
 8001c22:	60bb      	str	r3, [r7, #8]
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	2bfe      	cmp	r3, #254	@ 0xfe
 8001c28:	d9f9      	bls.n	8001c1e <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001c2a:	88fb      	ldrh	r3, [r7, #6]
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	4a0e      	ldr	r2, [pc, #56]	@ (8001c68 <cs43l22_Resume+0x74>)
 8001c30:	7812      	ldrb	r2, [r2, #0]
 8001c32:	b2d2      	uxtb	r2, r2
 8001c34:	2104      	movs	r1, #4
 8001c36:	4618      	mov	r0, r3
 8001c38:	f000 f994 	bl	8001f64 <CODEC_IO_Write>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	461a      	mov	r2, r3
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	4413      	add	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	229e      	movs	r2, #158	@ 0x9e
 8001c4c:	2102      	movs	r1, #2
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 f988 	bl	8001f64 <CODEC_IO_Write>
 8001c54:	4603      	mov	r3, r0
 8001c56:	461a      	mov	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3710      	adds	r7, #16
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	200047f8 	.word	0x200047f8

08001c6c <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	6039      	str	r1, [r7, #0]
 8001c76:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001c7c:	88fb      	ldrh	r3, [r7, #6]
 8001c7e:	2101      	movs	r1, #1
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 f893 	bl	8001dac <cs43l22_SetMute>
 8001c86:	4602      	mov	r2, r0
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001c8e:	88fb      	ldrh	r3, [r7, #6]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2204      	movs	r2, #4
 8001c94:	210e      	movs	r1, #14
 8001c96:	4618      	mov	r0, r3
 8001c98:	f000 f964 	bl	8001f64 <CODEC_IO_Write>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001ca6:	88fb      	ldrh	r3, [r7, #6]
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	229f      	movs	r2, #159	@ 0x9f
 8001cac:	2102      	movs	r1, #2
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f000 f958 	bl	8001f64 <CODEC_IO_Write>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4413      	add	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8001cbe:	4b04      	ldr	r3, [pc, #16]	@ (8001cd0 <cs43l22_Stop+0x64>)
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001cc4:	68fb      	ldr	r3, [r7, #12]
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000038 	.word	0x20000038

08001cd4 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	460a      	mov	r2, r1
 8001cde:	80fb      	strh	r3, [r7, #6]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001ce8:	797b      	ldrb	r3, [r7, #5]
 8001cea:	2b64      	cmp	r3, #100	@ 0x64
 8001cec:	d80b      	bhi.n	8001d06 <cs43l22_SetVolume+0x32>
 8001cee:	797a      	ldrb	r2, [r7, #5]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	021b      	lsls	r3, r3, #8
 8001cf4:	1a9b      	subs	r3, r3, r2
 8001cf6:	4a25      	ldr	r2, [pc, #148]	@ (8001d8c <cs43l22_SetVolume+0xb8>)
 8001cf8:	fb82 1203 	smull	r1, r2, r2, r3
 8001cfc:	1152      	asrs	r2, r2, #5
 8001cfe:	17db      	asrs	r3, r3, #31
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	e000      	b.n	8001d08 <cs43l22_SetVolume+0x34>
 8001d06:	23ff      	movs	r3, #255	@ 0xff
 8001d08:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001d0a:	7afb      	ldrb	r3, [r7, #11]
 8001d0c:	2be6      	cmp	r3, #230	@ 0xe6
 8001d0e:	d91c      	bls.n	8001d4a <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001d10:	88fb      	ldrh	r3, [r7, #6]
 8001d12:	b2d8      	uxtb	r0, r3
 8001d14:	7afb      	ldrb	r3, [r7, #11]
 8001d16:	3319      	adds	r3, #25
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	2120      	movs	r1, #32
 8001d1e:	f000 f921 	bl	8001f64 <CODEC_IO_Write>
 8001d22:	4603      	mov	r3, r0
 8001d24:	461a      	mov	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	4413      	add	r3, r2
 8001d2a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001d2c:	88fb      	ldrh	r3, [r7, #6]
 8001d2e:	b2d8      	uxtb	r0, r3
 8001d30:	7afb      	ldrb	r3, [r7, #11]
 8001d32:	3319      	adds	r3, #25
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	461a      	mov	r2, r3
 8001d38:	2121      	movs	r1, #33	@ 0x21
 8001d3a:	f000 f913 	bl	8001f64 <CODEC_IO_Write>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	461a      	mov	r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	4413      	add	r3, r2
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	e01b      	b.n	8001d82 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001d4a:	88fb      	ldrh	r3, [r7, #6]
 8001d4c:	b2d8      	uxtb	r0, r3
 8001d4e:	7afb      	ldrb	r3, [r7, #11]
 8001d50:	3319      	adds	r3, #25
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	461a      	mov	r2, r3
 8001d56:	2120      	movs	r1, #32
 8001d58:	f000 f904 	bl	8001f64 <CODEC_IO_Write>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	461a      	mov	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4413      	add	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001d66:	88fb      	ldrh	r3, [r7, #6]
 8001d68:	b2d8      	uxtb	r0, r3
 8001d6a:	7afb      	ldrb	r3, [r7, #11]
 8001d6c:	3319      	adds	r3, #25
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	461a      	mov	r2, r3
 8001d72:	2121      	movs	r1, #33	@ 0x21
 8001d74:	f000 f8f6 	bl	8001f64 <CODEC_IO_Write>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4413      	add	r3, r2
 8001d80:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001d82:	68fb      	ldr	r3, [r7, #12]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3710      	adds	r7, #16
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	51eb851f 	.word	0x51eb851f

08001d90 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	6039      	str	r1, [r7, #0]
 8001d9a:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
	...

08001dac <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	6039      	str	r1, [r7, #0]
 8001db6:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d124      	bne.n	8001e0c <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001dc2:	88fb      	ldrh	r3, [r7, #6]
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	22ff      	movs	r2, #255	@ 0xff
 8001dc8:	2104      	movs	r1, #4
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f000 f8ca 	bl	8001f64 <CODEC_IO_Write>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001dda:	88fb      	ldrh	r3, [r7, #6]
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2201      	movs	r2, #1
 8001de0:	2122      	movs	r1, #34	@ 0x22
 8001de2:	4618      	mov	r0, r3
 8001de4:	f000 f8be 	bl	8001f64 <CODEC_IO_Write>
 8001de8:	4603      	mov	r3, r0
 8001dea:	461a      	mov	r2, r3
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4413      	add	r3, r2
 8001df0:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8001df2:	88fb      	ldrh	r3, [r7, #6]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2201      	movs	r2, #1
 8001df8:	2123      	movs	r1, #35	@ 0x23
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 f8b2 	bl	8001f64 <CODEC_IO_Write>
 8001e00:	4603      	mov	r3, r0
 8001e02:	461a      	mov	r2, r3
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	4413      	add	r3, r2
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	e025      	b.n	8001e58 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001e0c:	88fb      	ldrh	r3, [r7, #6]
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2200      	movs	r2, #0
 8001e12:	2122      	movs	r1, #34	@ 0x22
 8001e14:	4618      	mov	r0, r3
 8001e16:	f000 f8a5 	bl	8001f64 <CODEC_IO_Write>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	4413      	add	r3, r2
 8001e22:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001e24:	88fb      	ldrh	r3, [r7, #6]
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	2200      	movs	r2, #0
 8001e2a:	2123      	movs	r1, #35	@ 0x23
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 f899 	bl	8001f64 <CODEC_IO_Write>
 8001e32:	4603      	mov	r3, r0
 8001e34:	461a      	mov	r2, r3
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	4413      	add	r3, r2
 8001e3a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	4a08      	ldr	r2, [pc, #32]	@ (8001e64 <cs43l22_SetMute+0xb8>)
 8001e42:	7812      	ldrb	r2, [r2, #0]
 8001e44:	b2d2      	uxtb	r2, r2
 8001e46:	2104      	movs	r1, #4
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f000 f88b 	bl	8001f64 <CODEC_IO_Write>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	461a      	mov	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	4413      	add	r3, r2
 8001e56:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001e58:	68fb      	ldr	r3, [r7, #12]
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	200047f8 	.word	0x200047f8

08001e68 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	460a      	mov	r2, r1
 8001e72:	80fb      	strh	r3, [r7, #6]
 8001e74:	4613      	mov	r3, r2
 8001e76:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001e7c:	797b      	ldrb	r3, [r7, #5]
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	2b03      	cmp	r3, #3
 8001e82:	d84b      	bhi.n	8001f1c <cs43l22_SetOutputMode+0xb4>
 8001e84:	a201      	add	r2, pc, #4	@ (adr r2, 8001e8c <cs43l22_SetOutputMode+0x24>)
 8001e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e8a:	bf00      	nop
 8001e8c:	08001e9d 	.word	0x08001e9d
 8001e90:	08001ebd 	.word	0x08001ebd
 8001e94:	08001edd 	.word	0x08001edd
 8001e98:	08001efd 	.word	0x08001efd
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001e9c:	88fb      	ldrh	r3, [r7, #6]
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	22fa      	movs	r2, #250	@ 0xfa
 8001ea2:	2104      	movs	r1, #4
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f000 f85d 	bl	8001f64 <CODEC_IO_Write>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	461a      	mov	r2, r3
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001eb4:	4b24      	ldr	r3, [pc, #144]	@ (8001f48 <cs43l22_SetOutputMode+0xe0>)
 8001eb6:	22fa      	movs	r2, #250	@ 0xfa
 8001eb8:	701a      	strb	r2, [r3, #0]
      break;
 8001eba:	e03f      	b.n	8001f3c <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001ebc:	88fb      	ldrh	r3, [r7, #6]
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	22af      	movs	r2, #175	@ 0xaf
 8001ec2:	2104      	movs	r1, #4
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 f84d 	bl	8001f64 <CODEC_IO_Write>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	461a      	mov	r2, r3
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001ed4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f48 <cs43l22_SetOutputMode+0xe0>)
 8001ed6:	22af      	movs	r2, #175	@ 0xaf
 8001ed8:	701a      	strb	r2, [r3, #0]
      break;
 8001eda:	e02f      	b.n	8001f3c <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001edc:	88fb      	ldrh	r3, [r7, #6]
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	22aa      	movs	r2, #170	@ 0xaa
 8001ee2:	2104      	movs	r1, #4
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f000 f83d 	bl	8001f64 <CODEC_IO_Write>
 8001eea:	4603      	mov	r3, r0
 8001eec:	461a      	mov	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8001ef4:	4b14      	ldr	r3, [pc, #80]	@ (8001f48 <cs43l22_SetOutputMode+0xe0>)
 8001ef6:	22aa      	movs	r2, #170	@ 0xaa
 8001ef8:	701a      	strb	r2, [r3, #0]
      break;
 8001efa:	e01f      	b.n	8001f3c <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001efc:	88fb      	ldrh	r3, [r7, #6]
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2205      	movs	r2, #5
 8001f02:	2104      	movs	r1, #4
 8001f04:	4618      	mov	r0, r3
 8001f06:	f000 f82d 	bl	8001f64 <CODEC_IO_Write>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	4413      	add	r3, r2
 8001f12:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001f14:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <cs43l22_SetOutputMode+0xe0>)
 8001f16:	2205      	movs	r2, #5
 8001f18:	701a      	strb	r2, [r3, #0]
      break;    
 8001f1a:	e00f      	b.n	8001f3c <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001f1c:	88fb      	ldrh	r3, [r7, #6]
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2205      	movs	r2, #5
 8001f22:	2104      	movs	r1, #4
 8001f24:	4618      	mov	r0, r3
 8001f26:	f000 f81d 	bl	8001f64 <CODEC_IO_Write>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4413      	add	r3, r2
 8001f32:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001f34:	4b04      	ldr	r3, [pc, #16]	@ (8001f48 <cs43l22_SetOutputMode+0xe0>)
 8001f36:	2205      	movs	r2, #5
 8001f38:	701a      	strb	r2, [r3, #0]
      break;
 8001f3a:	bf00      	nop
  }  
  return counter;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200047f8 	.word	0x200047f8

08001f4c <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	71fb      	strb	r3, [r7, #7]
 8001f6e:	460b      	mov	r3, r1
 8001f70:	71bb      	strb	r3, [r7, #6]
 8001f72:	4613      	mov	r3, r2
 8001f74:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001f7a:	797a      	ldrb	r2, [r7, #5]
 8001f7c:	79b9      	ldrb	r1, [r7, #6]
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f000 fed6 	bl	8002d32 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	b2db      	uxtb	r3, r3
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <LIS302DL_Init>:
  * @brief  Set LIS302DL Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS302DL_Init(uint16_t InitStruct)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b084      	sub	sp, #16
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	4603      	mov	r3, r0
 8001f9a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8001fa0:	f000 fdbe 	bl	8002b20 <ACCELERO_IO_Init>

  ctrl = (uint8_t) InitStruct;
 8001fa4:	88fb      	ldrh	r3, [r7, #6]
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 8001faa:	f107 030f 	add.w	r3, r7, #15
 8001fae:	2201      	movs	r2, #1
 8001fb0:	2120      	movs	r1, #32
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f000 fe12 	bl	8002bdc <ACCELERO_IO_Write>
}
 8001fb8:	bf00      	nop
 8001fba:	3710      	adds	r7, #16
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <LIS302DL_DeInit>:
  * @brief  LIS302DL De-Initialization.
  * @param  None
  * @retval None.
  */
void LIS302DL_DeInit(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr

08001fce <LIS302DL_ReadID>:
  * @brief  Read LIS302DL device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS302DL_ReadID(void)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8001fd8:	f000 fda2 	bl	8002b20 <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS302DL_WHO_AM_I_ADDR, 1);
 8001fdc:	1dfb      	adds	r3, r7, #7
 8001fde:	2201      	movs	r2, #1
 8001fe0:	210f      	movs	r1, #15
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f000 fe2c 	bl	8002c40 <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <LIS302DL_FilterConfig>:
  * @brief  Set LIS302DL Internal High Pass Filter configuration.
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LIS302DL_FilterConfig(uint8_t FilterStruct)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b084      	sub	sp, #16
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	71fb      	strb	r3, [r7, #7]
  uint8_t ctrl = 0x00;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002000:	f107 030f 	add.w	r3, r7, #15
 8002004:	2201      	movs	r2, #1
 8002006:	2121      	movs	r1, #33	@ 0x21
 8002008:	4618      	mov	r0, r3
 800200a:	f000 fe19 	bl	8002c40 <ACCELERO_IO_Read>

  /* Clear high pass filter cut-off level, interrupt and data selection bits */
  ctrl &= (uint8_t)~(LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER | \
 800200e:	7bfb      	ldrb	r3, [r7, #15]
 8002010:	f023 032f 	bic.w	r3, r3, #47	@ 0x2f
 8002014:	b2db      	uxtb	r3, r3
 8002016:	73fb      	strb	r3, [r7, #15]
                     LIS302DL_HIGHPASSFILTER_LEVEL_3 | \
                     LIS302DL_HIGHPASSFILTERINTERRUPT_1_2);

  ctrl |= FilterStruct;
 8002018:	7bfa      	ldrb	r2, [r7, #15]
 800201a:	79fb      	ldrb	r3, [r7, #7]
 800201c:	4313      	orrs	r3, r2
 800201e:	b2db      	uxtb	r3, r3
 8002020:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002022:	f107 030f 	add.w	r3, r7, #15
 8002026:	2201      	movs	r2, #1
 8002028:	2121      	movs	r1, #33	@ 0x21
 800202a:	4618      	mov	r0, r3
 800202c:	f000 fdd6 	bl	8002bdc <ACCELERO_IO_Write>
}
 8002030:	bf00      	nop
 8002032:	3710      	adds	r7, #16
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <LIS302DL_InterruptConfig>:
  * @param  LIS302DL_InterruptConfig_TypeDef: pointer to a LIS302DL_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS302DL Interrupt.
  * @retval None
  */
void LIS302DL_InterruptConfig(LIS302DL_InterruptConfigTypeDef *LIS302DL_IntConfigStruct)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002040:	2300      	movs	r3, #0
 8002042:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFG register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002044:	f107 030f 	add.w	r3, r7, #15
 8002048:	2201      	movs	r2, #1
 800204a:	2138      	movs	r1, #56	@ 0x38
 800204c:	4618      	mov	r0, r3
 800204e:	f000 fdf7 	bl	8002c40 <ACCELERO_IO_Read>
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	781a      	ldrb	r2, [r3, #0]
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	785b      	ldrb	r3, [r3, #1]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 800205a:	4313      	orrs	r3, r2
 800205c:	b2da      	uxtb	r2, r3
                   LIS302DL_IntConfigStruct->DoubleClick_Axes);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002062:	4313      	orrs	r3, r2
 8002064:	b2db      	uxtb	r3, r3
 8002066:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK_CFG register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002068:	f107 030f 	add.w	r3, r7, #15
 800206c:	2201      	movs	r2, #1
 800206e:	2138      	movs	r1, #56	@ 0x38
 8002070:	4618      	mov	r0, r3
 8002072:	f000 fdb3 	bl	8002bdc <ACCELERO_IO_Write>
}
 8002076:	bf00      	nop
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <LIS302DL_Click_IntConfig>:
  * @brief  Set LIS302DL Interrupt configuration
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntConfig(void)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002084:	2300      	movs	r3, #0
 8002086:	71fb      	strb	r3, [r7, #7]
  LIS302DL_InterruptConfigTypeDef   LIS302DL_InterruptStruct;
  
  ACCELERO_IO_ITConfig();
 8002088:	f000 fd78 	bl	8002b7c <ACCELERO_IO_ITConfig>
  
  /* Set configuration of Internal High Pass Filter of LIS302DL */
  LIS302DL_InterruptStruct.Latch_Request = LIS302DL_INTERRUPTREQUEST_LATCHED;
 800208c:	2340      	movs	r3, #64	@ 0x40
 800208e:	713b      	strb	r3, [r7, #4]
  LIS302DL_InterruptStruct.SingleClick_Axes = LIS302DL_CLICKINTERRUPT_Z_ENABLE;
 8002090:	2310      	movs	r3, #16
 8002092:	717b      	strb	r3, [r7, #5]
  LIS302DL_InterruptStruct.DoubleClick_Axes = LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE;
 8002094:	2320      	movs	r3, #32
 8002096:	71bb      	strb	r3, [r7, #6]
  LIS302DL_InterruptConfig(&LIS302DL_InterruptStruct);
 8002098:	1d3b      	adds	r3, r7, #4
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff ffcc 	bl	8002038 <LIS302DL_InterruptConfig>
  
  /* Configure Interrupt control register: enable Click interrupt on INT1 and
  INT2 on Z axis high event */
  ctrl = 0x3F;
 80020a0:	233f      	movs	r3, #63	@ 0x3f
 80020a2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG3_ADDR, 1);
 80020a4:	1dfb      	adds	r3, r7, #7
 80020a6:	2201      	movs	r2, #1
 80020a8:	2122      	movs	r1, #34	@ 0x22
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 fd96 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Enable Interrupt generation on click on Z axis */
  ctrl = 0x50;
 80020b0:	2350      	movs	r3, #80	@ 0x50
 80020b2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 80020b4:	1dfb      	adds	r3, r7, #7
 80020b6:	2201      	movs	r2, #1
 80020b8:	2138      	movs	r1, #56	@ 0x38
 80020ba:	4618      	mov	r0, r3
 80020bc:	f000 fd8e 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on X/Y axis (10 x 0.5g) */
  ctrl = 0xAA;
 80020c0:	23aa      	movs	r3, #170	@ 0xaa
 80020c2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSY_X_REG_ADDR, 1);
 80020c4:	1dfb      	adds	r3, r7, #7
 80020c6:	2201      	movs	r2, #1
 80020c8:	213b      	movs	r1, #59	@ 0x3b
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 fd86 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis (10 x 0.5g) */
  ctrl = 0x0A;
 80020d0:	230a      	movs	r3, #10
 80020d2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSZ_REG_ADDR, 1);
 80020d4:	1dfb      	adds	r3, r7, #7
 80020d6:	2201      	movs	r2, #1
 80020d8:	213c      	movs	r1, #60	@ 0x3c
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 fd7e 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Enable interrupt on Y axis high event */
  ctrl = 0x4C;
 80020e0:	234c      	movs	r3, #76	@ 0x4c
 80020e2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_FF_WU_CFG1_REG_ADDR, 1);
 80020e4:	1dfb      	adds	r3, r7, #7
 80020e6:	2201      	movs	r2, #1
 80020e8:	2130      	movs	r1, #48	@ 0x30
 80020ea:	4618      	mov	r0, r3
 80020ec:	f000 fd76 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Configure Time Limit */
  ctrl = 0x03;
 80020f0:	2303      	movs	r3, #3
 80020f2:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_TIMELIMIT_REG_ADDR, 1);
 80020f4:	1dfb      	adds	r3, r7, #7
 80020f6:	2201      	movs	r2, #1
 80020f8:	213d      	movs	r1, #61	@ 0x3d
 80020fa:	4618      	mov	r0, r3
 80020fc:	f000 fd6e 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Configure Latency */
  ctrl = 0x7F;
 8002100:	237f      	movs	r3, #127	@ 0x7f
 8002102:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_LATENCY_REG_ADDR, 1);
 8002104:	1dfb      	adds	r3, r7, #7
 8002106:	2201      	movs	r2, #1
 8002108:	213e      	movs	r1, #62	@ 0x3e
 800210a:	4618      	mov	r0, r3
 800210c:	f000 fd66 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Configure Click Window */
  ctrl = 0x7F;
 8002110:	237f      	movs	r3, #127	@ 0x7f
 8002112:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_WINDOW_REG_ADDR, 1);
 8002114:	1dfb      	adds	r3, r7, #7
 8002116:	2201      	movs	r2, #1
 8002118:	213f      	movs	r1, #63	@ 0x3f
 800211a:	4618      	mov	r0, r3
 800211c:	f000 fd5e 	bl	8002bdc <ACCELERO_IO_Write>
}
 8002120:	bf00      	nop
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <LIS302DL_Click_IntClear>:
  * @brief  Clear LIS302DL click Interrupt 
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntClear(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
  uint8_t buffer[6], clickreg = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	71fb      	strb	r3, [r7, #7]

  /* Read click and status registers if the available MEMS Accelerometer is LIS302DL */
  ACCELERO_IO_Read(&clickreg, LIS302DL_CLICK_SRC_REG_ADDR, 1); 
 8002132:	1dfb      	adds	r3, r7, #7
 8002134:	2201      	movs	r2, #1
 8002136:	2139      	movs	r1, #57	@ 0x39
 8002138:	4618      	mov	r0, r3
 800213a:	f000 fd81 	bl	8002c40 <ACCELERO_IO_Read>
  ACCELERO_IO_Read(buffer, LIS302DL_STATUS_REG_ADDR, 6);
 800213e:	f107 0308 	add.w	r3, r7, #8
 8002142:	2206      	movs	r2, #6
 8002144:	2127      	movs	r1, #39	@ 0x27
 8002146:	4618      	mov	r0, r3
 8002148:	f000 fd7a 	bl	8002c40 <ACCELERO_IO_Read>
}
 800214c:	bf00      	nop
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <LIS302DL_RebootCmd>:
  * @brief  Reboot memory content of LIS302DL.
  * @param  None
  * @retval None
  */
void LIS302DL_RebootCmd(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 800215a:	1dfb      	adds	r3, r7, #7
 800215c:	2201      	movs	r2, #1
 800215e:	2121      	movs	r1, #33	@ 0x21
 8002160:	4618      	mov	r0, r3
 8002162:	f000 fd6d 	bl	8002c40 <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS302DL_BOOT_REBOOTMEMORY;
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800216c:	b2db      	uxtb	r3, r3
 800216e:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002170:	1dfb      	adds	r3, r7, #7
 8002172:	2201      	movs	r2, #1
 8002174:	2121      	movs	r1, #33	@ 0x21
 8002176:	4618      	mov	r0, r3
 8002178:	f000 fd30 	bl	8002bdc <ACCELERO_IO_Write>
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <LIS302DL_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit rappresentation)
  * @param  pfData: Data out pointer
  * @retval None
  */
void LIS302DL_ReadACC(int16_t *pData)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b088      	sub	sp, #32
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  int16_t pnRawData[3];
  uint8_t sensitivity = LIS302DL_SENSITIVITY_2_3G;
 800218c:	2312      	movs	r3, #18
 800218e:	77fb      	strb	r3, [r7, #31]
  uint8_t crtl, i = 0x00;
 8002190:	2300      	movs	r3, #0
 8002192:	77bb      	strb	r3, [r7, #30]
  
  ACCELERO_IO_Read(&crtl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002194:	f107 030f 	add.w	r3, r7, #15
 8002198:	2201      	movs	r2, #1
 800219a:	2120      	movs	r1, #32
 800219c:	4618      	mov	r0, r3
 800219e:	f000 fd4f 	bl	8002c40 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)buffer, LIS302DL_OUT_X_ADDR, 6);
 80021a2:	f107 0318 	add.w	r3, r7, #24
 80021a6:	2206      	movs	r2, #6
 80021a8:	2129      	movs	r1, #41	@ 0x29
 80021aa:	4618      	mov	r0, r3
 80021ac:	f000 fd48 	bl	8002c40 <ACCELERO_IO_Read>
  
  for(i=0; i<3; i++)
 80021b0:	2300      	movs	r3, #0
 80021b2:	77bb      	strb	r3, [r7, #30]
 80021b4:	e00e      	b.n	80021d4 <LIS302DL_ReadACC+0x50>
  {
    pnRawData[i] = buffer[2*i];
 80021b6:	7fbb      	ldrb	r3, [r7, #30]
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	3320      	adds	r3, #32
 80021bc:	443b      	add	r3, r7
 80021be:	f913 2c08 	ldrsb.w	r2, [r3, #-8]
 80021c2:	7fbb      	ldrb	r3, [r7, #30]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	3320      	adds	r3, #32
 80021c8:	443b      	add	r3, r7
 80021ca:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80021ce:	7fbb      	ldrb	r3, [r7, #30]
 80021d0:	3301      	adds	r3, #1
 80021d2:	77bb      	strb	r3, [r7, #30]
 80021d4:	7fbb      	ldrb	r3, [r7, #30]
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d9ed      	bls.n	80021b6 <LIS302DL_ReadACC+0x32>
  }
  
  switch(crtl & LIS302DL_FULLSCALE_9_2) 
 80021da:	7bfb      	ldrb	r3, [r7, #15]
 80021dc:	f003 0320 	and.w	r3, r3, #32
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d002      	beq.n	80021ea <LIS302DL_ReadACC+0x66>
 80021e4:	2b20      	cmp	r3, #32
 80021e6:	d003      	beq.n	80021f0 <LIS302DL_ReadACC+0x6c>
  case LIS302DL_FULLSCALE_9_2:
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
    break;
    
  default:
    break;
 80021e8:	e005      	b.n	80021f6 <LIS302DL_ReadACC+0x72>
    sensitivity = LIS302DL_SENSITIVITY_2_3G;
 80021ea:	2312      	movs	r3, #18
 80021ec:	77fb      	strb	r3, [r7, #31]
    break;
 80021ee:	e002      	b.n	80021f6 <LIS302DL_ReadACC+0x72>
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
 80021f0:	2348      	movs	r3, #72	@ 0x48
 80021f2:	77fb      	strb	r3, [r7, #31]
    break;
 80021f4:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80021f6:	2300      	movs	r3, #0
 80021f8:	77bb      	strb	r3, [r7, #30]
 80021fa:	e014      	b.n	8002226 <LIS302DL_ReadACC+0xa2>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 80021fc:	7fbb      	ldrb	r3, [r7, #30]
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	3320      	adds	r3, #32
 8002202:	443b      	add	r3, r7
 8002204:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002208:	b29a      	uxth	r2, r3
 800220a:	7ffb      	ldrb	r3, [r7, #31]
 800220c:	b29b      	uxth	r3, r3
 800220e:	fb12 f303 	smulbb	r3, r2, r3
 8002212:	b299      	uxth	r1, r3
 8002214:	7fbb      	ldrb	r3, [r7, #30]
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	4413      	add	r3, r2
 800221c:	b20a      	sxth	r2, r1
 800221e:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002220:	7fbb      	ldrb	r3, [r7, #30]
 8002222:	3301      	adds	r3, #1
 8002224:	77bb      	strb	r3, [r7, #30]
 8002226:	7fbb      	ldrb	r3, [r7, #30]
 8002228:	2b02      	cmp	r3, #2
 800222a:	d9e7      	bls.n	80021fc <LIS302DL_ReadACC+0x78>
  }
}
 800222c:	bf00      	nop
 800222e:	bf00      	nop
 8002230:	3720      	adds	r7, #32
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <LIS3DSH_Init>:
  * @brief  Set LIS3DSH Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS3DSH_Init(uint16_t InitStruct)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b084      	sub	sp, #16
 800223a:	af00      	add	r7, sp, #0
 800223c:	4603      	mov	r3, r0
 800223e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002240:	2300      	movs	r3, #0
 8002242:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002244:	f000 fc6c 	bl	8002b20 <ACCELERO_IO_Init>

  /* Configure MEMS: power mode(ODR) and axes enable */
  ctrl = (uint8_t) (InitStruct);
 8002248:	88fb      	ldrh	r3, [r7, #6]
 800224a:	b2db      	uxtb	r3, r3
 800224c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG4 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG4_ADDR, 1);
 800224e:	f107 030f 	add.w	r3, r7, #15
 8002252:	2201      	movs	r2, #1
 8002254:	2120      	movs	r1, #32
 8002256:	4618      	mov	r0, r3
 8002258:	f000 fcc0 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Configure MEMS: full scale and self test */
  ctrl = (uint8_t) (InitStruct >> 8);
 800225c:	88fb      	ldrh	r3, [r7, #6]
 800225e:	0a1b      	lsrs	r3, r3, #8
 8002260:	b29b      	uxth	r3, r3
 8002262:	b2db      	uxtb	r3, r3
 8002264:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG5_ADDR, 1);
 8002266:	f107 030f 	add.w	r3, r7, #15
 800226a:	2201      	movs	r2, #1
 800226c:	2124      	movs	r1, #36	@ 0x24
 800226e:	4618      	mov	r0, r3
 8002270:	f000 fcb4 	bl	8002bdc <ACCELERO_IO_Write>
}
 8002274:	bf00      	nop
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <LIS3DSH_DeInit>:
  * @brief  LIS3DSH De-Initialization.
  * @param  None
  * @retval None.
  */
void LIS3DSH_DeInit(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <LIS3DSH_ReadID>:
  * @brief  Read LIS3DSH device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS3DSH_ReadID(void)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8002290:	2300      	movs	r3, #0
 8002292:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002294:	f000 fc44 	bl	8002b20 <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS3DSH_WHO_AM_I_ADDR, 1);
 8002298:	1dfb      	adds	r3, r7, #7
 800229a:	2201      	movs	r2, #1
 800229c:	210f      	movs	r1, #15
 800229e:	4618      	mov	r0, r3
 80022a0:	f000 fcce 	bl	8002c40 <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 80022a4:	79fb      	ldrb	r3, [r7, #7]
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <LIS3DSH_InterruptConfig>:
  * @param  LIS3DSH_InterruptConfig_TypeDef: pointer to a LIS3DSH_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS3DSH Interrupt.
  * @retval None
  */
void LIS3DSH_InterruptConfig(LIS3DSH_InterruptConfigTypeDef *LIS3DSH_IntConfigStruct)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b084      	sub	sp, #16
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 80022b6:	2300      	movs	r3, #0
 80022b8:	73fb      	strb	r3, [r7, #15]
  
  /* Configure Interrupt Selection , Request and Signal */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	785a      	ldrb	r2, [r3, #1]
                   LIS3DSH_IntConfigStruct->Interrupt_Request | \
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	781b      	ldrb	r3, [r3, #0]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 80022c2:	4313      	orrs	r3, r2
 80022c4:	b2da      	uxtb	r2, r3
                   LIS3DSH_IntConfigStruct->Interrupt_Signal);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 80022ca:	4313      	orrs	r3, r2
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG3_ADDR, 1);
 80022d0:	f107 030f 	add.w	r3, r7, #15
 80022d4:	2201      	movs	r2, #1
 80022d6:	2123      	movs	r1, #35	@ 0x23
 80022d8:	4618      	mov	r0, r3
 80022da:	f000 fc7f 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Configure State Machine 1 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	78da      	ldrb	r2, [r3, #3]
                   LIS3DSH_IntConfigStruct->State_Machine1_Interrupt);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	791b      	ldrb	r3, [r3, #4]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 80022e6:	4313      	orrs	r3, r2
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG1_ADDR, 1);
 80022ec:	f107 030f 	add.w	r3, r7, #15
 80022f0:	2201      	movs	r2, #1
 80022f2:	2121      	movs	r1, #33	@ 0x21
 80022f4:	4618      	mov	r0, r3
 80022f6:	f000 fc71 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	795a      	ldrb	r2, [r3, #5]
                   LIS3DSH_IntConfigStruct->State_Machine2_Interrupt);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	799b      	ldrb	r3, [r3, #6]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 8002302:	4313      	orrs	r3, r2
 8002304:	b2db      	uxtb	r3, r3
 8002306:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG2_ADDR, 1);
 8002308:	f107 030f 	add.w	r3, r7, #15
 800230c:	2201      	movs	r2, #1
 800230e:	2122      	movs	r1, #34	@ 0x22
 8002310:	4618      	mov	r0, r3
 8002312:	f000 fc63 	bl	8002bdc <ACCELERO_IO_Write>
}
 8002316:	bf00      	nop
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <LIS3DSH_Click_IntConfig>:
  * @brief  Set LIS3DSH for click detection
  * @param  None
  * @retval None
  */
void LIS3DSH_Click_IntConfig(void)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002324:	2300      	movs	r3, #0
 8002326:	71fb      	strb	r3, [r7, #7]
  LIS3DSH_InterruptConfigTypeDef   LIS3DSH_InterruptStruct; 

  ACCELERO_IO_ITConfig();
 8002328:	f000 fc28 	bl	8002b7c <ACCELERO_IO_ITConfig>

  /* Set LIS3DSH Interrupt configuration */
  LIS3DSH_InterruptStruct.Interrupt_Selection_Enable = LIS3DSH_INTERRUPT_2_ENABLE;
 800232c:	2300      	movs	r3, #0
 800232e:	707b      	strb	r3, [r7, #1]
  LIS3DSH_InterruptStruct.Interrupt_Request = LIS3DSH_INTERRUPT_REQUEST_LATCHED;
 8002330:	2300      	movs	r3, #0
 8002332:	703b      	strb	r3, [r7, #0]
  LIS3DSH_InterruptStruct.Interrupt_Signal = LIS3DSH_INTERRUPT_SIGNAL_HIGH;
 8002334:	2340      	movs	r3, #64	@ 0x40
 8002336:	70bb      	strb	r3, [r7, #2]
  LIS3DSH_InterruptStruct.State_Machine1_Enable = LIS3DSH_SM_DISABLE;
 8002338:	2300      	movs	r3, #0
 800233a:	70fb      	strb	r3, [r7, #3]
  LIS3DSH_InterruptStruct.State_Machine2_Enable = LIS3DSH_SM_ENABLE;
 800233c:	2301      	movs	r3, #1
 800233e:	717b      	strb	r3, [r7, #5]
  LIS3DSH_InterruptStruct.State_Machine2_Interrupt = LIS3DSH_SM_INT1;
 8002340:	2300      	movs	r3, #0
 8002342:	71bb      	strb	r3, [r7, #6]
  LIS3DSH_InterruptConfig(&LIS3DSH_InterruptStruct);
 8002344:	463b      	mov	r3, r7
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff ffb1 	bl	80022ae <LIS3DSH_InterruptConfig>
    
  /* Set LIS3DSH State Machines configuration */
  ctrl=0x03; 
 800234c:	2303      	movs	r3, #3
 800234e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM2_1_L_ADDR,1);
 8002350:	1dfb      	adds	r3, r7, #7
 8002352:	2201      	movs	r2, #1
 8002354:	2152      	movs	r1, #82	@ 0x52
 8002356:	4618      	mov	r0, r3
 8002358:	f000 fc40 	bl	8002bdc <ACCELERO_IO_Write>
  ctrl=0xC8; 
 800235c:	23c8      	movs	r3, #200	@ 0xc8
 800235e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM1_1_L_ADDR,1);
 8002360:	1dfb      	adds	r3, r7, #7
 8002362:	2201      	movs	r2, #1
 8002364:	2154      	movs	r1, #84	@ 0x54
 8002366:	4618      	mov	r0, r3
 8002368:	f000 fc38 	bl	8002bdc <ACCELERO_IO_Write>
  ctrl=0x45; 
 800236c:	2345      	movs	r3, #69	@ 0x45
 800236e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_THRS2_1_ADDR,1);
 8002370:	1dfb      	adds	r3, r7, #7
 8002372:	2201      	movs	r2, #1
 8002374:	2156      	movs	r1, #86	@ 0x56
 8002376:	4618      	mov	r0, r3
 8002378:	f000 fc30 	bl	8002bdc <ACCELERO_IO_Write>
  ctrl=0xFC; 
 800237c:	23fc      	movs	r3, #252	@ 0xfc
 800237e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_MASK1_A_ADDR,1);
 8002380:	1dfb      	adds	r3, r7, #7
 8002382:	2201      	movs	r2, #1
 8002384:	215a      	movs	r1, #90	@ 0x5a
 8002386:	4618      	mov	r0, r3
 8002388:	f000 fc28 	bl	8002bdc <ACCELERO_IO_Write>
  ctrl=0xA1; 
 800238c:	23a1      	movs	r3, #161	@ 0xa1
 800238e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT1_ADDR,1);
 8002390:	1dfb      	adds	r3, r7, #7
 8002392:	2201      	movs	r2, #1
 8002394:	215b      	movs	r1, #91	@ 0x5b
 8002396:	4618      	mov	r0, r3
 8002398:	f000 fc20 	bl	8002bdc <ACCELERO_IO_Write>
  ctrl=0x01; 
 800239c:	2301      	movs	r3, #1
 800239e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_PR1_ADDR,1);
 80023a0:	1dfb      	adds	r3, r7, #7
 80023a2:	2201      	movs	r2, #1
 80023a4:	215c      	movs	r1, #92	@ 0x5c
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 fc18 	bl	8002bdc <ACCELERO_IO_Write>

  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT2_ADDR,1);
 80023ac:	1dfb      	adds	r3, r7, #7
 80023ae:	2201      	movs	r2, #1
 80023b0:	217b      	movs	r1, #123	@ 0x7b
 80023b2:	4618      	mov	r0, r3
 80023b4:	f000 fc12 	bl	8002bdc <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 to detect single click */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_1_ADDR,1);
 80023b8:	1dfb      	adds	r3, r7, #7
 80023ba:	2201      	movs	r2, #1
 80023bc:	2160      	movs	r1, #96	@ 0x60
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 fc0c 	bl	8002bdc <ACCELERO_IO_Write>
  ctrl=0x06; 
 80023c4:	2306      	movs	r3, #6
 80023c6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_2_ADDR,1);
 80023c8:	1dfb      	adds	r3, r7, #7
 80023ca:	2201      	movs	r2, #1
 80023cc:	2161      	movs	r1, #97	@ 0x61
 80023ce:	4618      	mov	r0, r3
 80023d0:	f000 fc04 	bl	8002bdc <ACCELERO_IO_Write>
  ctrl=0x28; 
 80023d4:	2328      	movs	r3, #40	@ 0x28
 80023d6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_3_ADDR,1);
 80023d8:	1dfb      	adds	r3, r7, #7
 80023da:	2201      	movs	r2, #1
 80023dc:	2162      	movs	r1, #98	@ 0x62
 80023de:	4618      	mov	r0, r3
 80023e0:	f000 fbfc 	bl	8002bdc <ACCELERO_IO_Write>
  ctrl=0x11; 
 80023e4:	2311      	movs	r3, #17
 80023e6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_4_ADDR,1);
 80023e8:	1dfb      	adds	r3, r7, #7
 80023ea:	2201      	movs	r2, #1
 80023ec:	2163      	movs	r1, #99	@ 0x63
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 fbf4 	bl	8002bdc <ACCELERO_IO_Write>
}
 80023f4:	bf00      	nop
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <LIS3DSH_RebootCmd>:
  * @brief  Reboot memory content of LIS3DSH.
  * @param  None
  * @retval None
  */
void LIS3DSH_RebootCmd(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG6 register */
  ACCELERO_IO_Read(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8002402:	1dfb      	adds	r3, r7, #7
 8002404:	2201      	movs	r2, #1
 8002406:	2125      	movs	r1, #37	@ 0x25
 8002408:	4618      	mov	r0, r3
 800240a:	f000 fc19 	bl	8002c40 <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS3DSH_BOOT_FORCED;
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002414:	b2db      	uxtb	r3, r3
 8002416:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG6 register */
  ACCELERO_IO_Write(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8002418:	1dfb      	adds	r3, r7, #7
 800241a:	2201      	movs	r2, #1
 800241c:	2125      	movs	r1, #37	@ 0x25
 800241e:	4618      	mov	r0, r3
 8002420:	f000 fbdc 	bl	8002bdc <ACCELERO_IO_Write>
}
 8002424:	bf00      	nop
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <LIS3DSH_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit representation).
  * @param  pointer on floating buffer.
  * @retval None
  */
void LIS3DSH_ReadACC(int16_t *pData)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b088      	sub	sp, #32
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  uint8_t crtl, i = 0x00;
 8002434:	2300      	movs	r3, #0
 8002436:	77fb      	strb	r3, [r7, #31]
  float sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8002438:	4b64      	ldr	r3, [pc, #400]	@ (80025cc <LIS3DSH_ReadACC+0x1a0>)
 800243a:	61bb      	str	r3, [r7, #24]
  float valueinfloat = 0;
 800243c:	f04f 0300 	mov.w	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
  
  ACCELERO_IO_Read(&crtl, LIS3DSH_CTRL_REG5_ADDR, 1);  
 8002442:	f107 030b 	add.w	r3, r7, #11
 8002446:	2201      	movs	r2, #1
 8002448:	2124      	movs	r1, #36	@ 0x24
 800244a:	4618      	mov	r0, r3
 800244c:	f000 fbf8 	bl	8002c40 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[0], LIS3DSH_OUT_X_L_ADDR, 1);
 8002450:	f107 030c 	add.w	r3, r7, #12
 8002454:	2201      	movs	r2, #1
 8002456:	2128      	movs	r1, #40	@ 0x28
 8002458:	4618      	mov	r0, r3
 800245a:	f000 fbf1 	bl	8002c40 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[1], LIS3DSH_OUT_X_H_ADDR, 1);
 800245e:	f107 030c 	add.w	r3, r7, #12
 8002462:	3301      	adds	r3, #1
 8002464:	2201      	movs	r2, #1
 8002466:	2129      	movs	r1, #41	@ 0x29
 8002468:	4618      	mov	r0, r3
 800246a:	f000 fbe9 	bl	8002c40 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[2], LIS3DSH_OUT_Y_L_ADDR, 1);
 800246e:	f107 030c 	add.w	r3, r7, #12
 8002472:	3302      	adds	r3, #2
 8002474:	2201      	movs	r2, #1
 8002476:	212a      	movs	r1, #42	@ 0x2a
 8002478:	4618      	mov	r0, r3
 800247a:	f000 fbe1 	bl	8002c40 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[3], LIS3DSH_OUT_Y_H_ADDR, 1);
 800247e:	f107 030c 	add.w	r3, r7, #12
 8002482:	3303      	adds	r3, #3
 8002484:	2201      	movs	r2, #1
 8002486:	212b      	movs	r1, #43	@ 0x2b
 8002488:	4618      	mov	r0, r3
 800248a:	f000 fbd9 	bl	8002c40 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[4], LIS3DSH_OUT_Z_L_ADDR, 1);
 800248e:	f107 030c 	add.w	r3, r7, #12
 8002492:	3304      	adds	r3, #4
 8002494:	2201      	movs	r2, #1
 8002496:	212c      	movs	r1, #44	@ 0x2c
 8002498:	4618      	mov	r0, r3
 800249a:	f000 fbd1 	bl	8002c40 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[5], LIS3DSH_OUT_Z_H_ADDR, 1);
 800249e:	f107 030c 	add.w	r3, r7, #12
 80024a2:	3305      	adds	r3, #5
 80024a4:	2201      	movs	r2, #1
 80024a6:	212d      	movs	r1, #45	@ 0x2d
 80024a8:	4618      	mov	r0, r3
 80024aa:	f000 fbc9 	bl	8002c40 <ACCELERO_IO_Read>
  
  switch(crtl & LIS3DSH__FULLSCALE_SELECTION) 
 80024ae:	7afb      	ldrb	r3, [r7, #11]
 80024b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024b4:	2b20      	cmp	r3, #32
 80024b6:	d854      	bhi.n	8002562 <LIS3DSH_ReadACC+0x136>
 80024b8:	a201      	add	r2, pc, #4	@ (adr r2, 80024c0 <LIS3DSH_ReadACC+0x94>)
 80024ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024be:	bf00      	nop
 80024c0:	08002545 	.word	0x08002545
 80024c4:	08002563 	.word	0x08002563
 80024c8:	08002563 	.word	0x08002563
 80024cc:	08002563 	.word	0x08002563
 80024d0:	08002563 	.word	0x08002563
 80024d4:	08002563 	.word	0x08002563
 80024d8:	08002563 	.word	0x08002563
 80024dc:	08002563 	.word	0x08002563
 80024e0:	0800254b 	.word	0x0800254b
 80024e4:	08002563 	.word	0x08002563
 80024e8:	08002563 	.word	0x08002563
 80024ec:	08002563 	.word	0x08002563
 80024f0:	08002563 	.word	0x08002563
 80024f4:	08002563 	.word	0x08002563
 80024f8:	08002563 	.word	0x08002563
 80024fc:	08002563 	.word	0x08002563
 8002500:	08002551 	.word	0x08002551
 8002504:	08002563 	.word	0x08002563
 8002508:	08002563 	.word	0x08002563
 800250c:	08002563 	.word	0x08002563
 8002510:	08002563 	.word	0x08002563
 8002514:	08002563 	.word	0x08002563
 8002518:	08002563 	.word	0x08002563
 800251c:	08002563 	.word	0x08002563
 8002520:	08002557 	.word	0x08002557
 8002524:	08002563 	.word	0x08002563
 8002528:	08002563 	.word	0x08002563
 800252c:	08002563 	.word	0x08002563
 8002530:	08002563 	.word	0x08002563
 8002534:	08002563 	.word	0x08002563
 8002538:	08002563 	.word	0x08002563
 800253c:	08002563 	.word	0x08002563
 8002540:	0800255d 	.word	0x0800255d
  {
    /* FS bit = 000 ==> Sensitivity typical value = 0.06milligals/digit */ 
  case LIS3DSH_FULLSCALE_2:
    sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8002544:	4b21      	ldr	r3, [pc, #132]	@ (80025cc <LIS3DSH_ReadACC+0x1a0>)
 8002546:	61bb      	str	r3, [r7, #24]
    break;
 8002548:	e00c      	b.n	8002564 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 001 ==> Sensitivity typical value = 0.12milligals/digit */ 
  case LIS3DSH_FULLSCALE_4:
    sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 800254a:	4b21      	ldr	r3, [pc, #132]	@ (80025d0 <LIS3DSH_ReadACC+0x1a4>)
 800254c:	61bb      	str	r3, [r7, #24]
    break;
 800254e:	e009      	b.n	8002564 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 010 ==> Sensitivity typical value = 0.18milligals/digit */ 
  case LIS3DSH_FULLSCALE_6:
    sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8002550:	4b20      	ldr	r3, [pc, #128]	@ (80025d4 <LIS3DSH_ReadACC+0x1a8>)
 8002552:	61bb      	str	r3, [r7, #24]
    break;
 8002554:	e006      	b.n	8002564 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 011 ==> Sensitivity typical value = 0.24milligals/digit */ 
  case LIS3DSH_FULLSCALE_8:
    sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 8002556:	4b20      	ldr	r3, [pc, #128]	@ (80025d8 <LIS3DSH_ReadACC+0x1ac>)
 8002558:	61bb      	str	r3, [r7, #24]
    break;
 800255a:	e003      	b.n	8002564 <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 100 ==> Sensitivity typical value = 0.73milligals/digit */ 
  case LIS3DSH_FULLSCALE_16:
    sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 800255c:	4b1f      	ldr	r3, [pc, #124]	@ (80025dc <LIS3DSH_ReadACC+0x1b0>)
 800255e:	61bb      	str	r3, [r7, #24]
    break;
 8002560:	e000      	b.n	8002564 <LIS3DSH_ReadACC+0x138>
    
  default:
    break;
 8002562:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002564:	2300      	movs	r3, #0
 8002566:	77fb      	strb	r3, [r7, #31]
 8002568:	e027      	b.n	80025ba <LIS3DSH_ReadACC+0x18e>
  {
    valueinfloat = ((buffer[2*i+1] << 8) + buffer[2*i]) * sensitivity;
 800256a:	7ffb      	ldrb	r3, [r7, #31]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	3301      	adds	r3, #1
 8002570:	3320      	adds	r3, #32
 8002572:	443b      	add	r3, r7
 8002574:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8002578:	021b      	lsls	r3, r3, #8
 800257a:	7ffa      	ldrb	r2, [r7, #31]
 800257c:	0052      	lsls	r2, r2, #1
 800257e:	3220      	adds	r2, #32
 8002580:	443a      	add	r2, r7
 8002582:	f912 2c14 	ldrsb.w	r2, [r2, #-20]
 8002586:	4413      	add	r3, r2
 8002588:	ee07 3a90 	vmov	s15, r3
 800258c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002590:	ed97 7a06 	vldr	s14, [r7, #24]
 8002594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002598:	edc7 7a05 	vstr	s15, [r7, #20]
    pData[i] = (int16_t)valueinfloat;
 800259c:	7ffb      	ldrb	r3, [r7, #31]
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	4413      	add	r3, r2
 80025a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80025a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025ac:	ee17 2a90 	vmov	r2, s15
 80025b0:	b212      	sxth	r2, r2
 80025b2:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80025b4:	7ffb      	ldrb	r3, [r7, #31]
 80025b6:	3301      	adds	r3, #1
 80025b8:	77fb      	strb	r3, [r7, #31]
 80025ba:	7ffb      	ldrb	r3, [r7, #31]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d9d4      	bls.n	800256a <LIS3DSH_ReadACC+0x13e>
  }
}
 80025c0:	bf00      	nop
 80025c2:	bf00      	nop
 80025c4:	3720      	adds	r7, #32
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	3d75c28f 	.word	0x3d75c28f
 80025d0:	3df5c28f 	.word	0x3df5c28f
 80025d4:	3e3851ec 	.word	0x3e3851ec
 80025d8:	3e75c28f 	.word	0x3e75c28f
 80025dc:	3f3ae148 	.word	0x3f3ae148

080025e0 <BSP_LED_Init>:
  *     @arg LED3
  *     @arg LED5
  *     @arg LED6
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08c      	sub	sp, #48	@ 0x30
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	4603      	mov	r3, r0
 80025e8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10e      	bne.n	800260e <BSP_LED_Init+0x2e>
 80025f0:	2300      	movs	r3, #0
 80025f2:	61bb      	str	r3, [r7, #24]
 80025f4:	4b33      	ldr	r3, [pc, #204]	@ (80026c4 <BSP_LED_Init+0xe4>)
 80025f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f8:	4a32      	ldr	r2, [pc, #200]	@ (80026c4 <BSP_LED_Init+0xe4>)
 80025fa:	f043 0308 	orr.w	r3, r3, #8
 80025fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002600:	4b30      	ldr	r3, [pc, #192]	@ (80026c4 <BSP_LED_Init+0xe4>)
 8002602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002604:	f003 0308 	and.w	r3, r3, #8
 8002608:	61bb      	str	r3, [r7, #24]
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	e034      	b.n	8002678 <BSP_LED_Init+0x98>
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d10e      	bne.n	8002632 <BSP_LED_Init+0x52>
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	4b2a      	ldr	r3, [pc, #168]	@ (80026c4 <BSP_LED_Init+0xe4>)
 800261a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261c:	4a29      	ldr	r2, [pc, #164]	@ (80026c4 <BSP_LED_Init+0xe4>)
 800261e:	f043 0308 	orr.w	r3, r3, #8
 8002622:	6313      	str	r3, [r2, #48]	@ 0x30
 8002624:	4b27      	ldr	r3, [pc, #156]	@ (80026c4 <BSP_LED_Init+0xe4>)
 8002626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002628:	f003 0308 	and.w	r3, r3, #8
 800262c:	617b      	str	r3, [r7, #20]
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	e022      	b.n	8002678 <BSP_LED_Init+0x98>
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	2b02      	cmp	r3, #2
 8002636:	d10e      	bne.n	8002656 <BSP_LED_Init+0x76>
 8002638:	2300      	movs	r3, #0
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	4b21      	ldr	r3, [pc, #132]	@ (80026c4 <BSP_LED_Init+0xe4>)
 800263e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002640:	4a20      	ldr	r2, [pc, #128]	@ (80026c4 <BSP_LED_Init+0xe4>)
 8002642:	f043 0308 	orr.w	r3, r3, #8
 8002646:	6313      	str	r3, [r2, #48]	@ 0x30
 8002648:	4b1e      	ldr	r3, [pc, #120]	@ (80026c4 <BSP_LED_Init+0xe4>)
 800264a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	613b      	str	r3, [r7, #16]
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	e010      	b.n	8002678 <BSP_LED_Init+0x98>
 8002656:	79fb      	ldrb	r3, [r7, #7]
 8002658:	2b03      	cmp	r3, #3
 800265a:	d10d      	bne.n	8002678 <BSP_LED_Init+0x98>
 800265c:	2300      	movs	r3, #0
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	4b18      	ldr	r3, [pc, #96]	@ (80026c4 <BSP_LED_Init+0xe4>)
 8002662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002664:	4a17      	ldr	r2, [pc, #92]	@ (80026c4 <BSP_LED_Init+0xe4>)
 8002666:	f043 0308 	orr.w	r3, r3, #8
 800266a:	6313      	str	r3, [r2, #48]	@ 0x30
 800266c:	4b15      	ldr	r3, [pc, #84]	@ (80026c4 <BSP_LED_Init+0xe4>)
 800266e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002670:	f003 0308 	and.w	r3, r3, #8
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	4a13      	ldr	r2, [pc, #76]	@ (80026c8 <BSP_LED_Init+0xe8>)
 800267c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002680:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002682:	2301      	movs	r3, #1
 8002684:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002686:	2301      	movs	r3, #1
 8002688:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800268a:	2302      	movs	r3, #2
 800268c:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	4a0e      	ldr	r2, [pc, #56]	@ (80026cc <BSP_LED_Init+0xec>)
 8002692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002696:	f107 021c 	add.w	r2, r7, #28
 800269a:	4611      	mov	r1, r2
 800269c:	4618      	mov	r0, r3
 800269e:	f001 ff5d 	bl	800455c <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	4a09      	ldr	r2, [pc, #36]	@ (80026cc <BSP_LED_Init+0xec>)
 80026a6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	4a06      	ldr	r2, [pc, #24]	@ (80026c8 <BSP_LED_Init+0xe8>)
 80026ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026b2:	2200      	movs	r2, #0
 80026b4:	4619      	mov	r1, r3
 80026b6:	f002 f8ed 	bl	8004894 <HAL_GPIO_WritePin>
}
 80026ba:	bf00      	nop
 80026bc:	3730      	adds	r7, #48	@ 0x30
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40023800 	.word	0x40023800
 80026c8:	08015874 	.word	0x08015874
 80026cc:	200000a4 	.word	0x200000a4

080026d0 <BSP_LED_On>:
  *     @arg LED3
  *     @arg LED5
  *     @arg LED6  
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	4a07      	ldr	r2, [pc, #28]	@ (80026fc <BSP_LED_On+0x2c>)
 80026de:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	4a06      	ldr	r2, [pc, #24]	@ (8002700 <BSP_LED_On+0x30>)
 80026e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026ea:	2201      	movs	r2, #1
 80026ec:	4619      	mov	r1, r3
 80026ee:	f002 f8d1 	bl	8004894 <HAL_GPIO_WritePin>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	200000a4 	.word	0x200000a4
 8002700:	08015874 	.word	0x08015874

08002704 <BSP_LED_Off>:
  *     @arg LED3
  *     @arg LED5
  *     @arg LED6 
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	4a07      	ldr	r2, [pc, #28]	@ (8002730 <BSP_LED_Off+0x2c>)
 8002712:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	4a06      	ldr	r2, [pc, #24]	@ (8002734 <BSP_LED_Off+0x30>)
 800271a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800271e:	2200      	movs	r2, #0
 8002720:	4619      	mov	r1, r3
 8002722:	f002 f8b7 	bl	8004894 <HAL_GPIO_WritePin>
}
 8002726:	bf00      	nop
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	200000a4 	.word	0x200000a4
 8002734:	08015874 	.word	0x08015874

08002738 <BSP_LED_Toggle>:
  *     @arg LED3
  *     @arg LED5
  *     @arg LED6  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8002742:	79fb      	ldrb	r3, [r7, #7]
 8002744:	4a07      	ldr	r2, [pc, #28]	@ (8002764 <BSP_LED_Toggle+0x2c>)
 8002746:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800274a:	79fb      	ldrb	r3, [r7, #7]
 800274c:	4906      	ldr	r1, [pc, #24]	@ (8002768 <BSP_LED_Toggle+0x30>)
 800274e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002752:	4619      	mov	r1, r3
 8002754:	4610      	mov	r0, r2
 8002756:	f002 f8b6 	bl	80048c6 <HAL_GPIO_TogglePin>
}
 800275a:	bf00      	nop
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	200000a4 	.word	0x200000a4
 8002768:	08015874 	.word	0x08015874

0800276c <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef Mode)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	460a      	mov	r2, r1
 8002776:	71fb      	strb	r3, [r7, #7]
 8002778:	4613      	mov	r3, r2
 800277a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 800277c:	79fb      	ldrb	r3, [r7, #7]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d10d      	bne.n	800279e <BSP_PB_Init+0x32>
 8002782:	2300      	movs	r3, #0
 8002784:	60bb      	str	r3, [r7, #8]
 8002786:	4b23      	ldr	r3, [pc, #140]	@ (8002814 <BSP_PB_Init+0xa8>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278a:	4a22      	ldr	r2, [pc, #136]	@ (8002814 <BSP_PB_Init+0xa8>)
 800278c:	f043 0301 	orr.w	r3, r3, #1
 8002790:	6313      	str	r3, [r2, #48]	@ 0x30
 8002792:	4b20      	ldr	r3, [pc, #128]	@ (8002814 <BSP_PB_Init+0xa8>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	60bb      	str	r3, [r7, #8]
 800279c:	68bb      	ldr	r3, [r7, #8]
  
  if (Mode == BUTTON_MODE_GPIO)
 800279e:	79bb      	ldrb	r3, [r7, #6]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d111      	bne.n	80027c8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80027a4:	2301      	movs	r3, #1
 80027a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027a8:	2300      	movs	r3, #0
 80027aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80027b0:	2302      	movs	r3, #2
 80027b2:	61bb      	str	r3, [r7, #24]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80027b4:	79fb      	ldrb	r3, [r7, #7]
 80027b6:	4a18      	ldr	r2, [pc, #96]	@ (8002818 <BSP_PB_Init+0xac>)
 80027b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027bc:	f107 020c 	add.w	r2, r7, #12
 80027c0:	4611      	mov	r1, r2
 80027c2:	4618      	mov	r0, r3
 80027c4:	f001 feca 	bl	800455c <HAL_GPIO_Init>
  }
  
  if (Mode == BUTTON_MODE_EXTI)
 80027c8:	79bb      	ldrb	r3, [r7, #6]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d11e      	bne.n	800280c <BSP_PB_Init+0xa0>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80027ce:	2301      	movs	r3, #1
 80027d0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d2:	2300      	movs	r3, #0
 80027d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80027d6:	2302      	movs	r3, #2
 80027d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 80027da:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80027de:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	4a0d      	ldr	r2, [pc, #52]	@ (8002818 <BSP_PB_Init+0xac>)
 80027e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e8:	f107 020c 	add.w	r2, r7, #12
 80027ec:	4611      	mov	r1, r2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f001 feb4 	bl	800455c <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0);
 80027f4:	2306      	movs	r3, #6
 80027f6:	b25b      	sxtb	r3, r3
 80027f8:	2200      	movs	r2, #0
 80027fa:	210f      	movs	r1, #15
 80027fc:	4618      	mov	r0, r3
 80027fe:	f001 fa38 	bl	8003c72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8002802:	2306      	movs	r3, #6
 8002804:	b25b      	sxtb	r3, r3
 8002806:	4618      	mov	r0, r3
 8002808:	f001 fa4f 	bl	8003caa <HAL_NVIC_EnableIRQ>
  }
}
 800280c:	bf00      	nop
 800280e:	3720      	adds	r7, #32
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40023800 	.word	0x40023800
 8002818:	200000b4 	.word	0x200000b4

0800281c <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002820:	4819      	ldr	r0, [pc, #100]	@ (8002888 <SPIx_Init+0x6c>)
 8002822:	f007 fcb9 	bl	800a198 <HAL_SPI_GetState>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d12a      	bne.n	8002882 <SPIx_Init+0x66>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 800282c:	4b16      	ldr	r3, [pc, #88]	@ (8002888 <SPIx_Init+0x6c>)
 800282e:	4a17      	ldr	r2, [pc, #92]	@ (800288c <SPIx_Init+0x70>)
 8002830:	601a      	str	r2, [r3, #0]
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002832:	4b15      	ldr	r3, [pc, #84]	@ (8002888 <SPIx_Init+0x6c>)
 8002834:	2218      	movs	r2, #24
 8002836:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 8002838:	4b13      	ldr	r3, [pc, #76]	@ (8002888 <SPIx_Init+0x6c>)
 800283a:	2200      	movs	r2, #0
 800283c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800283e:	4b12      	ldr	r3, [pc, #72]	@ (8002888 <SPIx_Init+0x6c>)
 8002840:	2200      	movs	r2, #0
 8002842:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002844:	4b10      	ldr	r3, [pc, #64]	@ (8002888 <SPIx_Init+0x6c>)
 8002846:	2200      	movs	r2, #0
 8002848:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800284a:	4b0f      	ldr	r3, [pc, #60]	@ (8002888 <SPIx_Init+0x6c>)
 800284c:	2200      	movs	r2, #0
 800284e:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 8002850:	4b0d      	ldr	r3, [pc, #52]	@ (8002888 <SPIx_Init+0x6c>)
 8002852:	2207      	movs	r2, #7
 8002854:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8002856:	4b0c      	ldr	r3, [pc, #48]	@ (8002888 <SPIx_Init+0x6c>)
 8002858:	2200      	movs	r2, #0
 800285a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800285c:	4b0a      	ldr	r3, [pc, #40]	@ (8002888 <SPIx_Init+0x6c>)
 800285e:	2200      	movs	r2, #0
 8002860:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8002862:	4b09      	ldr	r3, [pc, #36]	@ (8002888 <SPIx_Init+0x6c>)
 8002864:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002868:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 800286a:	4b07      	ldr	r3, [pc, #28]	@ (8002888 <SPIx_Init+0x6c>)
 800286c:	2200      	movs	r2, #0
 800286e:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8002870:	4b05      	ldr	r3, [pc, #20]	@ (8002888 <SPIx_Init+0x6c>)
 8002872:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002876:	605a      	str	r2, [r3, #4]

    SPIx_MspInit();
 8002878:	f000 f836 	bl	80028e8 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800287c:	4802      	ldr	r0, [pc, #8]	@ (8002888 <SPIx_Init+0x6c>)
 800287e:	f007 f973 	bl	8009b68 <HAL_SPI_Init>
  }
}
 8002882:	bf00      	nop
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	200047fc 	.word	0x200047fc
 800288c:	40013000 	.word	0x40013000

08002890 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte: Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af02      	add	r7, sp, #8
 8002896:	4603      	mov	r3, r0
 8002898:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte = 0;
 800289a:	2300      	movs	r3, #0
 800289c:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 800289e:	4b0a      	ldr	r3, [pc, #40]	@ (80028c8 <SPIx_WriteRead+0x38>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f107 020f 	add.w	r2, r7, #15
 80028a6:	1df9      	adds	r1, r7, #7
 80028a8:	9300      	str	r3, [sp, #0]
 80028aa:	2301      	movs	r3, #1
 80028ac:	4807      	ldr	r0, [pc, #28]	@ (80028cc <SPIx_WriteRead+0x3c>)
 80028ae:	f007 fa28 	bl	8009d02 <HAL_SPI_TransmitReceive>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 80028b8:	f000 f80a 	bl	80028d0 <SPIx_Error>
  }
  
  return receivedbyte;
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3710      	adds	r7, #16
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	200000bc 	.word	0x200000bc
 80028cc:	200047fc 	.word	0x200047fc

080028d0 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication bus */
  HAL_SPI_DeInit(&SpiHandle);
 80028d4:	4803      	ldr	r0, [pc, #12]	@ (80028e4 <SPIx_Error+0x14>)
 80028d6:	f007 f9d8 	bl	8009c8a <HAL_SPI_DeInit>
  
  /* Re-Initialize the SPI communication bus */
  SPIx_Init();
 80028da:	f7ff ff9f 	bl	800281c <SPIx_Init>
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	200047fc 	.word	0x200047fc

080028e8 <SPIx_MspInit>:

/**
  * @brief  SPI MSP Init.
  */
static void SPIx_MspInit(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable the SPI peripheral */
  DISCOVERY_SPIx_CLK_ENABLE();
 80028ee:	2300      	movs	r3, #0
 80028f0:	60bb      	str	r3, [r7, #8]
 80028f2:	4b17      	ldr	r3, [pc, #92]	@ (8002950 <SPIx_MspInit+0x68>)
 80028f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f6:	4a16      	ldr	r2, [pc, #88]	@ (8002950 <SPIx_MspInit+0x68>)
 80028f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80028fe:	4b14      	ldr	r3, [pc, #80]	@ (8002950 <SPIx_MspInit+0x68>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002902:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002906:	60bb      	str	r3, [r7, #8]
 8002908:	68bb      	ldr	r3, [r7, #8]
  
  /* Enable SCK, MOSI and MISO GPIO clocks */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	607b      	str	r3, [r7, #4]
 800290e:	4b10      	ldr	r3, [pc, #64]	@ (8002950 <SPIx_MspInit+0x68>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	4a0f      	ldr	r2, [pc, #60]	@ (8002950 <SPIx_MspInit+0x68>)
 8002914:	f043 0301 	orr.w	r3, r3, #1
 8002918:	6313      	str	r3, [r2, #48]	@ 0x30
 800291a:	4b0d      	ldr	r3, [pc, #52]	@ (8002950 <SPIx_MspInit+0x68>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	607b      	str	r3, [r7, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
  
  /* SPI SCK, MOSI, MISO pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MISO_PIN | DISCOVERY_SPIx_MOSI_PIN);
 8002926:	23e0      	movs	r3, #224	@ 0xe0
 8002928:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800292a:	2302      	movs	r3, #2
 800292c:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_PULLDOWN;
 800292e:	2302      	movs	r3, #2
 8002930:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 8002932:	2301      	movs	r3, #1
 8002934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002936:	2305      	movs	r3, #5
 8002938:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 800293a:	f107 030c 	add.w	r3, r7, #12
 800293e:	4619      	mov	r1, r3
 8002940:	4804      	ldr	r0, [pc, #16]	@ (8002954 <SPIx_MspInit+0x6c>)
 8002942:	f001 fe0b 	bl	800455c <HAL_GPIO_Init>
}
 8002946:	bf00      	nop
 8002948:	3720      	adds	r7, #32
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	40023800 	.word	0x40023800
 8002954:	40020000 	.word	0x40020000

08002958 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800295c:	480e      	ldr	r0, [pc, #56]	@ (8002998 <I2Cx_Init+0x40>)
 800295e:	f004 fdcd 	bl	80074fc <HAL_I2C_GetState>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d114      	bne.n	8002992 <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 8002968:	4b0b      	ldr	r3, [pc, #44]	@ (8002998 <I2Cx_Init+0x40>)
 800296a:	4a0c      	ldr	r2, [pc, #48]	@ (800299c <I2Cx_Init+0x44>)
 800296c:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800296e:	4b0a      	ldr	r3, [pc, #40]	@ (8002998 <I2Cx_Init+0x40>)
 8002970:	2200      	movs	r2, #0
 8002972:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8002974:	4b08      	ldr	r3, [pc, #32]	@ (8002998 <I2Cx_Init+0x40>)
 8002976:	2233      	movs	r2, #51	@ 0x33
 8002978:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800297a:	4b07      	ldr	r3, [pc, #28]	@ (8002998 <I2Cx_Init+0x40>)
 800297c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002980:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8002982:	4b05      	ldr	r3, [pc, #20]	@ (8002998 <I2Cx_Init+0x40>)
 8002984:	4a06      	ldr	r2, [pc, #24]	@ (80029a0 <I2Cx_Init+0x48>)
 8002986:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 8002988:	f000 f876 	bl	8002a78 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 800298c:	4802      	ldr	r0, [pc, #8]	@ (8002998 <I2Cx_Init+0x40>)
 800298e:	f004 f901 	bl	8006b94 <HAL_I2C_Init>
  }
}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20004854 	.word	0x20004854
 800299c:	000186a0 	.word	0x000186a0
 80029a0:	40005400 	.word	0x40005400

080029a4 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b088      	sub	sp, #32
 80029a8:	af04      	add	r7, sp, #16
 80029aa:	4603      	mov	r3, r0
 80029ac:	71fb      	strb	r3, [r7, #7]
 80029ae:	460b      	mov	r3, r1
 80029b0:	71bb      	strb	r3, [r7, #6]
 80029b2:	4613      	mov	r3, r2
 80029b4:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80029b6:	2300      	movs	r3, #0
 80029b8:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80029ba:	79fb      	ldrb	r3, [r7, #7]
 80029bc:	b299      	uxth	r1, r3
 80029be:	79bb      	ldrb	r3, [r7, #6]
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	4b0c      	ldr	r3, [pc, #48]	@ (80029f4 <I2Cx_WriteData+0x50>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	9302      	str	r3, [sp, #8]
 80029c8:	2301      	movs	r3, #1
 80029ca:	9301      	str	r3, [sp, #4]
 80029cc:	1d7b      	adds	r3, r7, #5
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	2301      	movs	r3, #1
 80029d2:	4809      	ldr	r0, [pc, #36]	@ (80029f8 <I2Cx_WriteData+0x54>)
 80029d4:	f004 fa66 	bl	8006ea4 <HAL_I2C_Mem_Write>
 80029d8:	4603      	mov	r3, r0
 80029da:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 80029dc:	7bfb      	ldrb	r3, [r7, #15]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f000 f837 	bl	8002a58 <I2Cx_Error>
  }
}
 80029ea:	bf00      	nop
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	200000b8 	.word	0x200000b8
 80029f8:	20004854 	.word	0x20004854

080029fc <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b088      	sub	sp, #32
 8002a00:	af04      	add	r7, sp, #16
 8002a02:	4603      	mov	r3, r0
 8002a04:	460a      	mov	r2, r1
 8002a06:	71fb      	strb	r3, [r7, #7]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002a10:	2300      	movs	r3, #0
 8002a12:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8002a14:	79fb      	ldrb	r3, [r7, #7]
 8002a16:	b299      	uxth	r1, r3
 8002a18:	79bb      	ldrb	r3, [r7, #6]
 8002a1a:	b29a      	uxth	r2, r3
 8002a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a50 <I2Cx_ReadData+0x54>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	9302      	str	r3, [sp, #8]
 8002a22:	2301      	movs	r3, #1
 8002a24:	9301      	str	r3, [sp, #4]
 8002a26:	f107 030e 	add.w	r3, r7, #14
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	4809      	ldr	r0, [pc, #36]	@ (8002a54 <I2Cx_ReadData+0x58>)
 8002a30:	f004 fb32 	bl	8007098 <HAL_I2C_Mem_Read>
 8002a34:	4603      	mov	r3, r0
 8002a36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002a38:	7bfb      	ldrb	r3, [r7, #15]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d003      	beq.n	8002a46 <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f000 f809 	bl	8002a58 <I2Cx_Error>
  }
  return value;
 8002a46:	7bbb      	ldrb	r3, [r7, #14]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3710      	adds	r7, #16
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	200000b8 	.word	0x200000b8
 8002a54:	20004854 	.word	0x20004854

08002a58 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8002a62:	4804      	ldr	r0, [pc, #16]	@ (8002a74 <I2Cx_Error+0x1c>)
 8002a64:	f004 f9da 	bl	8006e1c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 8002a68:	f7ff ff76 	bl	8002958 <I2Cx_Init>
}
 8002a6c:	bf00      	nop
 8002a6e:	3708      	adds	r7, #8
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	20004854 	.word	0x20004854

08002a78 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b088      	sub	sp, #32
 8002a7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60bb      	str	r3, [r7, #8]
 8002a82:	4b25      	ldr	r3, [pc, #148]	@ (8002b18 <I2Cx_MspInit+0xa0>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a86:	4a24      	ldr	r2, [pc, #144]	@ (8002b18 <I2Cx_MspInit+0xa0>)
 8002a88:	f043 0302 	orr.w	r3, r3, #2
 8002a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a8e:	4b22      	ldr	r3, [pc, #136]	@ (8002b18 <I2Cx_MspInit+0xa0>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 8002a9a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002a9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002aa0:	2312      	movs	r3, #18
 8002aa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002aac:	2304      	movs	r3, #4
 8002aae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8002ab0:	f107 030c 	add.w	r3, r7, #12
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	4819      	ldr	r0, [pc, #100]	@ (8002b1c <I2Cx_MspInit+0xa4>)
 8002ab8:	f001 fd50 	bl	800455c <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8002abc:	2300      	movs	r3, #0
 8002abe:	607b      	str	r3, [r7, #4]
 8002ac0:	4b15      	ldr	r3, [pc, #84]	@ (8002b18 <I2Cx_MspInit+0xa0>)
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac4:	4a14      	ldr	r2, [pc, #80]	@ (8002b18 <I2Cx_MspInit+0xa0>)
 8002ac6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002aca:	6413      	str	r3, [r2, #64]	@ 0x40
 8002acc:	4b12      	ldr	r3, [pc, #72]	@ (8002b18 <I2Cx_MspInit+0xa0>)
 8002ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ad4:	607b      	str	r3, [r7, #4]
 8002ad6:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8002ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b18 <I2Cx_MspInit+0xa0>)
 8002ada:	6a1b      	ldr	r3, [r3, #32]
 8002adc:	4a0e      	ldr	r2, [pc, #56]	@ (8002b18 <I2Cx_MspInit+0xa0>)
 8002ade:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ae2:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b18 <I2Cx_MspInit+0xa0>)
 8002ae6:	6a1b      	ldr	r3, [r3, #32]
 8002ae8:	4a0b      	ldr	r2, [pc, #44]	@ (8002b18 <I2Cx_MspInit+0xa0>)
 8002aea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002aee:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8002af0:	2200      	movs	r2, #0
 8002af2:	2100      	movs	r1, #0
 8002af4:	201f      	movs	r0, #31
 8002af6:	f001 f8bc 	bl	8003c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002afa:	201f      	movs	r0, #31
 8002afc:	f001 f8d5 	bl	8003caa <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8002b00:	2200      	movs	r2, #0
 8002b02:	2100      	movs	r1, #0
 8002b04:	2020      	movs	r0, #32
 8002b06:	f001 f8b4 	bl	8003c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8002b0a:	2020      	movs	r0, #32
 8002b0c:	f001 f8cd 	bl	8003caa <HAL_NVIC_EnableIRQ>
}
 8002b10:	bf00      	nop
 8002b12:	3720      	adds	r7, #32
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	40020400 	.word	0x40020400

08002b20 <ACCELERO_IO_Init>:

/**
  * @brief  Configures the Accelerometer SPI interface.
  */
void ACCELERO_IO_Init(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Accelerometer Control pins --------------------------------*/
  /* Enable CS GPIO clock and configure GPIO pin for Accelerometer Chip select */  
  ACCELERO_CS_GPIO_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	603b      	str	r3, [r7, #0]
 8002b2a:	4b12      	ldr	r3, [pc, #72]	@ (8002b74 <ACCELERO_IO_Init+0x54>)
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2e:	4a11      	ldr	r2, [pc, #68]	@ (8002b74 <ACCELERO_IO_Init+0x54>)
 8002b30:	f043 0310 	orr.w	r3, r3, #16
 8002b34:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b36:	4b0f      	ldr	r3, [pc, #60]	@ (8002b74 <ACCELERO_IO_Init+0x54>)
 8002b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3a:	f003 0310 	and.w	r3, r3, #16
 8002b3e:	603b      	str	r3, [r7, #0]
 8002b40:	683b      	ldr	r3, [r7, #0]
  
  /* Configure GPIO PIN for LIS Chip select */
  GPIO_InitStructure.Pin = ACCELERO_CS_PIN;
 8002b42:	2308      	movs	r3, #8
 8002b44:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002b46:	2301      	movs	r3, #1
 8002b48:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_MEDIUM;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(ACCELERO_CS_GPIO_PORT, &GPIO_InitStructure);
 8002b52:	1d3b      	adds	r3, r7, #4
 8002b54:	4619      	mov	r1, r3
 8002b56:	4808      	ldr	r0, [pc, #32]	@ (8002b78 <ACCELERO_IO_Init+0x58>)
 8002b58:	f001 fd00 	bl	800455c <HAL_GPIO_Init>
  
  /* Deselect: Chip Select high */
  ACCELERO_CS_HIGH();
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	2108      	movs	r1, #8
 8002b60:	4805      	ldr	r0, [pc, #20]	@ (8002b78 <ACCELERO_IO_Init+0x58>)
 8002b62:	f001 fe97 	bl	8004894 <HAL_GPIO_WritePin>
  
  SPIx_Init();
 8002b66:	f7ff fe59 	bl	800281c <SPIx_Init>
}
 8002b6a:	bf00      	nop
 8002b6c:	3718      	adds	r7, #24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40023800 	.word	0x40023800
 8002b78:	40021000 	.word	0x40021000

08002b7c <ACCELERO_IO_ITConfig>:
/**
  * @brief  Configures the Accelerometer INT2.
  *         EXTI0 is already used by user button so INT1 is not configured here.
  */
void ACCELERO_IO_ITConfig(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT2 GPIO clock and configure GPIO PINs to detect Interrupts */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8002b82:	2300      	movs	r3, #0
 8002b84:	603b      	str	r3, [r7, #0]
 8002b86:	4b13      	ldr	r3, [pc, #76]	@ (8002bd4 <ACCELERO_IO_ITConfig+0x58>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	4a12      	ldr	r2, [pc, #72]	@ (8002bd4 <ACCELERO_IO_ITConfig+0x58>)
 8002b8c:	f043 0310 	orr.w	r3, r3, #16
 8002b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b92:	4b10      	ldr	r3, [pc, #64]	@ (8002bd4 <ACCELERO_IO_ITConfig+0x58>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b96:	f003 0310 	and.w	r3, r3, #16
 8002b9a:	603b      	str	r3, [r7, #0]
 8002b9c:	683b      	ldr	r3, [r7, #0]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT2_PIN;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8002ba2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002ba6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8002bb0:	1d3b      	adds	r3, r7, #4
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4808      	ldr	r0, [pc, #32]	@ (8002bd8 <ACCELERO_IO_ITConfig+0x5c>)
 8002bb6:	f001 fcd1 	bl	800455c <HAL_GPIO_Init>
  
  /* Enable and set Accelerometer INT2 to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)ACCELERO_INT2_EXTI_IRQn, 0x0F, 0);
 8002bba:	2200      	movs	r2, #0
 8002bbc:	210f      	movs	r1, #15
 8002bbe:	2007      	movs	r0, #7
 8002bc0:	f001 f857 	bl	8003c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)ACCELERO_INT2_EXTI_IRQn);
 8002bc4:	2007      	movs	r0, #7
 8002bc6:	f001 f870 	bl	8003caa <HAL_NVIC_EnableIRQ>
}
 8002bca:	bf00      	nop
 8002bcc:	3718      	adds	r7, #24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40021000 	.word	0x40021000

08002bdc <ACCELERO_IO_Write>:
  * @param  pBuffer: pointer to the buffer containing the data to be written to the Accelerometer.
  * @param  WriteAddr: Accelerometer's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  */
void ACCELERO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	460b      	mov	r3, r1
 8002be6:	70fb      	strb	r3, [r7, #3]
 8002be8:	4613      	mov	r3, r2
 8002bea:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
     - When 0, the address will remain unchanged in multiple read/write commands.
     - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8002bec:	883b      	ldrh	r3, [r7, #0]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d903      	bls.n	8002bfa <ACCELERO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8002bf2:	78fb      	ldrb	r3, [r7, #3]
 8002bf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bf8:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  ACCELERO_CS_LOW();
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2108      	movs	r1, #8
 8002bfe:	480f      	ldr	r0, [pc, #60]	@ (8002c3c <ACCELERO_IO_Write+0x60>)
 8002c00:	f001 fe48 	bl	8004894 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8002c04:	78fb      	ldrb	r3, [r7, #3]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7ff fe42 	bl	8002890 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8002c0c:	e00a      	b.n	8002c24 <ACCELERO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff fe3c 	bl	8002890 <SPIx_WriteRead>
    NumByteToWrite--;
 8002c18:	883b      	ldrh	r3, [r7, #0]
 8002c1a:	3b01      	subs	r3, #1
 8002c1c:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	3301      	adds	r3, #1
 8002c22:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8002c24:	883b      	ldrh	r3, [r7, #0]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1f1      	bne.n	8002c0e <ACCELERO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  ACCELERO_CS_HIGH();
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	2108      	movs	r1, #8
 8002c2e:	4803      	ldr	r0, [pc, #12]	@ (8002c3c <ACCELERO_IO_Write+0x60>)
 8002c30:	f001 fe30 	bl	8004894 <HAL_GPIO_WritePin>
}
 8002c34:	bf00      	nop
 8002c36:	3708      	adds	r7, #8
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	40021000 	.word	0x40021000

08002c40 <ACCELERO_IO_Read>:
  * @param  pBuffer: pointer to the buffer that receives the data read from the Accelerometer.
  * @param  ReadAddr: Accelerometer's internal address to read from.
  * @param  NumByteToRead: number of bytes to read from the Accelerometer.
  */
void ACCELERO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	460b      	mov	r3, r1
 8002c4a:	70fb      	strb	r3, [r7, #3]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8002c50:	883b      	ldrh	r3, [r7, #0]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d904      	bls.n	8002c60 <ACCELERO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8002c56:	78fb      	ldrb	r3, [r7, #3]
 8002c58:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8002c5c:	70fb      	strb	r3, [r7, #3]
 8002c5e:	e003      	b.n	8002c68 <ACCELERO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8002c60:	78fb      	ldrb	r3, [r7, #3]
 8002c62:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c66:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  ACCELERO_CS_LOW();
 8002c68:	2200      	movs	r2, #0
 8002c6a:	2108      	movs	r1, #8
 8002c6c:	4810      	ldr	r0, [pc, #64]	@ (8002cb0 <ACCELERO_IO_Read+0x70>)
 8002c6e:	f001 fe11 	bl	8004894 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8002c72:	78fb      	ldrb	r3, [r7, #3]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff fe0b 	bl	8002890 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 8002c7a:	e00c      	b.n	8002c96 <ACCELERO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to ACCELEROMETER (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	f7ff fe07 	bl	8002890 <SPIx_WriteRead>
 8002c82:	4603      	mov	r3, r0
 8002c84:	461a      	mov	r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8002c8a:	883b      	ldrh	r3, [r7, #0]
 8002c8c:	3b01      	subs	r3, #1
 8002c8e:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3301      	adds	r3, #1
 8002c94:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 8002c96:	883b      	ldrh	r3, [r7, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1ef      	bne.n	8002c7c <ACCELERO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  ACCELERO_CS_HIGH();
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	2108      	movs	r1, #8
 8002ca0:	4803      	ldr	r0, [pc, #12]	@ (8002cb0 <ACCELERO_IO_Read+0x70>)
 8002ca2:	f001 fdf7 	bl	8004894 <HAL_GPIO_WritePin>
}
 8002ca6:	bf00      	nop
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40021000 	.word	0x40021000

08002cb4 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	603b      	str	r3, [r7, #0]
 8002cbe:	4b17      	ldr	r3, [pc, #92]	@ (8002d1c <AUDIO_IO_Init+0x68>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc2:	4a16      	ldr	r2, [pc, #88]	@ (8002d1c <AUDIO_IO_Init+0x68>)
 8002cc4:	f043 0308 	orr.w	r3, r3, #8
 8002cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cca:	4b14      	ldr	r3, [pc, #80]	@ (8002d1c <AUDIO_IO_Init+0x68>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	603b      	str	r3, [r7, #0]
 8002cd4:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8002cd6:	2310      	movs	r3, #16
 8002cd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002cde:	2302      	movs	r3, #2
 8002ce0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8002ce6:	1d3b      	adds	r3, r7, #4
 8002ce8:	4619      	mov	r1, r3
 8002cea:	480d      	ldr	r0, [pc, #52]	@ (8002d20 <AUDIO_IO_Init+0x6c>)
 8002cec:	f001 fc36 	bl	800455c <HAL_GPIO_Init>
  
  I2Cx_Init();
 8002cf0:	f7ff fe32 	bl	8002958 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	2110      	movs	r1, #16
 8002cf8:	4809      	ldr	r0, [pc, #36]	@ (8002d20 <AUDIO_IO_Init+0x6c>)
 8002cfa:	f001 fdcb 	bl	8004894 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8002cfe:	2005      	movs	r0, #5
 8002d00:	f000 feac 	bl	8003a5c <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8002d04:	2201      	movs	r2, #1
 8002d06:	2110      	movs	r1, #16
 8002d08:	4805      	ldr	r0, [pc, #20]	@ (8002d20 <AUDIO_IO_Init+0x6c>)
 8002d0a:	f001 fdc3 	bl	8004894 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8002d0e:	2005      	movs	r0, #5
 8002d10:	f000 fea4 	bl	8003a5c <HAL_Delay>
}
 8002d14:	bf00      	nop
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40023800 	.word	0x40023800
 8002d20:	40020c00 	.word	0x40020c00

08002d24 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  
}
 8002d28:	bf00      	nop
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b082      	sub	sp, #8
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	71fb      	strb	r3, [r7, #7]
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	71bb      	strb	r3, [r7, #6]
 8002d40:	4613      	mov	r3, r2
 8002d42:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002d44:	797a      	ldrb	r2, [r7, #5]
 8002d46:	79b9      	ldrb	r1, [r7, #6]
 8002d48:	79fb      	ldrb	r3, [r7, #7]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7ff fe2a 	bl	80029a4 <I2Cx_WriteData>
}
 8002d50:	bf00      	nop
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4603      	mov	r3, r0
 8002d60:	460a      	mov	r2, r1
 8002d62:	71fb      	strb	r3, [r7, #7]
 8002d64:	4613      	mov	r3, r2
 8002d66:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8002d68:	79ba      	ldrb	r2, [r7, #6]
 8002d6a:	79fb      	ldrb	r3, [r7, #7]
 8002d6c:	4611      	mov	r1, r2
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff fe44 	bl	80029fc <I2Cx_ReadData>
 8002d74:	4603      	mov	r3, r0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3708      	adds	r7, #8
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
	...

08002d80 <BSP_ACCELERO_Init>:
/**
  * @brief  Setx Accelerometer Initialization.
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{ 
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
  uint8_t ret = ACCELERO_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	75fb      	strb	r3, [r7, #23]
  uint16_t ctrl = 0x0000;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	82bb      	strh	r3, [r7, #20]
  LIS302DL_InitTypeDef         lis302dl_initstruct;
  LIS302DL_FilterConfigTypeDef lis302dl_filter = {0,0,0};
 8002d8e:	2300      	movs	r3, #0
 8002d90:	723b      	strb	r3, [r7, #8]
 8002d92:	2300      	movs	r3, #0
 8002d94:	727b      	strb	r3, [r7, #9]
 8002d96:	2300      	movs	r3, #0
 8002d98:	72bb      	strb	r3, [r7, #10]
  LIS3DSH_InitTypeDef          l1s3dsh_InitStruct;

  if(Lis302dlDrv.ReadID() == I_AM_LIS302DL)
 8002d9a:	4b3c      	ldr	r3, [pc, #240]	@ (8002e8c <BSP_ACCELERO_Init+0x10c>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	4798      	blx	r3
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b3b      	cmp	r3, #59	@ 0x3b
 8002da4:	d138      	bne.n	8002e18 <BSP_ACCELERO_Init+0x98>
  {
    /* Initialize the accelerometer driver structure */
    AcceleroDrv = &Lis302dlDrv;
 8002da6:	4b3a      	ldr	r3, [pc, #232]	@ (8002e90 <BSP_ACCELERO_Init+0x110>)
 8002da8:	4a38      	ldr	r2, [pc, #224]	@ (8002e8c <BSP_ACCELERO_Init+0x10c>)
 8002daa:	601a      	str	r2, [r3, #0]

    /* Set configuration of LIS302DL MEMS Accelerometer *********************/
    lis302dl_initstruct.Power_Mode = LIS302DL_LOWPOWERMODE_ACTIVE;
 8002dac:	2340      	movs	r3, #64	@ 0x40
 8002dae:	733b      	strb	r3, [r7, #12]
    lis302dl_initstruct.Output_DataRate = LIS302DL_DATARATE_100;
 8002db0:	2300      	movs	r3, #0
 8002db2:	737b      	strb	r3, [r7, #13]
    lis302dl_initstruct.Axes_Enable = LIS302DL_XYZ_ENABLE;
 8002db4:	2307      	movs	r3, #7
 8002db6:	73bb      	strb	r3, [r7, #14]
    lis302dl_initstruct.Full_Scale = LIS302DL_FULLSCALE_2_3;
 8002db8:	2300      	movs	r3, #0
 8002dba:	73fb      	strb	r3, [r7, #15]
    lis302dl_initstruct.Self_Test = LIS302DL_SELFTEST_NORMAL;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	743b      	strb	r3, [r7, #16]
    
    /* Configure MEMS: data rate, power mode, full scale, self test and axes */
    ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate | lis302dl_initstruct.Power_Mode | \
 8002dc0:	7b7a      	ldrb	r2, [r7, #13]
 8002dc2:	7b3b      	ldrb	r3, [r7, #12]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	b2da      	uxtb	r2, r3
                       lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test | \
 8002dc8:	7bfb      	ldrb	r3, [r7, #15]
    ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate | lis302dl_initstruct.Power_Mode | \
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	b2da      	uxtb	r2, r3
                       lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test | \
 8002dce:	7c3b      	ldrb	r3, [r7, #16]
    ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate | lis302dl_initstruct.Power_Mode | \
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	b2da      	uxtb	r2, r3
                       lis302dl_initstruct.Axes_Enable);
 8002dd4:	7bbb      	ldrb	r3, [r7, #14]
    ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate | lis302dl_initstruct.Power_Mode | \
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	82bb      	strh	r3, [r7, #20]
    
    /* Configure the accelerometer main parameters */
    AcceleroDrv->Init(ctrl);
 8002ddc:	4b2c      	ldr	r3, [pc, #176]	@ (8002e90 <BSP_ACCELERO_Init+0x110>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	8aba      	ldrh	r2, [r7, #20]
 8002de4:	4610      	mov	r0, r2
 8002de6:	4798      	blx	r3
    
    /* MEMS High Pass Filter configuration */
    lis302dl_filter.HighPassFilter_Data_Selection = LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER;
 8002de8:	2320      	movs	r3, #32
 8002dea:	723b      	strb	r3, [r7, #8]
    lis302dl_filter.HighPassFilter_CutOff_Frequency = LIS302DL_HIGHPASSFILTER_LEVEL_1;
 8002dec:	2301      	movs	r3, #1
 8002dee:	727b      	strb	r3, [r7, #9]
    lis302dl_filter.HighPassFilter_Interrupt = LIS302DL_HIGHPASSFILTERINTERRUPT_1_2;
 8002df0:	230c      	movs	r3, #12
 8002df2:	72bb      	strb	r3, [r7, #10]
    
    /* Configure MEMS high pass filter cut-off level, interrupt and data selection bits */                     
    ctrl = (uint8_t)(lis302dl_filter.HighPassFilter_Data_Selection | \
 8002df4:	7a3a      	ldrb	r2, [r7, #8]
                     lis302dl_filter.HighPassFilter_CutOff_Frequency | \
 8002df6:	7a7b      	ldrb	r3, [r7, #9]
    ctrl = (uint8_t)(lis302dl_filter.HighPassFilter_Data_Selection | \
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	b2da      	uxtb	r2, r3
                     lis302dl_filter.HighPassFilter_Interrupt);
 8002dfc:	7abb      	ldrb	r3, [r7, #10]
    ctrl = (uint8_t)(lis302dl_filter.HighPassFilter_Data_Selection | \
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer LPF main parameters */
    AcceleroDrv->FilterConfig(ctrl);
 8002e04:	4b22      	ldr	r3, [pc, #136]	@ (8002e90 <BSP_ACCELERO_Init+0x110>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0a:	8aba      	ldrh	r2, [r7, #20]
 8002e0c:	b2d2      	uxtb	r2, r2
 8002e0e:	4610      	mov	r0, r2
 8002e10:	4798      	blx	r3

    ret = ACCELERO_OK;
 8002e12:	2300      	movs	r3, #0
 8002e14:	75fb      	strb	r3, [r7, #23]
 8002e16:	e033      	b.n	8002e80 <BSP_ACCELERO_Init+0x100>
  }
  else if(Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
 8002e18:	4b1e      	ldr	r3, [pc, #120]	@ (8002e94 <BSP_ACCELERO_Init+0x114>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	4798      	blx	r3
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e22:	d12b      	bne.n	8002e7c <BSP_ACCELERO_Init+0xfc>
  {
    /* Initialize the accelerometer driver structure */
    AcceleroDrv = &Lis3dshDrv;
 8002e24:	4b1a      	ldr	r3, [pc, #104]	@ (8002e90 <BSP_ACCELERO_Init+0x110>)
 8002e26:	4a1b      	ldr	r2, [pc, #108]	@ (8002e94 <BSP_ACCELERO_Init+0x114>)
 8002e28:	601a      	str	r2, [r3, #0]

    /* Set configuration of LIS3DSH MEMS Accelerometer **********************/
    l1s3dsh_InitStruct.Output_DataRate = LIS3DSH_DATARATE_100;
 8002e2a:	2360      	movs	r3, #96	@ 0x60
 8002e2c:	703b      	strb	r3, [r7, #0]
    l1s3dsh_InitStruct.Axes_Enable = LIS3DSH_XYZ_ENABLE;
 8002e2e:	2307      	movs	r3, #7
 8002e30:	707b      	strb	r3, [r7, #1]
    l1s3dsh_InitStruct.SPI_Wire = LIS3DSH_SERIALINTERFACE_4WIRE;
 8002e32:	2300      	movs	r3, #0
 8002e34:	70bb      	strb	r3, [r7, #2]
    l1s3dsh_InitStruct.Self_Test = LIS3DSH_SELFTEST_NORMAL;
 8002e36:	2300      	movs	r3, #0
 8002e38:	70fb      	strb	r3, [r7, #3]
    l1s3dsh_InitStruct.Full_Scale = LIS3DSH_FULLSCALE_2;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	713b      	strb	r3, [r7, #4]
    l1s3dsh_InitStruct.Filter_BW = LIS3DSH_FILTER_BW_800;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	717b      	strb	r3, [r7, #5]
    
    /* Configure MEMS: power mode(ODR) and axes enable */
    ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate | \
 8002e42:	783a      	ldrb	r2, [r7, #0]
                       l1s3dsh_InitStruct.Axes_Enable);
 8002e44:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate | \
 8002e46:	4313      	orrs	r3, r2
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	82bb      	strh	r3, [r7, #20]
    
    /* Configure MEMS: full scale and self test */
    ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire    | \
 8002e4c:	78ba      	ldrb	r2, [r7, #2]
                         l1s3dsh_InitStruct.Self_Test   | \
 8002e4e:	78fb      	ldrb	r3, [r7, #3]
    ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire    | \
 8002e50:	4313      	orrs	r3, r2
 8002e52:	b2da      	uxtb	r2, r3
                         l1s3dsh_InitStruct.Full_Scale  | \
 8002e54:	793b      	ldrb	r3, [r7, #4]
    ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire    | \
 8002e56:	4313      	orrs	r3, r2
 8002e58:	b2da      	uxtb	r2, r3
                         l1s3dsh_InitStruct.Filter_BW) << 8);
 8002e5a:	797b      	ldrb	r3, [r7, #5]
    ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire    | \
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	021b      	lsls	r3, r3, #8
 8002e62:	b29a      	uxth	r2, r3
 8002e64:	8abb      	ldrh	r3, [r7, #20]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	82bb      	strh	r3, [r7, #20]

    /* Configure the accelerometer main parameters */
    AcceleroDrv->Init(ctrl);
 8002e6a:	4b09      	ldr	r3, [pc, #36]	@ (8002e90 <BSP_ACCELERO_Init+0x110>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	8aba      	ldrh	r2, [r7, #20]
 8002e72:	4610      	mov	r0, r2
 8002e74:	4798      	blx	r3
    
    ret = ACCELERO_OK;
 8002e76:	2300      	movs	r3, #0
 8002e78:	75fb      	strb	r3, [r7, #23]
 8002e7a:	e001      	b.n	8002e80 <BSP_ACCELERO_Init+0x100>
  }

  else
  {
    ret = ACCELERO_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 8002e80:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3718      	adds	r7, #24
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	2000003c 	.word	0x2000003c
 8002e90:	200048a8 	.word	0x200048a8
 8002e94:	20000070 	.word	0x20000070

08002e98 <BSP_ACCELERO_ReadID>:
/**
  * @brief  Read ID of Accelerometer component.
  * @retval ID
  */
uint8_t BSP_ACCELERO_ReadID(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
  uint8_t id = 0x00;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	71fb      	strb	r3, [r7, #7]

  if(AcceleroDrv->ReadID != NULL)
 8002ea2:	4b08      	ldr	r3, [pc, #32]	@ (8002ec4 <BSP_ACCELERO_ReadID+0x2c>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d005      	beq.n	8002eb8 <BSP_ACCELERO_ReadID+0x20>
  {
    id = AcceleroDrv->ReadID();
 8002eac:	4b05      	ldr	r3, [pc, #20]	@ (8002ec4 <BSP_ACCELERO_ReadID+0x2c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	4798      	blx	r3
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	71fb      	strb	r3, [r7, #7]
  }  
  return id;
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	200048a8 	.word	0x200048a8

08002ec8 <BSP_ACCELERO_Click_ITConfig>:

/**
  * @brief  Configure Accelerometer click IT. 
  */
void BSP_ACCELERO_Click_ITConfig(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  if(AcceleroDrv->ConfigIT != NULL)
 8002ecc:	4b05      	ldr	r3, [pc, #20]	@ (8002ee4 <BSP_ACCELERO_Click_ITConfig+0x1c>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	695b      	ldr	r3, [r3, #20]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <BSP_ACCELERO_Click_ITConfig+0x16>
  {
    AcceleroDrv->ConfigIT();
 8002ed6:	4b03      	ldr	r3, [pc, #12]	@ (8002ee4 <BSP_ACCELERO_Click_ITConfig+0x1c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	4798      	blx	r3
  }
}
 8002ede:	bf00      	nop
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	200048a8 	.word	0x200048a8

08002ee8 <BSP_ACCELERO_Click_ITClear>:

/**
  * @brief  Clear Accelerometer click IT.
  */
void BSP_ACCELERO_Click_ITClear(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  if(AcceleroDrv->ClearIT != NULL)
 8002eec:	4b05      	ldr	r3, [pc, #20]	@ (8002f04 <BSP_ACCELERO_Click_ITClear+0x1c>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <BSP_ACCELERO_Click_ITClear+0x16>
  {
    AcceleroDrv->ClearIT();
 8002ef6:	4b03      	ldr	r3, [pc, #12]	@ (8002f04 <BSP_ACCELERO_Click_ITClear+0x1c>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efc:	4798      	blx	r3
  }
}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	200048a8 	.word	0x200048a8

08002f08 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8002f08:	b590      	push	{r4, r7, lr}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	4603      	mov	r3, r0
 8002f10:	603a      	str	r2, [r7, #0]
 8002f12:	80fb      	strh	r3, [r7, #6]
 8002f14:	460b      	mov	r3, r1
 8002f16:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	6839      	ldr	r1, [r7, #0]
 8002f20:	481c      	ldr	r0, [pc, #112]	@ (8002f94 <BSP_AUDIO_OUT_Init+0x8c>)
 8002f22:	f000 f8f3 	bl	800310c <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8002f26:	4b1b      	ldr	r3, [pc, #108]	@ (8002f94 <BSP_AUDIO_OUT_Init+0x8c>)
 8002f28:	4a1b      	ldr	r2, [pc, #108]	@ (8002f98 <BSP_AUDIO_OUT_Init+0x90>)
 8002f2a:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8002f2c:	4819      	ldr	r0, [pc, #100]	@ (8002f94 <BSP_AUDIO_OUT_Init+0x8c>)
 8002f2e:	f005 fc1d 	bl	800876c <HAL_I2S_GetState>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d103      	bne.n	8002f40 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8002f38:	2100      	movs	r1, #0
 8002f3a:	4816      	ldr	r0, [pc, #88]	@ (8002f94 <BSP_AUDIO_OUT_Init+0x8c>)
 8002f3c:	f000 f940 	bl	80031c0 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8002f40:	6838      	ldr	r0, [r7, #0]
 8002f42:	f000 f9fd 	bl	8003340 <I2S3_Init>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8002f50:	7bfb      	ldrb	r3, [r7, #15]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10e      	bne.n	8002f74 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retrieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8002f56:	4b11      	ldr	r3, [pc, #68]	@ (8002f9c <BSP_AUDIO_OUT_Init+0x94>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	2094      	movs	r0, #148	@ 0x94
 8002f5c:	4798      	blx	r3
 8002f5e:	4603      	mov	r3, r0
 8002f60:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8002f64:	2be0      	cmp	r3, #224	@ 0xe0
 8002f66:	d103      	bne.n	8002f70 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8002f68:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa0 <BSP_AUDIO_OUT_Init+0x98>)
 8002f6a:	4a0c      	ldr	r2, [pc, #48]	@ (8002f9c <BSP_AUDIO_OUT_Init+0x94>)
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	e001      	b.n	8002f74 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d107      	bne.n	8002f8a <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8002f7a:	4b09      	ldr	r3, [pc, #36]	@ (8002fa0 <BSP_AUDIO_OUT_Init+0x98>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681c      	ldr	r4, [r3, #0]
 8002f80:	797a      	ldrb	r2, [r7, #5]
 8002f82:	88f9      	ldrh	r1, [r7, #6]
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2094      	movs	r0, #148	@ 0x94
 8002f88:	47a0      	blx	r4
  }
  
  return ret;
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3714      	adds	r7, #20
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd90      	pop	{r4, r7, pc}
 8002f94:	200048b0 	.word	0x200048b0
 8002f98:	40003c00 	.word	0x40003c00
 8002f9c:	20000008 	.word	0x20000008
 8002fa0:	200048ac 	.word	0x200048ac

08002fa4 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8002fae:	4b10      	ldr	r3, [pc, #64]	@ (8002ff0 <BSP_AUDIO_OUT_Play+0x4c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	b292      	uxth	r2, r2
 8002fb8:	6879      	ldr	r1, [r7, #4]
 8002fba:	2094      	movs	r0, #148	@ 0x94
 8002fbc:	4798      	blx	r3
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e00f      	b.n	8002fe8 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002fce:	d203      	bcs.n	8002fd8 <BSP_AUDIO_OUT_Play+0x34>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	085b      	lsrs	r3, r3, #1
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	e001      	b.n	8002fdc <BSP_AUDIO_OUT_Play+0x38>
 8002fd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fdc:	461a      	mov	r2, r3
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	4804      	ldr	r0, [pc, #16]	@ (8002ff4 <BSP_AUDIO_OUT_Play+0x50>)
 8002fe2:	f004 ff97 	bl	8007f14 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8002fe6:	2300      	movs	r3, #0
  }
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3708      	adds	r7, #8
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	200048ac 	.word	0x200048ac
 8002ff4:	200048b0 	.word	0x200048b0

08002ff8 <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	460b      	mov	r3, r1
 8003002:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 8003004:	887b      	ldrh	r3, [r7, #2]
 8003006:	461a      	mov	r2, r3
 8003008:	6879      	ldr	r1, [r7, #4]
 800300a:	4803      	ldr	r0, [pc, #12]	@ (8003018 <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 800300c:	f004 ff82 	bl	8007f14 <HAL_I2S_Transmit_DMA>
}
 8003010:	bf00      	nop
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	200048b0 	.word	0x200048b0

0800301c <BSP_AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Pause(void)
{    
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 8003020:	4b07      	ldr	r3, [pc, #28]	@ (8003040 <BSP_AUDIO_OUT_Pause+0x24>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	2094      	movs	r0, #148	@ 0x94
 8003028:	4798      	blx	r3
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d001      	beq.n	8003034 <BSP_AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e003      	b.n	800303c <BSP_AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 8003034:	4803      	ldr	r0, [pc, #12]	@ (8003044 <BSP_AUDIO_OUT_Pause+0x28>)
 8003036:	f005 f8c9 	bl	80081cc <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800303a:	2300      	movs	r3, #0
  }
}
 800303c:	4618      	mov	r0, r3
 800303e:	bd80      	pop	{r7, pc}
 8003040:	200048ac 	.word	0x200048ac
 8003044:	200048b0 	.word	0x200048b0

08003048 <BSP_AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Resume(void)
{    
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 800304c:	4b07      	ldr	r3, [pc, #28]	@ (800306c <BSP_AUDIO_OUT_Resume+0x24>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	2094      	movs	r0, #148	@ 0x94
 8003054:	4798      	blx	r3
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <BSP_AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e003      	b.n	8003068 <BSP_AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8003060:	4803      	ldr	r0, [pc, #12]	@ (8003070 <BSP_AUDIO_OUT_Resume+0x28>)
 8003062:	f005 f915 	bl	8008290 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8003066:	2300      	movs	r3, #0
  }
}
 8003068:	4618      	mov	r0, r3
 800306a:	bd80      	pop	{r7, pc}
 800306c:	200048ac 	.word	0x200048ac
 8003070:	200048b0 	.word	0x200048b0

08003074 <BSP_AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Stop(uint32_t Option)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 800307c:	480e      	ldr	r0, [pc, #56]	@ (80030b8 <BSP_AUDIO_OUT_Stop+0x44>)
 800307e:	f005 f99b 	bl	80083b8 <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8003082:	4b0e      	ldr	r3, [pc, #56]	@ (80030bc <BSP_AUDIO_OUT_Stop+0x48>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	2094      	movs	r0, #148	@ 0x94
 800308c:	4798      	blx	r3
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <BSP_AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e00b      	b.n	80030b0 <BSP_AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d107      	bne.n	80030ae <BSP_AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 800309e:	2001      	movs	r0, #1
 80030a0:	f000 fcdc 	bl	8003a5c <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 80030a4:	2200      	movs	r2, #0
 80030a6:	2110      	movs	r1, #16
 80030a8:	4805      	ldr	r0, [pc, #20]	@ (80030c0 <BSP_AUDIO_OUT_Stop+0x4c>)
 80030aa:	f001 fbf3 	bl	8004894 <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80030ae:	2300      	movs	r3, #0
  }
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3708      	adds	r7, #8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	200048b0 	.word	0x200048b0
 80030bc:	200048ac 	.word	0x200048ac
 80030c0:	40020c00 	.word	0x40020c00

080030c4 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a04      	ldr	r2, [pc, #16]	@ (80030e4 <HAL_I2S_TxCpltCallback+0x20>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d101      	bne.n	80030da <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 80030d6:	f7fe f8d5 	bl	8001284 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80030da:	bf00      	nop
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40003c00 	.word	0x40003c00

080030e8 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a04      	ldr	r2, [pc, #16]	@ (8003108 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d101      	bne.n	80030fe <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 80030fa:	f7fe f8b7 	bl	800126c <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80030fe:	bf00      	nop
 8003100:	3708      	adds	r7, #8
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	40003c00 	.word	0x40003c00

0800310c <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 800310c:	b580      	push	{r7, lr}
 800310e:	b08a      	sub	sp, #40	@ 0x28
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8003118:	2300      	movs	r3, #0
 800311a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800311e:	23ff      	movs	r3, #255	@ 0xff
 8003120:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
  for(index = 0; index < 8; index++)
 8003124:	2300      	movs	r3, #0
 8003126:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800312a:	e010      	b.n	800314e <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 800312c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003130:	4a20      	ldr	r2, [pc, #128]	@ (80031b4 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 8003132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	429a      	cmp	r2, r3
 800313a:	d103      	bne.n	8003144 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 800313c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003140:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  for(index = 0; index < 8; index++)
 8003144:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003148:	3301      	adds	r3, #1
 800314a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800314e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003152:	2b07      	cmp	r3, #7
 8003154:	d9ea      	bls.n	800312c <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8003156:	f107 0314 	add.w	r3, r7, #20
 800315a:	4618      	mov	r0, r3
 800315c:	f006 fc78 	bl	8009a50 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8003160:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003164:	f003 0307 	and.w	r3, r3, #7
 8003168:	2b00      	cmp	r3, #0
 800316a:	d113      	bne.n	8003194 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800316c:	2301      	movs	r3, #1
 800316e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8003170:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003174:	4a10      	ldr	r2, [pc, #64]	@ (80031b8 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8003176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800317a:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 800317c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003180:	4a0e      	ldr	r2, [pc, #56]	@ (80031bc <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8003182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003186:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8003188:	f107 0314 	add.w	r3, r7, #20
 800318c:	4618      	mov	r0, r3
 800318e:	f006 fb7d 	bl	800988c <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8003192:	e00b      	b.n	80031ac <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003194:	2301      	movs	r3, #1
 8003196:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8003198:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800319c:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800319e:	2303      	movs	r3, #3
 80031a0:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80031a2:	f107 0314 	add.w	r3, r7, #20
 80031a6:	4618      	mov	r0, r3
 80031a8:	f006 fb70 	bl	800988c <HAL_RCCEx_PeriphCLKConfig>
}
 80031ac:	bf00      	nop
 80031ae:	3728      	adds	r7, #40	@ 0x28
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	0801587c 	.word	0x0801587c
 80031b8:	0801589c 	.word	0x0801589c
 80031bc:	080158bc 	.word	0x080158bc

080031c0 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b08c      	sub	sp, #48	@ 0x30
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80031ca:	2300      	movs	r3, #0
 80031cc:	61bb      	str	r3, [r7, #24]
 80031ce:	4b56      	ldr	r3, [pc, #344]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 80031d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d2:	4a55      	ldr	r2, [pc, #340]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 80031d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80031da:	4b53      	ldr	r3, [pc, #332]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 80031dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031e2:	61bb      	str	r3, [r7, #24]
 80031e4:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80031e6:	2300      	movs	r3, #0
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	4b4f      	ldr	r3, [pc, #316]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 80031ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ee:	4a4e      	ldr	r2, [pc, #312]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 80031f0:	f043 0304 	orr.w	r3, r3, #4
 80031f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80031f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fa:	f003 0304 	and.w	r3, r3, #4
 80031fe:	617b      	str	r3, [r7, #20]
 8003200:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8003202:	2300      	movs	r3, #0
 8003204:	613b      	str	r3, [r7, #16]
 8003206:	4b48      	ldr	r3, [pc, #288]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320a:	4a47      	ldr	r2, [pc, #284]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 800320c:	f043 0301 	orr.w	r3, r3, #1
 8003210:	6313      	str	r3, [r2, #48]	@ 0x30
 8003212:	4b45      	ldr	r3, [pc, #276]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	613b      	str	r3, [r7, #16]
 800321c:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 800321e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003222:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8003224:	2302      	movs	r3, #2
 8003226:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8003228:	2300      	movs	r3, #0
 800322a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 800322c:	2302      	movs	r3, #2
 800322e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8003230:	2306      	movs	r3, #6
 8003232:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8003234:	f107 031c 	add.w	r3, r7, #28
 8003238:	4619      	mov	r1, r3
 800323a:	483c      	ldr	r0, [pc, #240]	@ (800332c <BSP_AUDIO_OUT_MspInit+0x16c>)
 800323c:	f001 f98e 	bl	800455c <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8003240:	2310      	movs	r3, #16
 8003242:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8003244:	f107 031c 	add.w	r3, r7, #28
 8003248:	4619      	mov	r1, r3
 800324a:	4839      	ldr	r0, [pc, #228]	@ (8003330 <BSP_AUDIO_OUT_MspInit+0x170>)
 800324c:	f001 f986 	bl	800455c <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8003250:	2300      	movs	r3, #0
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	4b34      	ldr	r3, [pc, #208]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 8003256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003258:	4a33      	ldr	r2, [pc, #204]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 800325a:	f043 0304 	orr.w	r3, r3, #4
 800325e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003260:	4b31      	ldr	r3, [pc, #196]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 8003262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003264:	f003 0304 	and.w	r3, r3, #4
 8003268:	60fb      	str	r3, [r7, #12]
 800326a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 800326c:	2380      	movs	r3, #128	@ 0x80
 800326e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8003270:	f107 031c 	add.w	r3, r7, #28
 8003274:	4619      	mov	r1, r3
 8003276:	482d      	ldr	r0, [pc, #180]	@ (800332c <BSP_AUDIO_OUT_MspInit+0x16c>)
 8003278:	f001 f970 	bl	800455c <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 800327c:	2300      	movs	r3, #0
 800327e:	60bb      	str	r3, [r7, #8]
 8003280:	4b29      	ldr	r3, [pc, #164]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 8003282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003284:	4a28      	ldr	r2, [pc, #160]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 8003286:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800328a:	6313      	str	r3, [r2, #48]	@ 0x30
 800328c:	4b26      	ldr	r3, [pc, #152]	@ (8003328 <BSP_AUDIO_OUT_MspInit+0x168>)
 800328e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003290:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003294:	60bb      	str	r3, [r7, #8]
 8003296:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a25      	ldr	r2, [pc, #148]	@ (8003334 <BSP_AUDIO_OUT_MspInit+0x174>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d136      	bne.n	8003310 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 80032a2:	4b25      	ldr	r3, [pc, #148]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80032a8:	4b23      	ldr	r3, [pc, #140]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032aa:	2240      	movs	r2, #64	@ 0x40
 80032ac:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80032ae:	4b22      	ldr	r3, [pc, #136]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 80032b4:	4b20      	ldr	r3, [pc, #128]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80032ba:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 80032bc:	4b1e      	ldr	r3, [pc, #120]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032c2:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80032c4:	4b1c      	ldr	r3, [pc, #112]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032ca:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80032cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80032d2:	4b19      	ldr	r3, [pc, #100]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032d4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80032d8:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80032da:	4b17      	ldr	r3, [pc, #92]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032dc:	2204      	movs	r2, #4
 80032de:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80032e0:	4b15      	ldr	r3, [pc, #84]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032e2:	2203      	movs	r2, #3
 80032e4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80032e6:	4b14      	ldr	r3, [pc, #80]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80032ec:	4b12      	ldr	r3, [pc, #72]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80032f2:	4b11      	ldr	r3, [pc, #68]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032f4:	4a11      	ldr	r2, [pc, #68]	@ (800333c <BSP_AUDIO_OUT_MspInit+0x17c>)
 80032f6:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	4a0f      	ldr	r2, [pc, #60]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 80032fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80032fe:	4a0e      	ldr	r2, [pc, #56]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8003304:	480c      	ldr	r0, [pc, #48]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 8003306:	f000 fd99 	bl	8003e3c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 800330a:	480b      	ldr	r0, [pc, #44]	@ (8003338 <BSP_AUDIO_OUT_MspInit+0x178>)
 800330c:	f000 fce8 	bl	8003ce0 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8003310:	2200      	movs	r2, #0
 8003312:	210e      	movs	r1, #14
 8003314:	202f      	movs	r0, #47	@ 0x2f
 8003316:	f000 fcac 	bl	8003c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 800331a:	202f      	movs	r0, #47	@ 0x2f
 800331c:	f000 fcc5 	bl	8003caa <HAL_NVIC_EnableIRQ>
}
 8003320:	bf00      	nop
 8003322:	3730      	adds	r7, #48	@ 0x30
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	40023800 	.word	0x40023800
 800332c:	40020800 	.word	0x40020800
 8003330:	40020000 	.word	0x40020000
 8003334:	40003c00 	.word	0x40003c00
 8003338:	200049e4 	.word	0x200049e4
 800333c:	400260b8 	.word	0x400260b8

08003340 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8003348:	4b17      	ldr	r3, [pc, #92]	@ (80033a8 <I2S3_Init+0x68>)
 800334a:	4a18      	ldr	r2, [pc, #96]	@ (80033ac <I2S3_Init+0x6c>)
 800334c:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800334e:	4b16      	ldr	r3, [pc, #88]	@ (80033a8 <I2S3_Init+0x68>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	69da      	ldr	r2, [r3, #28]
 8003354:	4b14      	ldr	r3, [pc, #80]	@ (80033a8 <I2S3_Init+0x68>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800335c:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800335e:	4a12      	ldr	r2, [pc, #72]	@ (80033a8 <I2S3_Init+0x68>)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8003364:	4b10      	ldr	r3, [pc, #64]	@ (80033a8 <I2S3_Init+0x68>)
 8003366:	2200      	movs	r2, #0
 8003368:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800336a:	4b0f      	ldr	r3, [pc, #60]	@ (80033a8 <I2S3_Init+0x68>)
 800336c:	2200      	movs	r2, #0
 800336e:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8003370:	4b0d      	ldr	r3, [pc, #52]	@ (80033a8 <I2S3_Init+0x68>)
 8003372:	2200      	movs	r2, #0
 8003374:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8003376:	4b0c      	ldr	r3, [pc, #48]	@ (80033a8 <I2S3_Init+0x68>)
 8003378:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800337c:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 800337e:	4b0a      	ldr	r3, [pc, #40]	@ (80033a8 <I2S3_Init+0x68>)
 8003380:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003384:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8003386:	4b08      	ldr	r3, [pc, #32]	@ (80033a8 <I2S3_Init+0x68>)
 8003388:	2200      	movs	r2, #0
 800338a:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 800338c:	4806      	ldr	r0, [pc, #24]	@ (80033a8 <I2S3_Init+0x68>)
 800338e:	f004 fc77 	bl	8007c80 <HAL_I2S_Init>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d001      	beq.n	800339c <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e000      	b.n	800339e <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 800339c:	2300      	movs	r3, #0
  }
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	200048b0 	.word	0x200048b0
 80033ac:	40003c00 	.word	0x40003c00

080033b0 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured for the I2S peripheral.
  * @param  ChnlNbr: Audio frequency to be configured for the I2S peripheral.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
  
  /* Configure PLL clock */ 
  BSP_AUDIO_IN_ClockConfig(&hAudioInI2s, AudioFreq, NULL);
 80033bc:	2200      	movs	r2, #0
 80033be:	68f9      	ldr	r1, [r7, #12]
 80033c0:	480e      	ldr	r0, [pc, #56]	@ (80033fc <BSP_AUDIO_IN_Init+0x4c>)
 80033c2:	f000 f8d1 	bl	8003568 <BSP_AUDIO_IN_ClockConfig>
  
  /* Configure the PDM library */
  /* On STM32F4-Discovery a single microphone is mounted, samples are duplicated
     to make stereo audio streams */
  PDMDecoder_Init(AudioFreq, ChnlNbr, 2);
 80033c6:	2202      	movs	r2, #2
 80033c8:	6879      	ldr	r1, [r7, #4]
 80033ca:	68f8      	ldr	r0, [r7, #12]
 80033cc:	f000 f9ae 	bl	800372c <PDMDecoder_Init>

  /* Configure the I2S peripheral */
  hAudioInI2s.Instance = I2S2;
 80033d0:	4b0a      	ldr	r3, [pc, #40]	@ (80033fc <BSP_AUDIO_IN_Init+0x4c>)
 80033d2:	4a0b      	ldr	r2, [pc, #44]	@ (8003400 <BSP_AUDIO_IN_Init+0x50>)
 80033d4:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioInI2s) == HAL_I2S_STATE_RESET)
 80033d6:	4809      	ldr	r0, [pc, #36]	@ (80033fc <BSP_AUDIO_IN_Init+0x4c>)
 80033d8:	f005 f9c8 	bl	800876c <HAL_I2S_GetState>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d103      	bne.n	80033ea <BSP_AUDIO_IN_Init+0x3a>
  { 
    /* Initialize the I2S Msp: this __weak function can be rewritten by the application */
    BSP_AUDIO_IN_MspInit(&hAudioInI2s, NULL);
 80033e2:	2100      	movs	r1, #0
 80033e4:	4805      	ldr	r0, [pc, #20]	@ (80033fc <BSP_AUDIO_IN_Init+0x4c>)
 80033e6:	f000 f8eb 	bl	80035c0 <BSP_AUDIO_IN_MspInit>
  }
  
  /* Configure the I2S2 */
  I2S2_Init(AudioFreq);
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fa3a 	bl	8003864 <I2S2_Init>
  
  /* Return AUDIO_OK when all operations are correctly done */
  return AUDIO_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	200048f8 	.word	0x200048f8
 8003400:	40003800 	.word	0x40003800

08003404 <BSP_AUDIO_IN_Record>:
  * @param  pbuf: Main buffer pointer for the recorded data storing  
  * @param  size: Current size of the recorded buffer
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_I2S_Receive_DMA(&hAudioInI2s, pbuf, size);
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	b29b      	uxth	r3, r3
 8003416:	461a      	mov	r2, r3
 8003418:	6879      	ldr	r1, [r7, #4]
 800341a:	4805      	ldr	r0, [pc, #20]	@ (8003430 <BSP_AUDIO_IN_Record+0x2c>)
 800341c:	f004 fe1e 	bl	800805c <HAL_I2S_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8003420:	2300      	movs	r3, #0
 8003422:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	b2db      	uxtb	r3, r3
}
 8003428:	4618      	mov	r0, r3
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	200048f8 	.word	0x200048f8

08003434 <BSP_AUDIO_IN_Stop>:
/**
  * @brief  Stops audio recording.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Stop(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
  uint32_t ret = AUDIO_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	607b      	str	r3, [r7, #4]
  
  /* Call the Media layer pause function */
  HAL_I2S_DMAStop(&hAudioInI2s);  
 800343e:	4805      	ldr	r0, [pc, #20]	@ (8003454 <BSP_AUDIO_IN_Stop+0x20>)
 8003440:	f004 ffba 	bl	80083b8 <HAL_I2S_DMAStop>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8003444:	2300      	movs	r3, #0
 8003446:	607b      	str	r3, [r7, #4]
  
  return ret;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	b2db      	uxtb	r3, r3
}
 800344c:	4618      	mov	r0, r3
 800344e:	3708      	adds	r7, #8
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	200048f8 	.word	0x200048f8

08003458 <BSP_AUDIO_IN_PDMToPCM>:
  * @param  PDMBuf: Pointer to data PDM buffer
  * @param  PCMBuf: Pointer to data PCM buffer
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_PDMToPCM(uint16_t *PDMBuf, uint16_t *PCMBuf)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b0a4      	sub	sp, #144	@ 0x90
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint16_t AppPDM[INTERNAL_BUFF_SIZE/2];
  uint32_t index = 0; 
 8003462:	2300      	movs	r3, #0
 8003464:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  
  /* PDM Demux */
  for(index = 0; index<INTERNAL_BUFF_SIZE/2; index++)
 8003468:	2300      	movs	r3, #0
 800346a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800346e:	e020      	b.n	80034b2 <BSP_AUDIO_IN_PDMToPCM+0x5a>
  {
    AppPDM[index] = HTONS(PDMBuf[index]);
 8003470:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	4413      	add	r3, r2
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	0a1b      	lsrs	r3, r3, #8
 800347e:	b29b      	uxth	r3, r3
 8003480:	b21a      	sxth	r2, r3
 8003482:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	6879      	ldr	r1, [r7, #4]
 800348a:	440b      	add	r3, r1
 800348c:	881b      	ldrh	r3, [r3, #0]
 800348e:	b21b      	sxth	r3, r3
 8003490:	021b      	lsls	r3, r3, #8
 8003492:	b21b      	sxth	r3, r3
 8003494:	4313      	orrs	r3, r2
 8003496:	b21b      	sxth	r3, r3
 8003498:	b29a      	uxth	r2, r3
 800349a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	3390      	adds	r3, #144	@ 0x90
 80034a2:	443b      	add	r3, r7
 80034a4:	f823 2c84 	strh.w	r2, [r3, #-132]
  for(index = 0; index<INTERNAL_BUFF_SIZE/2; index++)
 80034a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034ac:	3301      	adds	r3, #1
 80034ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80034b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80034b8:	d9da      	bls.n	8003470 <BSP_AUDIO_IN_PDMToPCM+0x18>
  }
  
  for(index = 0; index < DEFAULT_AUDIO_IN_CHANNEL_NBR; index++)
 80034ba:	2300      	movs	r3, #0
 80034bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80034c0:	e019      	b.n	80034f6 <BSP_AUDIO_IN_PDMToPCM+0x9e>
  {
    /* PDM to PCM filter */
	PDM_Filter((uint8_t*)&AppPDM[index], (uint16_t*)&(PCMBuf[index]), &PDM_FilterHandler[index]);
 80034c2:	f107 020c 	add.w	r2, r7, #12
 80034c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	18d0      	adds	r0, r2, r3
 80034ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	683a      	ldr	r2, [r7, #0]
 80034d6:	18d1      	adds	r1, r2, r3
 80034d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034dc:	224c      	movs	r2, #76	@ 0x4c
 80034de:	fb02 f303 	mul.w	r3, r2, r3
 80034e2:	4a16      	ldr	r2, [pc, #88]	@ (800353c <BSP_AUDIO_IN_PDMToPCM+0xe4>)
 80034e4:	4413      	add	r3, r2
 80034e6:	461a      	mov	r2, r3
 80034e8:	f011 fc1a 	bl	8014d20 <PDM_Filter>
  for(index = 0; index < DEFAULT_AUDIO_IN_CHANNEL_NBR; index++)
 80034ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034f0:	3301      	adds	r3, #1
 80034f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80034f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0e1      	beq.n	80034c2 <BSP_AUDIO_IN_PDMToPCM+0x6a>
  }
  /* Duplicate samples since a single microphone in mounted on STM32F4-Discovery */
  for(index = 0; index < PCM_OUT_SIZE; index++)
 80034fe:	2300      	movs	r3, #0
 8003500:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003504:	e011      	b.n	800352a <BSP_AUDIO_IN_PDMToPCM+0xd2>
  {
    PCMBuf[(index<<1)+1] = PCMBuf[index<<1];
 8003506:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	683a      	ldr	r2, [r7, #0]
 800350e:	441a      	add	r2, r3
 8003510:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	3302      	adds	r3, #2
 8003518:	6839      	ldr	r1, [r7, #0]
 800351a:	440b      	add	r3, r1
 800351c:	8812      	ldrh	r2, [r2, #0]
 800351e:	801a      	strh	r2, [r3, #0]
  for(index = 0; index < PCM_OUT_SIZE; index++)
 8003520:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003524:	3301      	adds	r3, #1
 8003526:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800352a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800352e:	2b0f      	cmp	r3, #15
 8003530:	d9e9      	bls.n	8003506 <BSP_AUDIO_IN_PDMToPCM+0xae>
  }
  
  /* Return AUDIO_OK when all operations are correctly done */
  return AUDIO_OK; 
 8003532:	2300      	movs	r3, #0
}
 8003534:	4618      	mov	r0, r3
 8003536:	3790      	adds	r7, #144	@ 0x90
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	20004940 	.word	0x20004940

08003540 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8003548:	f7fe f804 	bl	8001554 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 800354c:	bf00      	nop
 800354e:	3708      	adds	r7, #8
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <HAL_I2S_RxHalfCpltCallback>:
/**
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 800355c:	f7fe f842 	bl	80015e4 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8003560:	bf00      	nop
 8003562:	3708      	adds	r7, #8
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <BSP_AUDIO_IN_ClockConfig>:
  * @param  Params : pointer on additional configuration parameters, can be NULL.   
  * @note   This API is called by BSP_AUDIO_IN_Init()
  *         Being __weak it can be overwritten by the application
  */
__weak void BSP_AUDIO_IN_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b088      	sub	sp, #32
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;

  /*Enable PLLI2S clock*/
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8003574:	f107 0310 	add.w	r3, r7, #16
 8003578:	4618      	mov	r0, r3
 800357a:	f006 fa69 	bl	8009a50 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((AudioFreq & 0x7) == 0)
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10b      	bne.n	80035a0 <BSP_AUDIO_IN_ClockConfig+0x38>
  {
    /* Audio frequency multiple of 8 (8/16/32/48/96/192)*/
    /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN = 192 Mhz */
    /* I2SCLK = PLLI2S_VCO Output/PLLI2SR = 192/6 = 32 Mhz */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003588:	2301      	movs	r3, #1
 800358a:	613b      	str	r3, [r7, #16]
    rccclkinit.PLLI2S.PLLI2SN = 192;
 800358c:	23c0      	movs	r3, #192	@ 0xc0
 800358e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SR = 6;
 8003590:	2306      	movs	r3, #6
 8003592:	61bb      	str	r3, [r7, #24]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8003594:	f107 0310 	add.w	r3, r7, #16
 8003598:	4618      	mov	r0, r3
 800359a:	f006 f977 	bl	800988c <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 290;
    rccclkinit.PLLI2S.PLLI2SR = 2;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800359e:	e00b      	b.n	80035b8 <BSP_AUDIO_IN_ClockConfig+0x50>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80035a0:	2301      	movs	r3, #1
 80035a2:	613b      	str	r3, [r7, #16]
    rccclkinit.PLLI2S.PLLI2SN = 290;
 80035a4:	f44f 7391 	mov.w	r3, #290	@ 0x122
 80035a8:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SR = 2;
 80035aa:	2302      	movs	r3, #2
 80035ac:	61bb      	str	r3, [r7, #24]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80035ae:	f107 0310 	add.w	r3, r7, #16
 80035b2:	4618      	mov	r0, r3
 80035b4:	f006 f96a 	bl	800988c <HAL_RCCEx_PeriphCLKConfig>
}
 80035b8:	bf00      	nop
 80035ba:	3720      	adds	r7, #32
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <BSP_AUDIO_IN_MspInit>:
  * @brief  BSP AUDIO IN MSP Init.
  * @param  hi2s: I2S handle
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_IN_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b08c      	sub	sp, #48	@ 0x30
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sRx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the I2S2 peripheral clock */
  I2S2_CLK_ENABLE();
 80035ca:	2300      	movs	r3, #0
 80035cc:	61bb      	str	r3, [r7, #24]
 80035ce:	4b4d      	ldr	r3, [pc, #308]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 80035d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d2:	4a4c      	ldr	r2, [pc, #304]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 80035d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80035da:	4b4a      	ldr	r3, [pc, #296]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 80035dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035e2:	61bb      	str	r3, [r7, #24]
 80035e4:	69bb      	ldr	r3, [r7, #24]

  /* Enable I2S GPIO clocks */
  I2S2_SCK_GPIO_CLK_ENABLE();
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
 80035ea:	4b46      	ldr	r3, [pc, #280]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 80035ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ee:	4a45      	ldr	r2, [pc, #276]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 80035f0:	f043 0302 	orr.w	r3, r3, #2
 80035f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035f6:	4b43      	ldr	r3, [pc, #268]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	617b      	str	r3, [r7, #20]
 8003600:	697b      	ldr	r3, [r7, #20]
  I2S2_MOSI_GPIO_CLK_ENABLE();
 8003602:	2300      	movs	r3, #0
 8003604:	613b      	str	r3, [r7, #16]
 8003606:	4b3f      	ldr	r3, [pc, #252]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360a:	4a3e      	ldr	r2, [pc, #248]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 800360c:	f043 0304 	orr.w	r3, r3, #4
 8003610:	6313      	str	r3, [r2, #48]	@ 0x30
 8003612:	4b3c      	ldr	r3, [pc, #240]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003616:	f003 0304 	and.w	r3, r3, #4
 800361a:	613b      	str	r3, [r7, #16]
 800361c:	693b      	ldr	r3, [r7, #16]
  
  /* I2S2 pins configuration: SCK and MOSI pins ------------------------------*/
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800361e:	2302      	movs	r3, #2
 8003620:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8003622:	2300      	movs	r3, #0
 8003624:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8003626:	2302      	movs	r3, #2
 8003628:	62bb      	str	r3, [r7, #40]	@ 0x28

  GPIO_InitStruct.Pin       = I2S2_SCK_PIN; 
 800362a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800362e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = I2S2_SCK_AF;
 8003630:	2305      	movs	r3, #5
 8003632:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S2_SCK_GPIO_PORT, &GPIO_InitStruct);
 8003634:	f107 031c 	add.w	r3, r7, #28
 8003638:	4619      	mov	r1, r3
 800363a:	4833      	ldr	r0, [pc, #204]	@ (8003708 <BSP_AUDIO_IN_MspInit+0x148>)
 800363c:	f000 ff8e 	bl	800455c <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin       = I2S2_MOSI_PIN ;
 8003640:	2308      	movs	r3, #8
 8003642:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = I2S2_MOSI_AF;
 8003644:	2305      	movs	r3, #5
 8003646:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S2_MOSI_GPIO_PORT, &GPIO_InitStruct); 
 8003648:	f107 031c 	add.w	r3, r7, #28
 800364c:	4619      	mov	r1, r3
 800364e:	482f      	ldr	r0, [pc, #188]	@ (800370c <BSP_AUDIO_IN_MspInit+0x14c>)
 8003650:	f000 ff84 	bl	800455c <HAL_GPIO_Init>

  /* Enable the DMA clock */
  I2S2_DMAx_CLK_ENABLE();
 8003654:	2300      	movs	r3, #0
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	4b2a      	ldr	r3, [pc, #168]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 800365a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365c:	4a29      	ldr	r2, [pc, #164]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 800365e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003662:	6313      	str	r3, [r2, #48]	@ 0x30
 8003664:	4b27      	ldr	r3, [pc, #156]	@ (8003704 <BSP_AUDIO_IN_MspInit+0x144>)
 8003666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003668:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800366c:	60fb      	str	r3, [r7, #12]
 800366e:	68fb      	ldr	r3, [r7, #12]
    
  if(hi2s->Instance == I2S2)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a26      	ldr	r2, [pc, #152]	@ (8003710 <BSP_AUDIO_IN_MspInit+0x150>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d137      	bne.n	80036ea <BSP_AUDIO_IN_MspInit+0x12a>
  {
    /* Configure the hdma_i2sRx handle parameters */   
    hdma_i2sRx.Init.Channel             = I2S2_DMAx_CHANNEL;
 800367a:	4b26      	ldr	r3, [pc, #152]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 800367c:	2200      	movs	r2, #0
 800367e:	605a      	str	r2, [r3, #4]
    hdma_i2sRx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8003680:	4b24      	ldr	r3, [pc, #144]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 8003682:	2200      	movs	r2, #0
 8003684:	609a      	str	r2, [r3, #8]
    hdma_i2sRx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8003686:	4b23      	ldr	r3, [pc, #140]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 8003688:	2200      	movs	r2, #0
 800368a:	60da      	str	r2, [r3, #12]
    hdma_i2sRx.Init.MemInc              = DMA_MINC_ENABLE;
 800368c:	4b21      	ldr	r3, [pc, #132]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 800368e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003692:	611a      	str	r2, [r3, #16]
    hdma_i2sRx.Init.PeriphDataAlignment = I2S2_DMAx_PERIPH_DATA_SIZE;
 8003694:	4b1f      	ldr	r3, [pc, #124]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 8003696:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800369a:	615a      	str	r2, [r3, #20]
    hdma_i2sRx.Init.MemDataAlignment    = I2S2_DMAx_MEM_DATA_SIZE;
 800369c:	4b1d      	ldr	r3, [pc, #116]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 800369e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036a2:	619a      	str	r2, [r3, #24]
    hdma_i2sRx.Init.Mode                = DMA_CIRCULAR;
 80036a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036aa:	61da      	str	r2, [r3, #28]
    hdma_i2sRx.Init.Priority            = DMA_PRIORITY_HIGH;
 80036ac:	4b19      	ldr	r3, [pc, #100]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036ae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80036b2:	621a      	str	r2, [r3, #32]
    hdma_i2sRx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80036b4:	4b17      	ldr	r3, [pc, #92]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sRx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80036ba:	4b16      	ldr	r3, [pc, #88]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036bc:	2203      	movs	r2, #3
 80036be:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sRx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80036c0:	4b14      	ldr	r3, [pc, #80]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036c2:	2200      	movs	r2, #0
 80036c4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sRx.Init.PeriphBurst         = DMA_MBURST_SINGLE; 
 80036c6:	4b13      	ldr	r3, [pc, #76]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sRx.Instance = I2S2_DMAx_STREAM;
 80036cc:	4b11      	ldr	r3, [pc, #68]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036ce:	4a12      	ldr	r2, [pc, #72]	@ (8003718 <BSP_AUDIO_IN_MspInit+0x158>)
 80036d0:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmarx, hdma_i2sRx);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a0f      	ldr	r2, [pc, #60]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80036d8:	4a0e      	ldr	r2, [pc, #56]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sRx);
 80036de:	480d      	ldr	r0, [pc, #52]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036e0:	f000 fbac 	bl	8003e3c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sRx);      
 80036e4:	480b      	ldr	r0, [pc, #44]	@ (8003714 <BSP_AUDIO_IN_MspInit+0x154>)
 80036e6:	f000 fafb 	bl	8003ce0 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S2_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 80036ea:	2200      	movs	r2, #0
 80036ec:	210f      	movs	r1, #15
 80036ee:	200e      	movs	r0, #14
 80036f0:	f000 fabf 	bl	8003c72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S2_DMAx_IRQ); 
 80036f4:	200e      	movs	r0, #14
 80036f6:	f000 fad8 	bl	8003caa <HAL_NVIC_EnableIRQ>
}
 80036fa:	bf00      	nop
 80036fc:	3730      	adds	r7, #48	@ 0x30
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	40023800 	.word	0x40023800
 8003708:	40020400 	.word	0x40020400
 800370c:	40020800 	.word	0x40020800
 8003710:	40003800 	.word	0x40003800
 8003714:	20004a44 	.word	0x20004a44
 8003718:	40026058 	.word	0x40026058

0800371c <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8003720:	bf00      	nop
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
	...

0800372c <PDMDecoder_Init>:
  * @param  ChnlNbrIn: Number of input audio channels in the PDM buffer
  * @param  ChnlNbrOut: Number of desired output audio channels in the  resulting PCM buffer
  *         Number of audio channels (1: mono; 2: stereo)
  */
static void PDMDecoder_Init(uint32_t AudioFreq, uint32_t ChnlNbrIn, uint32_t ChnlNbrOut)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
  uint32_t index = 0;
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]

  /* Enable CRC peripheral to unlock the PDM library */
  __HAL_RCC_CRC_CLK_ENABLE();
 800373c:	2300      	movs	r3, #0
 800373e:	613b      	str	r3, [r7, #16]
 8003740:	4b43      	ldr	r3, [pc, #268]	@ (8003850 <PDMDecoder_Init+0x124>)
 8003742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003744:	4a42      	ldr	r2, [pc, #264]	@ (8003850 <PDMDecoder_Init+0x124>)
 8003746:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800374a:	6313      	str	r3, [r2, #48]	@ 0x30
 800374c:	4b40      	ldr	r3, [pc, #256]	@ (8003850 <PDMDecoder_Init+0x124>)
 800374e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003750:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003754:	613b      	str	r3, [r7, #16]
 8003756:	693b      	ldr	r3, [r7, #16]

  for(index = 0; index < ChnlNbrIn; index++)
 8003758:	2300      	movs	r3, #0
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	e06e      	b.n	800383c <PDMDecoder_Init+0x110>
  {
    /* Init PDM filters */
    PDM_FilterHandler[index].bit_order  = PDM_FILTER_BIT_ORDER_LSB;
 800375e:	4a3d      	ldr	r2, [pc, #244]	@ (8003854 <PDMDecoder_Init+0x128>)
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	214c      	movs	r1, #76	@ 0x4c
 8003764:	fb01 f303 	mul.w	r3, r1, r3
 8003768:	4413      	add	r3, r2
 800376a:	2200      	movs	r2, #0
 800376c:	801a      	strh	r2, [r3, #0]
    PDM_FilterHandler[index].endianness = PDM_FILTER_ENDIANNESS_LE;
 800376e:	4a39      	ldr	r2, [pc, #228]	@ (8003854 <PDMDecoder_Init+0x128>)
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	214c      	movs	r1, #76	@ 0x4c
 8003774:	fb01 f303 	mul.w	r3, r1, r3
 8003778:	4413      	add	r3, r2
 800377a:	3302      	adds	r3, #2
 800377c:	2200      	movs	r2, #0
 800377e:	801a      	strh	r2, [r3, #0]
    PDM_FilterHandler[index].high_pass_tap = 2122358088;
 8003780:	4a34      	ldr	r2, [pc, #208]	@ (8003854 <PDMDecoder_Init+0x128>)
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	214c      	movs	r1, #76	@ 0x4c
 8003786:	fb01 f303 	mul.w	r3, r1, r3
 800378a:	4413      	add	r3, r2
 800378c:	3304      	adds	r3, #4
 800378e:	4a32      	ldr	r2, [pc, #200]	@ (8003858 <PDMDecoder_Init+0x12c>)
 8003790:	601a      	str	r2, [r3, #0]
    PDM_FilterHandler[index].out_ptr_channels = ChnlNbrOut;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	b298      	uxth	r0, r3
 8003796:	4a2f      	ldr	r2, [pc, #188]	@ (8003854 <PDMDecoder_Init+0x128>)
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	214c      	movs	r1, #76	@ 0x4c
 800379c:	fb01 f303 	mul.w	r3, r1, r3
 80037a0:	4413      	add	r3, r2
 80037a2:	330a      	adds	r3, #10
 80037a4:	4602      	mov	r2, r0
 80037a6:	801a      	strh	r2, [r3, #0]
    PDM_FilterHandler[index].in_ptr_channels  = ChnlNbrIn;
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	b298      	uxth	r0, r3
 80037ac:	4a29      	ldr	r2, [pc, #164]	@ (8003854 <PDMDecoder_Init+0x128>)
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	214c      	movs	r1, #76	@ 0x4c
 80037b2:	fb01 f303 	mul.w	r3, r1, r3
 80037b6:	4413      	add	r3, r2
 80037b8:	3308      	adds	r3, #8
 80037ba:	4602      	mov	r2, r0
 80037bc:	801a      	strh	r2, [r3, #0]
    PDM_Filter_Init((PDM_Filter_Handler_t *)(&PDM_FilterHandler[index]));
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	224c      	movs	r2, #76	@ 0x4c
 80037c2:	fb02 f303 	mul.w	r3, r2, r3
 80037c6:	4a23      	ldr	r2, [pc, #140]	@ (8003854 <PDMDecoder_Init+0x128>)
 80037c8:	4413      	add	r3, r2
 80037ca:	4618      	mov	r0, r3
 80037cc:	f011 f8d2 	bl	8014974 <PDM_Filter_Init>

    /* PDM lib config phase */
    PDM_FilterConfig[index].output_samples_number = AudioFreq/1000;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	4a22      	ldr	r2, [pc, #136]	@ (800385c <PDMDecoder_Init+0x130>)
 80037d4:	fba2 2303 	umull	r2, r3, r2, r3
 80037d8:	099b      	lsrs	r3, r3, #6
 80037da:	b298      	uxth	r0, r3
 80037dc:	4920      	ldr	r1, [pc, #128]	@ (8003860 <PDMDecoder_Init+0x134>)
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	4613      	mov	r3, r2
 80037e2:	005b      	lsls	r3, r3, #1
 80037e4:	4413      	add	r3, r2
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	440b      	add	r3, r1
 80037ea:	3302      	adds	r3, #2
 80037ec:	4602      	mov	r2, r0
 80037ee:	801a      	strh	r2, [r3, #0]
    PDM_FilterConfig[index].mic_gain = 24;
 80037f0:	491b      	ldr	r1, [pc, #108]	@ (8003860 <PDMDecoder_Init+0x134>)
 80037f2:	697a      	ldr	r2, [r7, #20]
 80037f4:	4613      	mov	r3, r2
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	4413      	add	r3, r2
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	440b      	add	r3, r1
 80037fe:	3304      	adds	r3, #4
 8003800:	2218      	movs	r2, #24
 8003802:	801a      	strh	r2, [r3, #0]
    PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8003804:	4916      	ldr	r1, [pc, #88]	@ (8003860 <PDMDecoder_Init+0x134>)
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	4613      	mov	r3, r2
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	4413      	add	r3, r2
 800380e:	005b      	lsls	r3, r3, #1
 8003810:	440b      	add	r3, r1
 8003812:	2202      	movs	r2, #2
 8003814:	801a      	strh	r2, [r3, #0]
    PDM_Filter_setConfig((PDM_Filter_Handler_t *)&PDM_FilterHandler[index], &PDM_FilterConfig[index]);
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	224c      	movs	r2, #76	@ 0x4c
 800381a:	fb02 f303 	mul.w	r3, r2, r3
 800381e:	4a0d      	ldr	r2, [pc, #52]	@ (8003854 <PDMDecoder_Init+0x128>)
 8003820:	1898      	adds	r0, r3, r2
 8003822:	697a      	ldr	r2, [r7, #20]
 8003824:	4613      	mov	r3, r2
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	4413      	add	r3, r2
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	4a0c      	ldr	r2, [pc, #48]	@ (8003860 <PDMDecoder_Init+0x134>)
 800382e:	4413      	add	r3, r2
 8003830:	4619      	mov	r1, r3
 8003832:	f011 f96f 	bl	8014b14 <PDM_Filter_setConfig>
  for(index = 0; index < ChnlNbrIn; index++)
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	3301      	adds	r3, #1
 800383a:	617b      	str	r3, [r7, #20]
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	429a      	cmp	r2, r3
 8003842:	d38c      	bcc.n	800375e <PDMDecoder_Init+0x32>
  }
}
 8003844:	bf00      	nop
 8003846:	bf00      	nop
 8003848:	3718      	adds	r7, #24
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	40023800 	.word	0x40023800
 8003854:	20004940 	.word	0x20004940
 8003858:	7e809d48 	.word	0x7e809d48
 800385c:	10624dd3 	.word	0x10624dd3
 8003860:	200049d8 	.word	0x200049d8

08003864 <I2S2_Init>:
  *         Devices RevA/Z and through dedicated PLLI2S_R in Devices RevB/Y)
  *         is already configured and ready to be used.    
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S2_Init(uint32_t AudioFreq)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioInI2s Instance parameter */
  hAudioInI2s.Instance          = I2S2;
 800386c:	4b17      	ldr	r3, [pc, #92]	@ (80038cc <I2S2_Init+0x68>)
 800386e:	4a18      	ldr	r2, [pc, #96]	@ (80038d0 <I2S2_Init+0x6c>)
 8003870:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioInI2s);
 8003872:	4b16      	ldr	r3, [pc, #88]	@ (80038cc <I2S2_Init+0x68>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	69da      	ldr	r2, [r3, #28]
 8003878:	4b14      	ldr	r3, [pc, #80]	@ (80038cc <I2S2_Init+0x68>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003880:	61da      	str	r2, [r3, #28]
  
  /* I2S2 peripheral configuration */
  hAudioInI2s.Init.AudioFreq    = 2 * AudioFreq;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	4a11      	ldr	r2, [pc, #68]	@ (80038cc <I2S2_Init+0x68>)
 8003888:	6153      	str	r3, [r2, #20]
  hAudioInI2s.Init.ClockSource  = I2S_CLOCK_PLL;
 800388a:	4b10      	ldr	r3, [pc, #64]	@ (80038cc <I2S2_Init+0x68>)
 800388c:	2200      	movs	r2, #0
 800388e:	61da      	str	r2, [r3, #28]
  hAudioInI2s.Init.CPOL         = I2S_CPOL_HIGH;
 8003890:	4b0e      	ldr	r3, [pc, #56]	@ (80038cc <I2S2_Init+0x68>)
 8003892:	2208      	movs	r2, #8
 8003894:	619a      	str	r2, [r3, #24]
  hAudioInI2s.Init.DataFormat   = I2S_DATAFORMAT_16B;
 8003896:	4b0d      	ldr	r3, [pc, #52]	@ (80038cc <I2S2_Init+0x68>)
 8003898:	2200      	movs	r2, #0
 800389a:	60da      	str	r2, [r3, #12]
  hAudioInI2s.Init.MCLKOutput   = I2S_MCLKOUTPUT_DISABLE;
 800389c:	4b0b      	ldr	r3, [pc, #44]	@ (80038cc <I2S2_Init+0x68>)
 800389e:	2200      	movs	r2, #0
 80038a0:	611a      	str	r2, [r3, #16]
  hAudioInI2s.Init.Mode         = I2S_MODE_MASTER_RX;
 80038a2:	4b0a      	ldr	r3, [pc, #40]	@ (80038cc <I2S2_Init+0x68>)
 80038a4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80038a8:	605a      	str	r2, [r3, #4]
  hAudioInI2s.Init.Standard     = I2S_STANDARD_LSB;
 80038aa:	4b08      	ldr	r3, [pc, #32]	@ (80038cc <I2S2_Init+0x68>)
 80038ac:	2220      	movs	r2, #32
 80038ae:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioInI2s) != HAL_OK)
 80038b0:	4806      	ldr	r0, [pc, #24]	@ (80038cc <I2S2_Init+0x68>)
 80038b2:	f004 f9e5 	bl	8007c80 <HAL_I2S_Init>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <I2S2_Init+0x5c>
  {
    return AUDIO_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e000      	b.n	80038c2 <I2S2_Init+0x5e>
  }
  else
  {
    return AUDIO_OK; 
 80038c0:	2300      	movs	r3, #0
  }
}  
 80038c2:	4618      	mov	r0, r3
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	200048f8 	.word	0x200048f8
 80038d0:	40003800 	.word	0x40003800

080038d4 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a07      	ldr	r2, [pc, #28]	@ (8003900 <HAL_I2S_ErrorCallback+0x2c>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d101      	bne.n	80038ea <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 80038e6:	f7fd fcdd 	bl	80012a4 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a05      	ldr	r2, [pc, #20]	@ (8003904 <HAL_I2S_ErrorCallback+0x30>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d101      	bne.n	80038f8 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 80038f4:	f7ff ff12 	bl	800371c <BSP_AUDIO_IN_Error_Callback>
  }
}
 80038f8:	bf00      	nop
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	40003c00 	.word	0x40003c00
 8003904:	40003800 	.word	0x40003800

08003908 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800390c:	4b16      	ldr	r3, [pc, #88]	@ (8003968 <SystemInit+0x60>)
 800390e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003912:	4a15      	ldr	r2, [pc, #84]	@ (8003968 <SystemInit+0x60>)
 8003914:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003918:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800391c:	4b13      	ldr	r3, [pc, #76]	@ (800396c <SystemInit+0x64>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a12      	ldr	r2, [pc, #72]	@ (800396c <SystemInit+0x64>)
 8003922:	f043 0301 	orr.w	r3, r3, #1
 8003926:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003928:	4b10      	ldr	r3, [pc, #64]	@ (800396c <SystemInit+0x64>)
 800392a:	2200      	movs	r2, #0
 800392c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800392e:	4b0f      	ldr	r3, [pc, #60]	@ (800396c <SystemInit+0x64>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a0e      	ldr	r2, [pc, #56]	@ (800396c <SystemInit+0x64>)
 8003934:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8003938:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800393c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800393e:	4b0b      	ldr	r3, [pc, #44]	@ (800396c <SystemInit+0x64>)
 8003940:	4a0b      	ldr	r2, [pc, #44]	@ (8003970 <SystemInit+0x68>)
 8003942:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003944:	4b09      	ldr	r3, [pc, #36]	@ (800396c <SystemInit+0x64>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a08      	ldr	r2, [pc, #32]	@ (800396c <SystemInit+0x64>)
 800394a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800394e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003950:	4b06      	ldr	r3, [pc, #24]	@ (800396c <SystemInit+0x64>)
 8003952:	2200      	movs	r2, #0
 8003954:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003956:	4b04      	ldr	r3, [pc, #16]	@ (8003968 <SystemInit+0x60>)
 8003958:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800395c:	609a      	str	r2, [r3, #8]
#endif
}
 800395e:	bf00      	nop
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	e000ed00 	.word	0xe000ed00
 800396c:	40023800 	.word	0x40023800
 8003970:	24003010 	.word	0x24003010

08003974 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003978:	4b0b      	ldr	r3, [pc, #44]	@ (80039a8 <HAL_Init+0x34>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a0a      	ldr	r2, [pc, #40]	@ (80039a8 <HAL_Init+0x34>)
 800397e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003982:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003984:	4b08      	ldr	r3, [pc, #32]	@ (80039a8 <HAL_Init+0x34>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a07      	ldr	r2, [pc, #28]	@ (80039a8 <HAL_Init+0x34>)
 800398a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800398e:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003990:	2003      	movs	r0, #3
 8003992:	f000 f963 	bl	8003c5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003996:	200f      	movs	r0, #15
 8003998:	f000 f810 	bl	80039bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800399c:	f000 f806 	bl	80039ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	40023c00 	.word	0x40023c00

080039ac <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80039b0:	bf00      	nop
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
	...

080039bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039c4:	4b12      	ldr	r3, [pc, #72]	@ (8003a10 <HAL_InitTick+0x54>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	4b12      	ldr	r3, [pc, #72]	@ (8003a14 <HAL_InitTick+0x58>)
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	4619      	mov	r1, r3
 80039ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80039d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80039d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039da:	4618      	mov	r0, r3
 80039dc:	f000 f973 	bl	8003cc6 <HAL_SYSTICK_Config>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e00e      	b.n	8003a08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2b0f      	cmp	r3, #15
 80039ee:	d80a      	bhi.n	8003a06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039f0:	2200      	movs	r2, #0
 80039f2:	6879      	ldr	r1, [r7, #4]
 80039f4:	f04f 30ff 	mov.w	r0, #4294967295
 80039f8:	f000 f93b 	bl	8003c72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039fc:	4a06      	ldr	r2, [pc, #24]	@ (8003a18 <HAL_InitTick+0x5c>)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
 8003a04:	e000      	b.n	8003a08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3708      	adds	r7, #8
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	200000c0 	.word	0x200000c0
 8003a14:	200000c8 	.word	0x200000c8
 8003a18:	200000c4 	.word	0x200000c4

08003a1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a20:	4b06      	ldr	r3, [pc, #24]	@ (8003a3c <HAL_IncTick+0x20>)
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	461a      	mov	r2, r3
 8003a26:	4b06      	ldr	r3, [pc, #24]	@ (8003a40 <HAL_IncTick+0x24>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4413      	add	r3, r2
 8003a2c:	4a04      	ldr	r2, [pc, #16]	@ (8003a40 <HAL_IncTick+0x24>)
 8003a2e:	6013      	str	r3, [r2, #0]
}
 8003a30:	bf00      	nop
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	200000c8 	.word	0x200000c8
 8003a40:	20004aa4 	.word	0x20004aa4

08003a44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  return uwTick;
 8003a48:	4b03      	ldr	r3, [pc, #12]	@ (8003a58 <HAL_GetTick+0x14>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	20004aa4 	.word	0x20004aa4

08003a5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a64:	f7ff ffee 	bl	8003a44 <HAL_GetTick>
 8003a68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a74:	d005      	beq.n	8003a82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a76:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa0 <HAL_Delay+0x44>)
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4413      	add	r3, r2
 8003a80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a82:	bf00      	nop
 8003a84:	f7ff ffde 	bl	8003a44 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d8f7      	bhi.n	8003a84 <HAL_Delay+0x28>
  {
  }
}
 8003a94:	bf00      	nop
 8003a96:	bf00      	nop
 8003a98:	3710      	adds	r7, #16
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	200000c8 	.word	0x200000c8

08003aa4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 8003aa8:	4b03      	ldr	r3, [pc, #12]	@ (8003ab8 <HAL_GetREVID+0x14>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	0c1b      	lsrs	r3, r3, #16
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr
 8003ab8:	e0042000 	.word	0xe0042000

08003abc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b085      	sub	sp, #20
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f003 0307 	and.w	r3, r3, #7
 8003aca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003acc:	4b0c      	ldr	r3, [pc, #48]	@ (8003b00 <__NVIC_SetPriorityGrouping+0x44>)
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ad2:	68ba      	ldr	r2, [r7, #8]
 8003ad4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ad8:	4013      	ands	r3, r2
 8003ada:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ae4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ae8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003aee:	4a04      	ldr	r2, [pc, #16]	@ (8003b00 <__NVIC_SetPriorityGrouping+0x44>)
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	60d3      	str	r3, [r2, #12]
}
 8003af4:	bf00      	nop
 8003af6:	3714      	adds	r7, #20
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr
 8003b00:	e000ed00 	.word	0xe000ed00

08003b04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b04:	b480      	push	{r7}
 8003b06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b08:	4b04      	ldr	r3, [pc, #16]	@ (8003b1c <__NVIC_GetPriorityGrouping+0x18>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	0a1b      	lsrs	r3, r3, #8
 8003b0e:	f003 0307 	and.w	r3, r3, #7
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr
 8003b1c:	e000ed00 	.word	0xe000ed00

08003b20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	4603      	mov	r3, r0
 8003b28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	db0b      	blt.n	8003b4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b32:	79fb      	ldrb	r3, [r7, #7]
 8003b34:	f003 021f 	and.w	r2, r3, #31
 8003b38:	4907      	ldr	r1, [pc, #28]	@ (8003b58 <__NVIC_EnableIRQ+0x38>)
 8003b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3e:	095b      	lsrs	r3, r3, #5
 8003b40:	2001      	movs	r0, #1
 8003b42:	fa00 f202 	lsl.w	r2, r0, r2
 8003b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b4a:	bf00      	nop
 8003b4c:	370c      	adds	r7, #12
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	e000e100 	.word	0xe000e100

08003b5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	4603      	mov	r3, r0
 8003b64:	6039      	str	r1, [r7, #0]
 8003b66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	db0a      	blt.n	8003b86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	b2da      	uxtb	r2, r3
 8003b74:	490c      	ldr	r1, [pc, #48]	@ (8003ba8 <__NVIC_SetPriority+0x4c>)
 8003b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7a:	0112      	lsls	r2, r2, #4
 8003b7c:	b2d2      	uxtb	r2, r2
 8003b7e:	440b      	add	r3, r1
 8003b80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b84:	e00a      	b.n	8003b9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	b2da      	uxtb	r2, r3
 8003b8a:	4908      	ldr	r1, [pc, #32]	@ (8003bac <__NVIC_SetPriority+0x50>)
 8003b8c:	79fb      	ldrb	r3, [r7, #7]
 8003b8e:	f003 030f 	and.w	r3, r3, #15
 8003b92:	3b04      	subs	r3, #4
 8003b94:	0112      	lsls	r2, r2, #4
 8003b96:	b2d2      	uxtb	r2, r2
 8003b98:	440b      	add	r3, r1
 8003b9a:	761a      	strb	r2, [r3, #24]
}
 8003b9c:	bf00      	nop
 8003b9e:	370c      	adds	r7, #12
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr
 8003ba8:	e000e100 	.word	0xe000e100
 8003bac:	e000ed00 	.word	0xe000ed00

08003bb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b089      	sub	sp, #36	@ 0x24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	60b9      	str	r1, [r7, #8]
 8003bba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f003 0307 	and.w	r3, r3, #7
 8003bc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	f1c3 0307 	rsb	r3, r3, #7
 8003bca:	2b04      	cmp	r3, #4
 8003bcc:	bf28      	it	cs
 8003bce:	2304      	movcs	r3, #4
 8003bd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	3304      	adds	r3, #4
 8003bd6:	2b06      	cmp	r3, #6
 8003bd8:	d902      	bls.n	8003be0 <NVIC_EncodePriority+0x30>
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	3b03      	subs	r3, #3
 8003bde:	e000      	b.n	8003be2 <NVIC_EncodePriority+0x32>
 8003be0:	2300      	movs	r3, #0
 8003be2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003be4:	f04f 32ff 	mov.w	r2, #4294967295
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	fa02 f303 	lsl.w	r3, r2, r3
 8003bee:	43da      	mvns	r2, r3
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	401a      	ands	r2, r3
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8003c02:	43d9      	mvns	r1, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c08:	4313      	orrs	r3, r2
         );
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3724      	adds	r7, #36	@ 0x24
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
	...

08003c18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	3b01      	subs	r3, #1
 8003c24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c28:	d301      	bcc.n	8003c2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e00f      	b.n	8003c4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c58 <SysTick_Config+0x40>)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	3b01      	subs	r3, #1
 8003c34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c36:	210f      	movs	r1, #15
 8003c38:	f04f 30ff 	mov.w	r0, #4294967295
 8003c3c:	f7ff ff8e 	bl	8003b5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c40:	4b05      	ldr	r3, [pc, #20]	@ (8003c58 <SysTick_Config+0x40>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c46:	4b04      	ldr	r3, [pc, #16]	@ (8003c58 <SysTick_Config+0x40>)
 8003c48:	2207      	movs	r2, #7
 8003c4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3708      	adds	r7, #8
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	e000e010 	.word	0xe000e010

08003c5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff ff29 	bl	8003abc <__NVIC_SetPriorityGrouping>
}
 8003c6a:	bf00      	nop
 8003c6c:	3708      	adds	r7, #8
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c72:	b580      	push	{r7, lr}
 8003c74:	b086      	sub	sp, #24
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	4603      	mov	r3, r0
 8003c7a:	60b9      	str	r1, [r7, #8]
 8003c7c:	607a      	str	r2, [r7, #4]
 8003c7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c80:	2300      	movs	r3, #0
 8003c82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c84:	f7ff ff3e 	bl	8003b04 <__NVIC_GetPriorityGrouping>
 8003c88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	68b9      	ldr	r1, [r7, #8]
 8003c8e:	6978      	ldr	r0, [r7, #20]
 8003c90:	f7ff ff8e 	bl	8003bb0 <NVIC_EncodePriority>
 8003c94:	4602      	mov	r2, r0
 8003c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c9a:	4611      	mov	r1, r2
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7ff ff5d 	bl	8003b5c <__NVIC_SetPriority>
}
 8003ca2:	bf00      	nop
 8003ca4:	3718      	adds	r7, #24
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b082      	sub	sp, #8
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7ff ff31 	bl	8003b20 <__NVIC_EnableIRQ>
}
 8003cbe:	bf00      	nop
 8003cc0:	3708      	adds	r7, #8
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b082      	sub	sp, #8
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f7ff ffa2 	bl	8003c18 <SysTick_Config>
 8003cd4:	4603      	mov	r3, r0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3708      	adds	r7, #8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b086      	sub	sp, #24
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003cec:	f7ff feaa 	bl	8003a44 <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d101      	bne.n	8003cfc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e099      	b.n	8003e30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2202      	movs	r2, #2
 8003d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 0201 	bic.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d1c:	e00f      	b.n	8003d3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d1e:	f7ff fe91 	bl	8003a44 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	2b05      	cmp	r3, #5
 8003d2a:	d908      	bls.n	8003d3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2203      	movs	r2, #3
 8003d36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e078      	b.n	8003e30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1e8      	bne.n	8003d1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003d54:	697a      	ldr	r2, [r7, #20]
 8003d56:	4b38      	ldr	r3, [pc, #224]	@ (8003e38 <HAL_DMA_Init+0x158>)
 8003d58:	4013      	ands	r3, r2
 8003d5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685a      	ldr	r2, [r3, #4]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a1b      	ldr	r3, [r3, #32]
 8003d88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d94:	2b04      	cmp	r3, #4
 8003d96:	d107      	bne.n	8003da8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da0:	4313      	orrs	r3, r2
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	f023 0307 	bic.w	r3, r3, #7
 8003dbe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d117      	bne.n	8003e02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00e      	beq.n	8003e02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f000 fb3d 	bl	8004464 <DMA_CheckFifoParam>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d008      	beq.n	8003e02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2240      	movs	r2, #64	@ 0x40
 8003df4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e016      	b.n	8003e30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	697a      	ldr	r2, [r7, #20]
 8003e08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 faf4 	bl	80043f8 <DMA_CalcBaseAndBitshift>
 8003e10:	4603      	mov	r3, r0
 8003e12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e18:	223f      	movs	r2, #63	@ 0x3f
 8003e1a:	409a      	lsls	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3718      	adds	r7, #24
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	f010803f 	.word	0xf010803f

08003e3c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e050      	b.n	8003ef0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d101      	bne.n	8003e5e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	e048      	b.n	8003ef0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 0201 	bic.w	r2, r2, #1
 8003e6c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2200      	movs	r2, #0
 8003e74:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2200      	movs	r2, #0
 8003e84:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2200      	movs	r2, #0
 8003e94:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2221      	movs	r2, #33	@ 0x21
 8003e9c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 faaa 	bl	80043f8 <DMA_CalcBaseAndBitshift>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed0:	223f      	movs	r2, #63	@ 0x3f
 8003ed2:	409a      	lsls	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3710      	adds	r7, #16
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]
 8003f04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f06:	2300      	movs	r3, #0
 8003f08:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f0e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d101      	bne.n	8003f1e <HAL_DMA_Start_IT+0x26>
 8003f1a:	2302      	movs	r3, #2
 8003f1c:	e040      	b.n	8003fa0 <HAL_DMA_Start_IT+0xa8>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d12f      	bne.n	8003f92 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2202      	movs	r2, #2
 8003f36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	68b9      	ldr	r1, [r7, #8]
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f000 fa28 	bl	800439c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f50:	223f      	movs	r2, #63	@ 0x3f
 8003f52:	409a      	lsls	r2, r3
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 0216 	orr.w	r2, r2, #22
 8003f66:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d007      	beq.n	8003f80 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0208 	orr.w	r2, r2, #8
 8003f7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f042 0201 	orr.w	r2, r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	e005      	b.n	8003f9e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3718      	adds	r7, #24
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fb4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003fb6:	f7ff fd45 	bl	8003a44 <HAL_GetTick>
 8003fba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d008      	beq.n	8003fda <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2280      	movs	r2, #128	@ 0x80
 8003fcc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e052      	b.n	8004080 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f022 0216 	bic.w	r2, r2, #22
 8003fe8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	695a      	ldr	r2, [r3, #20]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ff8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d103      	bne.n	800400a <HAL_DMA_Abort+0x62>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004006:	2b00      	cmp	r3, #0
 8004008:	d007      	beq.n	800401a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0208 	bic.w	r2, r2, #8
 8004018:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f022 0201 	bic.w	r2, r2, #1
 8004028:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800402a:	e013      	b.n	8004054 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800402c:	f7ff fd0a 	bl	8003a44 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b05      	cmp	r3, #5
 8004038:	d90c      	bls.n	8004054 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2220      	movs	r2, #32
 800403e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2203      	movs	r2, #3
 8004044:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e015      	b.n	8004080 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0301 	and.w	r3, r3, #1
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1e4      	bne.n	800402c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004066:	223f      	movs	r2, #63	@ 0x3f
 8004068:	409a      	lsls	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004090:	2300      	movs	r3, #0
 8004092:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004094:	4b8e      	ldr	r3, [pc, #568]	@ (80042d0 <HAL_DMA_IRQHandler+0x248>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a8e      	ldr	r2, [pc, #568]	@ (80042d4 <HAL_DMA_IRQHandler+0x24c>)
 800409a:	fba2 2303 	umull	r2, r3, r2, r3
 800409e:	0a9b      	lsrs	r3, r3, #10
 80040a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b2:	2208      	movs	r2, #8
 80040b4:	409a      	lsls	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	4013      	ands	r3, r2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d01a      	beq.n	80040f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0304 	and.w	r3, r3, #4
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d013      	beq.n	80040f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 0204 	bic.w	r2, r2, #4
 80040da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e0:	2208      	movs	r2, #8
 80040e2:	409a      	lsls	r2, r3
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ec:	f043 0201 	orr.w	r2, r3, #1
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040f8:	2201      	movs	r2, #1
 80040fa:	409a      	lsls	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	4013      	ands	r3, r2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d012      	beq.n	800412a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00b      	beq.n	800412a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004116:	2201      	movs	r2, #1
 8004118:	409a      	lsls	r2, r3
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004122:	f043 0202 	orr.w	r2, r3, #2
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800412e:	2204      	movs	r2, #4
 8004130:	409a      	lsls	r2, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	4013      	ands	r3, r2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d012      	beq.n	8004160 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d00b      	beq.n	8004160 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800414c:	2204      	movs	r2, #4
 800414e:	409a      	lsls	r2, r3
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004158:	f043 0204 	orr.w	r2, r3, #4
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004164:	2210      	movs	r2, #16
 8004166:	409a      	lsls	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	4013      	ands	r3, r2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d043      	beq.n	80041f8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0308 	and.w	r3, r3, #8
 800417a:	2b00      	cmp	r3, #0
 800417c:	d03c      	beq.n	80041f8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004182:	2210      	movs	r2, #16
 8004184:	409a      	lsls	r2, r3
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d018      	beq.n	80041ca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d108      	bne.n	80041b8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d024      	beq.n	80041f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	4798      	blx	r3
 80041b6:	e01f      	b.n	80041f8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d01b      	beq.n	80041f8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	4798      	blx	r3
 80041c8:	e016      	b.n	80041f8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d107      	bne.n	80041e8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 0208 	bic.w	r2, r2, #8
 80041e6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041fc:	2220      	movs	r2, #32
 80041fe:	409a      	lsls	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4013      	ands	r3, r2
 8004204:	2b00      	cmp	r3, #0
 8004206:	f000 808f 	beq.w	8004328 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0310 	and.w	r3, r3, #16
 8004214:	2b00      	cmp	r3, #0
 8004216:	f000 8087 	beq.w	8004328 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800421e:	2220      	movs	r2, #32
 8004220:	409a      	lsls	r2, r3
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b05      	cmp	r3, #5
 8004230:	d136      	bne.n	80042a0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0216 	bic.w	r2, r2, #22
 8004240:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	695a      	ldr	r2, [r3, #20]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004250:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004256:	2b00      	cmp	r3, #0
 8004258:	d103      	bne.n	8004262 <HAL_DMA_IRQHandler+0x1da>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800425e:	2b00      	cmp	r3, #0
 8004260:	d007      	beq.n	8004272 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 0208 	bic.w	r2, r2, #8
 8004270:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004276:	223f      	movs	r2, #63	@ 0x3f
 8004278:	409a      	lsls	r2, r3
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004292:	2b00      	cmp	r3, #0
 8004294:	d07e      	beq.n	8004394 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	4798      	blx	r3
        }
        return;
 800429e:	e079      	b.n	8004394 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d01d      	beq.n	80042ea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10d      	bne.n	80042d8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d031      	beq.n	8004328 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	4798      	blx	r3
 80042cc:	e02c      	b.n	8004328 <HAL_DMA_IRQHandler+0x2a0>
 80042ce:	bf00      	nop
 80042d0:	200000c0 	.word	0x200000c0
 80042d4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d023      	beq.n	8004328 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	4798      	blx	r3
 80042e8:	e01e      	b.n	8004328 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d10f      	bne.n	8004318 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 0210 	bic.w	r2, r2, #16
 8004306:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431c:	2b00      	cmp	r3, #0
 800431e:	d003      	beq.n	8004328 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800432c:	2b00      	cmp	r3, #0
 800432e:	d032      	beq.n	8004396 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b00      	cmp	r3, #0
 800433a:	d022      	beq.n	8004382 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2205      	movs	r2, #5
 8004340:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0201 	bic.w	r2, r2, #1
 8004352:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	3301      	adds	r3, #1
 8004358:	60bb      	str	r3, [r7, #8]
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	429a      	cmp	r2, r3
 800435e:	d307      	bcc.n	8004370 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1f2      	bne.n	8004354 <HAL_DMA_IRQHandler+0x2cc>
 800436e:	e000      	b.n	8004372 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004370:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004386:	2b00      	cmp	r3, #0
 8004388:	d005      	beq.n	8004396 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	4798      	blx	r3
 8004392:	e000      	b.n	8004396 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004394:	bf00      	nop
    }
  }
}
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
 80043a8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80043b8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	2b40      	cmp	r3, #64	@ 0x40
 80043c8:	d108      	bne.n	80043dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68ba      	ldr	r2, [r7, #8]
 80043d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80043da:	e007      	b.n	80043ec <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68ba      	ldr	r2, [r7, #8]
 80043e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	60da      	str	r2, [r3, #12]
}
 80043ec:	bf00      	nop
 80043ee:	3714      	adds	r7, #20
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	b2db      	uxtb	r3, r3
 8004406:	3b10      	subs	r3, #16
 8004408:	4a14      	ldr	r2, [pc, #80]	@ (800445c <DMA_CalcBaseAndBitshift+0x64>)
 800440a:	fba2 2303 	umull	r2, r3, r2, r3
 800440e:	091b      	lsrs	r3, r3, #4
 8004410:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004412:	4a13      	ldr	r2, [pc, #76]	@ (8004460 <DMA_CalcBaseAndBitshift+0x68>)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4413      	add	r3, r2
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	461a      	mov	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2b03      	cmp	r3, #3
 8004424:	d909      	bls.n	800443a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800442e:	f023 0303 	bic.w	r3, r3, #3
 8004432:	1d1a      	adds	r2, r3, #4
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	659a      	str	r2, [r3, #88]	@ 0x58
 8004438:	e007      	b.n	800444a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004442:	f023 0303 	bic.w	r3, r3, #3
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800444e:	4618      	mov	r0, r3
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	aaaaaaab 	.word	0xaaaaaaab
 8004460:	080158f4 	.word	0x080158f4

08004464 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800446c:	2300      	movs	r3, #0
 800446e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004474:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d11f      	bne.n	80044be <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	2b03      	cmp	r3, #3
 8004482:	d856      	bhi.n	8004532 <DMA_CheckFifoParam+0xce>
 8004484:	a201      	add	r2, pc, #4	@ (adr r2, 800448c <DMA_CheckFifoParam+0x28>)
 8004486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800448a:	bf00      	nop
 800448c:	0800449d 	.word	0x0800449d
 8004490:	080044af 	.word	0x080044af
 8004494:	0800449d 	.word	0x0800449d
 8004498:	08004533 	.word	0x08004533
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d046      	beq.n	8004536 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044ac:	e043      	b.n	8004536 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80044b6:	d140      	bne.n	800453a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044bc:	e03d      	b.n	800453a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044c6:	d121      	bne.n	800450c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b03      	cmp	r3, #3
 80044cc:	d837      	bhi.n	800453e <DMA_CheckFifoParam+0xda>
 80044ce:	a201      	add	r2, pc, #4	@ (adr r2, 80044d4 <DMA_CheckFifoParam+0x70>)
 80044d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044d4:	080044e5 	.word	0x080044e5
 80044d8:	080044eb 	.word	0x080044eb
 80044dc:	080044e5 	.word	0x080044e5
 80044e0:	080044fd 	.word	0x080044fd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	73fb      	strb	r3, [r7, #15]
      break;
 80044e8:	e030      	b.n	800454c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d025      	beq.n	8004542 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80044fa:	e022      	b.n	8004542 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004500:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004504:	d11f      	bne.n	8004546 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800450a:	e01c      	b.n	8004546 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d903      	bls.n	800451a <DMA_CheckFifoParam+0xb6>
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2b03      	cmp	r3, #3
 8004516:	d003      	beq.n	8004520 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004518:	e018      	b.n	800454c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	73fb      	strb	r3, [r7, #15]
      break;
 800451e:	e015      	b.n	800454c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004524:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00e      	beq.n	800454a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	73fb      	strb	r3, [r7, #15]
      break;
 8004530:	e00b      	b.n	800454a <DMA_CheckFifoParam+0xe6>
      break;
 8004532:	bf00      	nop
 8004534:	e00a      	b.n	800454c <DMA_CheckFifoParam+0xe8>
      break;
 8004536:	bf00      	nop
 8004538:	e008      	b.n	800454c <DMA_CheckFifoParam+0xe8>
      break;
 800453a:	bf00      	nop
 800453c:	e006      	b.n	800454c <DMA_CheckFifoParam+0xe8>
      break;
 800453e:	bf00      	nop
 8004540:	e004      	b.n	800454c <DMA_CheckFifoParam+0xe8>
      break;
 8004542:	bf00      	nop
 8004544:	e002      	b.n	800454c <DMA_CheckFifoParam+0xe8>
      break;   
 8004546:	bf00      	nop
 8004548:	e000      	b.n	800454c <DMA_CheckFifoParam+0xe8>
      break;
 800454a:	bf00      	nop
    }
  } 
  
  return status; 
 800454c:	7bfb      	ldrb	r3, [r7, #15]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3714      	adds	r7, #20
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop

0800455c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800455c:	b480      	push	{r7}
 800455e:	b089      	sub	sp, #36	@ 0x24
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004566:	2300      	movs	r3, #0
 8004568:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800456a:	2300      	movs	r3, #0
 800456c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800456e:	2300      	movs	r3, #0
 8004570:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004572:	2300      	movs	r3, #0
 8004574:	61fb      	str	r3, [r7, #28]
 8004576:	e16b      	b.n	8004850 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004578:	2201      	movs	r2, #1
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	fa02 f303 	lsl.w	r3, r2, r3
 8004580:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	4013      	ands	r3, r2
 800458a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	429a      	cmp	r2, r3
 8004592:	f040 815a 	bne.w	800484a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f003 0303 	and.w	r3, r3, #3
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d005      	beq.n	80045ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d130      	bne.n	8004610 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	2203      	movs	r2, #3
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	43db      	mvns	r3, r3
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	4013      	ands	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	68da      	ldr	r2, [r3, #12]
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	fa02 f303 	lsl.w	r3, r2, r3
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045e4:	2201      	movs	r2, #1
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ec:	43db      	mvns	r3, r3
 80045ee:	69ba      	ldr	r2, [r7, #24]
 80045f0:	4013      	ands	r3, r2
 80045f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	091b      	lsrs	r3, r3, #4
 80045fa:	f003 0201 	and.w	r2, r3, #1
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	fa02 f303 	lsl.w	r3, r2, r3
 8004604:	69ba      	ldr	r2, [r7, #24]
 8004606:	4313      	orrs	r3, r2
 8004608:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	69ba      	ldr	r2, [r7, #24]
 800460e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 0303 	and.w	r3, r3, #3
 8004618:	2b03      	cmp	r3, #3
 800461a:	d017      	beq.n	800464c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	2203      	movs	r2, #3
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	43db      	mvns	r3, r3
 800462e:	69ba      	ldr	r2, [r7, #24]
 8004630:	4013      	ands	r3, r2
 8004632:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	689a      	ldr	r2, [r3, #8]
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	fa02 f303 	lsl.w	r3, r2, r3
 8004640:	69ba      	ldr	r2, [r7, #24]
 8004642:	4313      	orrs	r3, r2
 8004644:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f003 0303 	and.w	r3, r3, #3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d123      	bne.n	80046a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	08da      	lsrs	r2, r3, #3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3208      	adds	r2, #8
 8004660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004664:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	f003 0307 	and.w	r3, r3, #7
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	220f      	movs	r2, #15
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	43db      	mvns	r3, r3
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	4013      	ands	r3, r2
 800467a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	691a      	ldr	r2, [r3, #16]
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4313      	orrs	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	08da      	lsrs	r2, r3, #3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	3208      	adds	r2, #8
 800469a:	69b9      	ldr	r1, [r7, #24]
 800469c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	2203      	movs	r2, #3
 80046ac:	fa02 f303 	lsl.w	r3, r2, r3
 80046b0:	43db      	mvns	r3, r3
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	4013      	ands	r3, r2
 80046b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 0203 	and.w	r2, r3, #3
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 80b4 	beq.w	800484a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046e2:	2300      	movs	r3, #0
 80046e4:	60fb      	str	r3, [r7, #12]
 80046e6:	4b60      	ldr	r3, [pc, #384]	@ (8004868 <HAL_GPIO_Init+0x30c>)
 80046e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ea:	4a5f      	ldr	r2, [pc, #380]	@ (8004868 <HAL_GPIO_Init+0x30c>)
 80046ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80046f2:	4b5d      	ldr	r3, [pc, #372]	@ (8004868 <HAL_GPIO_Init+0x30c>)
 80046f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046fa:	60fb      	str	r3, [r7, #12]
 80046fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046fe:	4a5b      	ldr	r2, [pc, #364]	@ (800486c <HAL_GPIO_Init+0x310>)
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	089b      	lsrs	r3, r3, #2
 8004704:	3302      	adds	r3, #2
 8004706:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800470a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f003 0303 	and.w	r3, r3, #3
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	220f      	movs	r2, #15
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	43db      	mvns	r3, r3
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	4013      	ands	r3, r2
 8004720:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a52      	ldr	r2, [pc, #328]	@ (8004870 <HAL_GPIO_Init+0x314>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d02b      	beq.n	8004782 <HAL_GPIO_Init+0x226>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a51      	ldr	r2, [pc, #324]	@ (8004874 <HAL_GPIO_Init+0x318>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d025      	beq.n	800477e <HAL_GPIO_Init+0x222>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a50      	ldr	r2, [pc, #320]	@ (8004878 <HAL_GPIO_Init+0x31c>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d01f      	beq.n	800477a <HAL_GPIO_Init+0x21e>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a4f      	ldr	r2, [pc, #316]	@ (800487c <HAL_GPIO_Init+0x320>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d019      	beq.n	8004776 <HAL_GPIO_Init+0x21a>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a4e      	ldr	r2, [pc, #312]	@ (8004880 <HAL_GPIO_Init+0x324>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d013      	beq.n	8004772 <HAL_GPIO_Init+0x216>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a4d      	ldr	r2, [pc, #308]	@ (8004884 <HAL_GPIO_Init+0x328>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d00d      	beq.n	800476e <HAL_GPIO_Init+0x212>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a4c      	ldr	r2, [pc, #304]	@ (8004888 <HAL_GPIO_Init+0x32c>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d007      	beq.n	800476a <HAL_GPIO_Init+0x20e>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a4b      	ldr	r2, [pc, #300]	@ (800488c <HAL_GPIO_Init+0x330>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d101      	bne.n	8004766 <HAL_GPIO_Init+0x20a>
 8004762:	2307      	movs	r3, #7
 8004764:	e00e      	b.n	8004784 <HAL_GPIO_Init+0x228>
 8004766:	2308      	movs	r3, #8
 8004768:	e00c      	b.n	8004784 <HAL_GPIO_Init+0x228>
 800476a:	2306      	movs	r3, #6
 800476c:	e00a      	b.n	8004784 <HAL_GPIO_Init+0x228>
 800476e:	2305      	movs	r3, #5
 8004770:	e008      	b.n	8004784 <HAL_GPIO_Init+0x228>
 8004772:	2304      	movs	r3, #4
 8004774:	e006      	b.n	8004784 <HAL_GPIO_Init+0x228>
 8004776:	2303      	movs	r3, #3
 8004778:	e004      	b.n	8004784 <HAL_GPIO_Init+0x228>
 800477a:	2302      	movs	r3, #2
 800477c:	e002      	b.n	8004784 <HAL_GPIO_Init+0x228>
 800477e:	2301      	movs	r3, #1
 8004780:	e000      	b.n	8004784 <HAL_GPIO_Init+0x228>
 8004782:	2300      	movs	r3, #0
 8004784:	69fa      	ldr	r2, [r7, #28]
 8004786:	f002 0203 	and.w	r2, r2, #3
 800478a:	0092      	lsls	r2, r2, #2
 800478c:	4093      	lsls	r3, r2
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	4313      	orrs	r3, r2
 8004792:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004794:	4935      	ldr	r1, [pc, #212]	@ (800486c <HAL_GPIO_Init+0x310>)
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	089b      	lsrs	r3, r3, #2
 800479a:	3302      	adds	r3, #2
 800479c:	69ba      	ldr	r2, [r7, #24]
 800479e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004890 <HAL_GPIO_Init+0x334>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	43db      	mvns	r3, r3
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	4013      	ands	r3, r2
 80047b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047c6:	4a32      	ldr	r2, [pc, #200]	@ (8004890 <HAL_GPIO_Init+0x334>)
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047cc:	4b30      	ldr	r3, [pc, #192]	@ (8004890 <HAL_GPIO_Init+0x334>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	43db      	mvns	r3, r3
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	4013      	ands	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d003      	beq.n	80047f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80047e8:	69ba      	ldr	r2, [r7, #24]
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80047f0:	4a27      	ldr	r2, [pc, #156]	@ (8004890 <HAL_GPIO_Init+0x334>)
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80047f6:	4b26      	ldr	r3, [pc, #152]	@ (8004890 <HAL_GPIO_Init+0x334>)
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	43db      	mvns	r3, r3
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	4013      	ands	r3, r2
 8004804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d003      	beq.n	800481a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	4313      	orrs	r3, r2
 8004818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800481a:	4a1d      	ldr	r2, [pc, #116]	@ (8004890 <HAL_GPIO_Init+0x334>)
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004820:	4b1b      	ldr	r3, [pc, #108]	@ (8004890 <HAL_GPIO_Init+0x334>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	43db      	mvns	r3, r3
 800482a:	69ba      	ldr	r2, [r7, #24]
 800482c:	4013      	ands	r3, r2
 800482e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d003      	beq.n	8004844 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	4313      	orrs	r3, r2
 8004842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004844:	4a12      	ldr	r2, [pc, #72]	@ (8004890 <HAL_GPIO_Init+0x334>)
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	3301      	adds	r3, #1
 800484e:	61fb      	str	r3, [r7, #28]
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	2b0f      	cmp	r3, #15
 8004854:	f67f ae90 	bls.w	8004578 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004858:	bf00      	nop
 800485a:	bf00      	nop
 800485c:	3724      	adds	r7, #36	@ 0x24
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	40023800 	.word	0x40023800
 800486c:	40013800 	.word	0x40013800
 8004870:	40020000 	.word	0x40020000
 8004874:	40020400 	.word	0x40020400
 8004878:	40020800 	.word	0x40020800
 800487c:	40020c00 	.word	0x40020c00
 8004880:	40021000 	.word	0x40021000
 8004884:	40021400 	.word	0x40021400
 8004888:	40021800 	.word	0x40021800
 800488c:	40021c00 	.word	0x40021c00
 8004890:	40013c00 	.word	0x40013c00

08004894 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	460b      	mov	r3, r1
 800489e:	807b      	strh	r3, [r7, #2]
 80048a0:	4613      	mov	r3, r2
 80048a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048a4:	787b      	ldrb	r3, [r7, #1]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d003      	beq.n	80048b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048aa:	887a      	ldrh	r2, [r7, #2]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048b0:	e003      	b.n	80048ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048b2:	887b      	ldrh	r3, [r7, #2]
 80048b4:	041a      	lsls	r2, r3, #16
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	619a      	str	r2, [r3, #24]
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b085      	sub	sp, #20
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
 80048ce:	460b      	mov	r3, r1
 80048d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	695b      	ldr	r3, [r3, #20]
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80048d8:	887a      	ldrh	r2, [r7, #2]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	4013      	ands	r3, r2
 80048de:	041a      	lsls	r2, r3, #16
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	43d9      	mvns	r1, r3
 80048e4:	887b      	ldrh	r3, [r7, #2]
 80048e6:	400b      	ands	r3, r1
 80048e8:	431a      	orrs	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	619a      	str	r2, [r3, #24]
}
 80048ee:	bf00      	nop
 80048f0:	3714      	adds	r7, #20
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr
	...

080048fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b082      	sub	sp, #8
 8004900:	af00      	add	r7, sp, #0
 8004902:	4603      	mov	r3, r0
 8004904:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004906:	4b08      	ldr	r3, [pc, #32]	@ (8004928 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004908:	695a      	ldr	r2, [r3, #20]
 800490a:	88fb      	ldrh	r3, [r7, #6]
 800490c:	4013      	ands	r3, r2
 800490e:	2b00      	cmp	r3, #0
 8004910:	d006      	beq.n	8004920 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004912:	4a05      	ldr	r2, [pc, #20]	@ (8004928 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004914:	88fb      	ldrh	r3, [r7, #6]
 8004916:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004918:	88fb      	ldrh	r3, [r7, #6]
 800491a:	4618      	mov	r0, r3
 800491c:	f7fc f844 	bl	80009a8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004920:	bf00      	nop
 8004922:	3708      	adds	r7, #8
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	40013c00 	.word	0x40013c00

0800492c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af02      	add	r7, sp, #8
 8004932:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e059      	b.n	80049f2 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b00      	cmp	r3, #0
 800494e:	d106      	bne.n	800495e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f7fc f927 	bl	8000bac <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2203      	movs	r2, #3
 8004962:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800496c:	d102      	bne.n	8004974 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4618      	mov	r0, r3
 800497a:	f006 fb29 	bl	800afd0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6818      	ldr	r0, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	7c1a      	ldrb	r2, [r3, #16]
 8004986:	f88d 2000 	strb.w	r2, [sp]
 800498a:	3304      	adds	r3, #4
 800498c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800498e:	f006 faaa 	bl	800aee6 <USB_CoreInit>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d005      	beq.n	80049a4 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2202      	movs	r2, #2
 800499c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e026      	b.n	80049f2 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2101      	movs	r1, #1
 80049aa:	4618      	mov	r0, r3
 80049ac:	f006 fb21 	bl	800aff2 <USB_SetCurrentMode>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d005      	beq.n	80049c2 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2202      	movs	r2, #2
 80049ba:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e017      	b.n	80049f2 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	7c1a      	ldrb	r2, [r3, #16]
 80049ca:	f88d 2000 	strb.w	r2, [sp]
 80049ce:	3304      	adds	r3, #4
 80049d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80049d2:	f006 fcc3 	bl	800b35c <USB_HostInit>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d005      	beq.n	80049e8 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2202      	movs	r2, #2
 80049e0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e004      	b.n	80049f2 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80049fa:	b590      	push	{r4, r7, lr}
 80049fc:	b08b      	sub	sp, #44	@ 0x2c
 80049fe:	af04      	add	r7, sp, #16
 8004a00:	6078      	str	r0, [r7, #4]
 8004a02:	4608      	mov	r0, r1
 8004a04:	4611      	mov	r1, r2
 8004a06:	461a      	mov	r2, r3
 8004a08:	4603      	mov	r3, r0
 8004a0a:	70fb      	strb	r3, [r7, #3]
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	70bb      	strb	r3, [r7, #2]
 8004a10:	4613      	mov	r3, r2
 8004a12:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8004a14:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004a16:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d101      	bne.n	8004a26 <HAL_HCD_HC_Init+0x2c>
 8004a22:	2302      	movs	r3, #2
 8004a24:	e09d      	b.n	8004b62 <HAL_HCD_HC_Init+0x168>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8004a2e:	78fa      	ldrb	r2, [r7, #3]
 8004a30:	6879      	ldr	r1, [r7, #4]
 8004a32:	4613      	mov	r3, r2
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	1a9b      	subs	r3, r3, r2
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	440b      	add	r3, r1
 8004a3c:	3319      	adds	r3, #25
 8004a3e:	2200      	movs	r2, #0
 8004a40:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004a42:	78fa      	ldrb	r2, [r7, #3]
 8004a44:	6879      	ldr	r1, [r7, #4]
 8004a46:	4613      	mov	r3, r2
 8004a48:	011b      	lsls	r3, r3, #4
 8004a4a:	1a9b      	subs	r3, r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	440b      	add	r3, r1
 8004a50:	3314      	adds	r3, #20
 8004a52:	787a      	ldrb	r2, [r7, #1]
 8004a54:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004a56:	78fa      	ldrb	r2, [r7, #3]
 8004a58:	6879      	ldr	r1, [r7, #4]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	011b      	lsls	r3, r3, #4
 8004a5e:	1a9b      	subs	r3, r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	440b      	add	r3, r1
 8004a64:	3315      	adds	r3, #21
 8004a66:	78fa      	ldrb	r2, [r7, #3]
 8004a68:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8004a6a:	78fa      	ldrb	r2, [r7, #3]
 8004a6c:	6879      	ldr	r1, [r7, #4]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	011b      	lsls	r3, r3, #4
 8004a72:	1a9b      	subs	r3, r3, r2
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	440b      	add	r3, r1
 8004a78:	3326      	adds	r3, #38	@ 0x26
 8004a7a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8004a7e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004a80:	78fa      	ldrb	r2, [r7, #3]
 8004a82:	78bb      	ldrb	r3, [r7, #2]
 8004a84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a88:	b2d8      	uxtb	r0, r3
 8004a8a:	6879      	ldr	r1, [r7, #4]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	011b      	lsls	r3, r3, #4
 8004a90:	1a9b      	subs	r3, r3, r2
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	440b      	add	r3, r1
 8004a96:	3316      	adds	r3, #22
 8004a98:	4602      	mov	r2, r0
 8004a9a:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8004a9c:	78fb      	ldrb	r3, [r7, #3]
 8004a9e:	4619      	mov	r1, r3
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 fbc7 	bl	8005234 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8004aa6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	da0a      	bge.n	8004ac4 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8004aae:	78fa      	ldrb	r2, [r7, #3]
 8004ab0:	6879      	ldr	r1, [r7, #4]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	1a9b      	subs	r3, r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	440b      	add	r3, r1
 8004abc:	3317      	adds	r3, #23
 8004abe:	2201      	movs	r2, #1
 8004ac0:	701a      	strb	r2, [r3, #0]
 8004ac2:	e009      	b.n	8004ad8 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004ac4:	78fa      	ldrb	r2, [r7, #3]
 8004ac6:	6879      	ldr	r1, [r7, #4]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	011b      	lsls	r3, r3, #4
 8004acc:	1a9b      	subs	r3, r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	440b      	add	r3, r1
 8004ad2:	3317      	adds	r3, #23
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4618      	mov	r0, r3
 8004ade:	f006 fda1 	bl	800b624 <USB_GetHostSpeed>
 8004ae2:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8004ae4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d10b      	bne.n	8004b04 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8004aec:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d107      	bne.n	8004b04 <HAL_HCD_HC_Init+0x10a>
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d104      	bne.n	8004b04 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	2bbc      	cmp	r3, #188	@ 0xbc
 8004afe:	d901      	bls.n	8004b04 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8004b00:	23bc      	movs	r3, #188	@ 0xbc
 8004b02:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	3318      	adds	r3, #24
 8004b14:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8004b18:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8004b1a:	78fa      	ldrb	r2, [r7, #3]
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	b298      	uxth	r0, r3
 8004b20:	6879      	ldr	r1, [r7, #4]
 8004b22:	4613      	mov	r3, r2
 8004b24:	011b      	lsls	r3, r3, #4
 8004b26:	1a9b      	subs	r3, r3, r2
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	440b      	add	r3, r1
 8004b2c:	3328      	adds	r3, #40	@ 0x28
 8004b2e:	4602      	mov	r2, r0
 8004b30:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6818      	ldr	r0, [r3, #0]
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	787c      	ldrb	r4, [r7, #1]
 8004b3c:	78ba      	ldrb	r2, [r7, #2]
 8004b3e:	78f9      	ldrb	r1, [r7, #3]
 8004b40:	9302      	str	r3, [sp, #8]
 8004b42:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004b46:	9301      	str	r3, [sp, #4]
 8004b48:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004b4c:	9300      	str	r3, [sp, #0]
 8004b4e:	4623      	mov	r3, r4
 8004b50:	f006 fd90 	bl	800b674 <USB_HC_Init>
 8004b54:	4603      	mov	r3, r0
 8004b56:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8004b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd90      	pop	{r4, r7, pc}

08004b6a <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b084      	sub	sp, #16
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
 8004b72:	460b      	mov	r3, r1
 8004b74:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004b76:	2300      	movs	r3, #0
 8004b78:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d101      	bne.n	8004b88 <HAL_HCD_HC_Halt+0x1e>
 8004b84:	2302      	movs	r3, #2
 8004b86:	e00f      	b.n	8004ba8 <HAL_HCD_HC_Halt+0x3e>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	78fa      	ldrb	r2, [r7, #3]
 8004b96:	4611      	mov	r1, r2
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f007 f922 	bl	800bde2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	4608      	mov	r0, r1
 8004bba:	4611      	mov	r1, r2
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	70fb      	strb	r3, [r7, #3]
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	70bb      	strb	r3, [r7, #2]
 8004bc6:	4613      	mov	r3, r2
 8004bc8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8004bca:	78fa      	ldrb	r2, [r7, #3]
 8004bcc:	6879      	ldr	r1, [r7, #4]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	011b      	lsls	r3, r3, #4
 8004bd2:	1a9b      	subs	r3, r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	3317      	adds	r3, #23
 8004bda:	78ba      	ldrb	r2, [r7, #2]
 8004bdc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004bde:	78fa      	ldrb	r2, [r7, #3]
 8004be0:	6879      	ldr	r1, [r7, #4]
 8004be2:	4613      	mov	r3, r2
 8004be4:	011b      	lsls	r3, r3, #4
 8004be6:	1a9b      	subs	r3, r3, r2
 8004be8:	009b      	lsls	r3, r3, #2
 8004bea:	440b      	add	r3, r1
 8004bec:	3326      	adds	r3, #38	@ 0x26
 8004bee:	787a      	ldrb	r2, [r7, #1]
 8004bf0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004bf2:	7c3b      	ldrb	r3, [r7, #16]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d114      	bne.n	8004c22 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004bf8:	78fa      	ldrb	r2, [r7, #3]
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	011b      	lsls	r3, r3, #4
 8004c00:	1a9b      	subs	r3, r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	440b      	add	r3, r1
 8004c06:	332a      	adds	r3, #42	@ 0x2a
 8004c08:	2203      	movs	r2, #3
 8004c0a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004c0c:	78fa      	ldrb	r2, [r7, #3]
 8004c0e:	6879      	ldr	r1, [r7, #4]
 8004c10:	4613      	mov	r3, r2
 8004c12:	011b      	lsls	r3, r3, #4
 8004c14:	1a9b      	subs	r3, r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	440b      	add	r3, r1
 8004c1a:	3319      	adds	r3, #25
 8004c1c:	7f3a      	ldrb	r2, [r7, #28]
 8004c1e:	701a      	strb	r2, [r3, #0]
 8004c20:	e009      	b.n	8004c36 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004c22:	78fa      	ldrb	r2, [r7, #3]
 8004c24:	6879      	ldr	r1, [r7, #4]
 8004c26:	4613      	mov	r3, r2
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	1a9b      	subs	r3, r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	332a      	adds	r3, #42	@ 0x2a
 8004c32:	2202      	movs	r2, #2
 8004c34:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004c36:	787b      	ldrb	r3, [r7, #1]
 8004c38:	2b03      	cmp	r3, #3
 8004c3a:	f200 8102 	bhi.w	8004e42 <HAL_HCD_HC_SubmitRequest+0x292>
 8004c3e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c44 <HAL_HCD_HC_SubmitRequest+0x94>)
 8004c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c44:	08004c55 	.word	0x08004c55
 8004c48:	08004e2d 	.word	0x08004e2d
 8004c4c:	08004d19 	.word	0x08004d19
 8004c50:	08004da3 	.word	0x08004da3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8004c54:	7c3b      	ldrb	r3, [r7, #16]
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	f040 80f5 	bne.w	8004e46 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8004c5c:	78bb      	ldrb	r3, [r7, #2]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d12d      	bne.n	8004cbe <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8004c62:	8b3b      	ldrh	r3, [r7, #24]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d109      	bne.n	8004c7c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8004c68:	78fa      	ldrb	r2, [r7, #3]
 8004c6a:	6879      	ldr	r1, [r7, #4]
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	011b      	lsls	r3, r3, #4
 8004c70:	1a9b      	subs	r3, r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	440b      	add	r3, r1
 8004c76:	333d      	adds	r3, #61	@ 0x3d
 8004c78:	2201      	movs	r2, #1
 8004c7a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8004c7c:	78fa      	ldrb	r2, [r7, #3]
 8004c7e:	6879      	ldr	r1, [r7, #4]
 8004c80:	4613      	mov	r3, r2
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	1a9b      	subs	r3, r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	333d      	adds	r3, #61	@ 0x3d
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10a      	bne.n	8004ca8 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004c92:	78fa      	ldrb	r2, [r7, #3]
 8004c94:	6879      	ldr	r1, [r7, #4]
 8004c96:	4613      	mov	r3, r2
 8004c98:	011b      	lsls	r3, r3, #4
 8004c9a:	1a9b      	subs	r3, r3, r2
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	440b      	add	r3, r1
 8004ca0:	332a      	adds	r3, #42	@ 0x2a
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8004ca6:	e0ce      	b.n	8004e46 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004ca8:	78fa      	ldrb	r2, [r7, #3]
 8004caa:	6879      	ldr	r1, [r7, #4]
 8004cac:	4613      	mov	r3, r2
 8004cae:	011b      	lsls	r3, r3, #4
 8004cb0:	1a9b      	subs	r3, r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	332a      	adds	r3, #42	@ 0x2a
 8004cb8:	2202      	movs	r2, #2
 8004cba:	701a      	strb	r2, [r3, #0]
      break;
 8004cbc:	e0c3      	b.n	8004e46 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8004cbe:	78fa      	ldrb	r2, [r7, #3]
 8004cc0:	6879      	ldr	r1, [r7, #4]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	1a9b      	subs	r3, r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	440b      	add	r3, r1
 8004ccc:	331a      	adds	r3, #26
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	f040 80b8 	bne.w	8004e46 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8004cd6:	78fa      	ldrb	r2, [r7, #3]
 8004cd8:	6879      	ldr	r1, [r7, #4]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	440b      	add	r3, r1
 8004ce4:	333c      	adds	r3, #60	@ 0x3c
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d10a      	bne.n	8004d02 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004cec:	78fa      	ldrb	r2, [r7, #3]
 8004cee:	6879      	ldr	r1, [r7, #4]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	011b      	lsls	r3, r3, #4
 8004cf4:	1a9b      	subs	r3, r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	440b      	add	r3, r1
 8004cfa:	332a      	adds	r3, #42	@ 0x2a
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	701a      	strb	r2, [r3, #0]
      break;
 8004d00:	e0a1      	b.n	8004e46 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004d02:	78fa      	ldrb	r2, [r7, #3]
 8004d04:	6879      	ldr	r1, [r7, #4]
 8004d06:	4613      	mov	r3, r2
 8004d08:	011b      	lsls	r3, r3, #4
 8004d0a:	1a9b      	subs	r3, r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	440b      	add	r3, r1
 8004d10:	332a      	adds	r3, #42	@ 0x2a
 8004d12:	2202      	movs	r2, #2
 8004d14:	701a      	strb	r2, [r3, #0]
      break;
 8004d16:	e096      	b.n	8004e46 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004d18:	78bb      	ldrb	r3, [r7, #2]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d120      	bne.n	8004d60 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004d1e:	78fa      	ldrb	r2, [r7, #3]
 8004d20:	6879      	ldr	r1, [r7, #4]
 8004d22:	4613      	mov	r3, r2
 8004d24:	011b      	lsls	r3, r3, #4
 8004d26:	1a9b      	subs	r3, r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	440b      	add	r3, r1
 8004d2c:	333d      	adds	r3, #61	@ 0x3d
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d10a      	bne.n	8004d4a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004d34:	78fa      	ldrb	r2, [r7, #3]
 8004d36:	6879      	ldr	r1, [r7, #4]
 8004d38:	4613      	mov	r3, r2
 8004d3a:	011b      	lsls	r3, r3, #4
 8004d3c:	1a9b      	subs	r3, r3, r2
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	440b      	add	r3, r1
 8004d42:	332a      	adds	r3, #42	@ 0x2a
 8004d44:	2200      	movs	r2, #0
 8004d46:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004d48:	e07e      	b.n	8004e48 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004d4a:	78fa      	ldrb	r2, [r7, #3]
 8004d4c:	6879      	ldr	r1, [r7, #4]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	1a9b      	subs	r3, r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	440b      	add	r3, r1
 8004d58:	332a      	adds	r3, #42	@ 0x2a
 8004d5a:	2202      	movs	r2, #2
 8004d5c:	701a      	strb	r2, [r3, #0]
      break;
 8004d5e:	e073      	b.n	8004e48 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004d60:	78fa      	ldrb	r2, [r7, #3]
 8004d62:	6879      	ldr	r1, [r7, #4]
 8004d64:	4613      	mov	r3, r2
 8004d66:	011b      	lsls	r3, r3, #4
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	440b      	add	r3, r1
 8004d6e:	333c      	adds	r3, #60	@ 0x3c
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10a      	bne.n	8004d8c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004d76:	78fa      	ldrb	r2, [r7, #3]
 8004d78:	6879      	ldr	r1, [r7, #4]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	011b      	lsls	r3, r3, #4
 8004d7e:	1a9b      	subs	r3, r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	440b      	add	r3, r1
 8004d84:	332a      	adds	r3, #42	@ 0x2a
 8004d86:	2200      	movs	r2, #0
 8004d88:	701a      	strb	r2, [r3, #0]
      break;
 8004d8a:	e05d      	b.n	8004e48 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004d8c:	78fa      	ldrb	r2, [r7, #3]
 8004d8e:	6879      	ldr	r1, [r7, #4]
 8004d90:	4613      	mov	r3, r2
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	1a9b      	subs	r3, r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	440b      	add	r3, r1
 8004d9a:	332a      	adds	r3, #42	@ 0x2a
 8004d9c:	2202      	movs	r2, #2
 8004d9e:	701a      	strb	r2, [r3, #0]
      break;
 8004da0:	e052      	b.n	8004e48 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004da2:	78bb      	ldrb	r3, [r7, #2]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d120      	bne.n	8004dea <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004da8:	78fa      	ldrb	r2, [r7, #3]
 8004daa:	6879      	ldr	r1, [r7, #4]
 8004dac:	4613      	mov	r3, r2
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	1a9b      	subs	r3, r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	440b      	add	r3, r1
 8004db6:	333d      	adds	r3, #61	@ 0x3d
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d10a      	bne.n	8004dd4 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004dbe:	78fa      	ldrb	r2, [r7, #3]
 8004dc0:	6879      	ldr	r1, [r7, #4]
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	1a9b      	subs	r3, r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	440b      	add	r3, r1
 8004dcc:	332a      	adds	r3, #42	@ 0x2a
 8004dce:	2200      	movs	r2, #0
 8004dd0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004dd2:	e039      	b.n	8004e48 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004dd4:	78fa      	ldrb	r2, [r7, #3]
 8004dd6:	6879      	ldr	r1, [r7, #4]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	011b      	lsls	r3, r3, #4
 8004ddc:	1a9b      	subs	r3, r3, r2
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	440b      	add	r3, r1
 8004de2:	332a      	adds	r3, #42	@ 0x2a
 8004de4:	2202      	movs	r2, #2
 8004de6:	701a      	strb	r2, [r3, #0]
      break;
 8004de8:	e02e      	b.n	8004e48 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004dea:	78fa      	ldrb	r2, [r7, #3]
 8004dec:	6879      	ldr	r1, [r7, #4]
 8004dee:	4613      	mov	r3, r2
 8004df0:	011b      	lsls	r3, r3, #4
 8004df2:	1a9b      	subs	r3, r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	440b      	add	r3, r1
 8004df8:	333c      	adds	r3, #60	@ 0x3c
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10a      	bne.n	8004e16 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004e00:	78fa      	ldrb	r2, [r7, #3]
 8004e02:	6879      	ldr	r1, [r7, #4]
 8004e04:	4613      	mov	r3, r2
 8004e06:	011b      	lsls	r3, r3, #4
 8004e08:	1a9b      	subs	r3, r3, r2
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	440b      	add	r3, r1
 8004e0e:	332a      	adds	r3, #42	@ 0x2a
 8004e10:	2200      	movs	r2, #0
 8004e12:	701a      	strb	r2, [r3, #0]
      break;
 8004e14:	e018      	b.n	8004e48 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004e16:	78fa      	ldrb	r2, [r7, #3]
 8004e18:	6879      	ldr	r1, [r7, #4]
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	011b      	lsls	r3, r3, #4
 8004e1e:	1a9b      	subs	r3, r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	440b      	add	r3, r1
 8004e24:	332a      	adds	r3, #42	@ 0x2a
 8004e26:	2202      	movs	r2, #2
 8004e28:	701a      	strb	r2, [r3, #0]
      break;
 8004e2a:	e00d      	b.n	8004e48 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004e2c:	78fa      	ldrb	r2, [r7, #3]
 8004e2e:	6879      	ldr	r1, [r7, #4]
 8004e30:	4613      	mov	r3, r2
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	1a9b      	subs	r3, r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	440b      	add	r3, r1
 8004e3a:	332a      	adds	r3, #42	@ 0x2a
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	701a      	strb	r2, [r3, #0]
      break;
 8004e40:	e002      	b.n	8004e48 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8004e42:	bf00      	nop
 8004e44:	e000      	b.n	8004e48 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8004e46:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004e48:	78fa      	ldrb	r2, [r7, #3]
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	4613      	mov	r3, r2
 8004e4e:	011b      	lsls	r3, r3, #4
 8004e50:	1a9b      	subs	r3, r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	440b      	add	r3, r1
 8004e56:	332c      	adds	r3, #44	@ 0x2c
 8004e58:	697a      	ldr	r2, [r7, #20]
 8004e5a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004e5c:	78fa      	ldrb	r2, [r7, #3]
 8004e5e:	8b39      	ldrh	r1, [r7, #24]
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	4613      	mov	r3, r2
 8004e64:	011b      	lsls	r3, r3, #4
 8004e66:	1a9b      	subs	r3, r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	4403      	add	r3, r0
 8004e6c:	3334      	adds	r3, #52	@ 0x34
 8004e6e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004e70:	78fa      	ldrb	r2, [r7, #3]
 8004e72:	6879      	ldr	r1, [r7, #4]
 8004e74:	4613      	mov	r3, r2
 8004e76:	011b      	lsls	r3, r3, #4
 8004e78:	1a9b      	subs	r3, r3, r2
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	440b      	add	r3, r1
 8004e7e:	334c      	adds	r3, #76	@ 0x4c
 8004e80:	2200      	movs	r2, #0
 8004e82:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004e84:	78fa      	ldrb	r2, [r7, #3]
 8004e86:	6879      	ldr	r1, [r7, #4]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	011b      	lsls	r3, r3, #4
 8004e8c:	1a9b      	subs	r3, r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	440b      	add	r3, r1
 8004e92:	3338      	adds	r3, #56	@ 0x38
 8004e94:	2200      	movs	r2, #0
 8004e96:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004e98:	78fa      	ldrb	r2, [r7, #3]
 8004e9a:	6879      	ldr	r1, [r7, #4]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	011b      	lsls	r3, r3, #4
 8004ea0:	1a9b      	subs	r3, r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	440b      	add	r3, r1
 8004ea6:	3315      	adds	r3, #21
 8004ea8:	78fa      	ldrb	r2, [r7, #3]
 8004eaa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004eac:	78fa      	ldrb	r2, [r7, #3]
 8004eae:	6879      	ldr	r1, [r7, #4]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	011b      	lsls	r3, r3, #4
 8004eb4:	1a9b      	subs	r3, r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	440b      	add	r3, r1
 8004eba:	334d      	adds	r3, #77	@ 0x4d
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6818      	ldr	r0, [r3, #0]
 8004ec4:	78fa      	ldrb	r2, [r7, #3]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	011b      	lsls	r3, r3, #4
 8004eca:	1a9b      	subs	r3, r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	3310      	adds	r3, #16
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	1d19      	adds	r1, r3, #4
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	799b      	ldrb	r3, [r3, #6]
 8004eda:	461a      	mov	r2, r3
 8004edc:	f006 fcf6 	bl	800b8cc <USB_HC_StartXfer>
 8004ee0:	4603      	mov	r3, r0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3708      	adds	r7, #8
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop

08004eec <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b086      	sub	sp, #24
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f006 f9eb 	bl	800b2de <USB_GetMode>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	f040 80fb 	bne.w	8005106 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f006 f9ae 	bl	800b276 <USB_ReadInterrupts>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f000 80f1 	beq.w	8005104 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f006 f9a5 	bl	800b276 <USB_ReadInterrupts>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f36:	d104      	bne.n	8004f42 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004f40:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f006 f995 	bl	800b276 <USB_ReadInterrupts>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004f52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f56:	d104      	bne.n	8004f62 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004f60:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f006 f985 	bl	800b276 <USB_ReadInterrupts>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f76:	d104      	bne.n	8004f82 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004f80:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4618      	mov	r0, r3
 8004f88:	f006 f975 	bl	800b276 <USB_ReadInterrupts>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b02      	cmp	r3, #2
 8004f94:	d103      	bne.n	8004f9e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2202      	movs	r2, #2
 8004f9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f006 f967 	bl	800b276 <USB_ReadInterrupts>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fb2:	d120      	bne.n	8004ff6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004fbc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0301 	and.w	r3, r3, #1
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d113      	bne.n	8004ff6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004fce:	2110      	movs	r1, #16
 8004fd0:	6938      	ldr	r0, [r7, #16]
 8004fd2:	f006 f85a 	bl	800b08a <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004fd6:	6938      	ldr	r0, [r7, #16]
 8004fd8:	f006 f889 	bl	800b0ee <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	7a5b      	ldrb	r3, [r3, #9]
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d105      	bne.n	8004ff0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2101      	movs	r1, #1
 8004fea:	4618      	mov	r0, r3
 8004fec:	f006 fa7a 	bl	800b4e4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7fb fe73 	bl	8000cdc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f006 f93b 	bl	800b276 <USB_ReadInterrupts>
 8005000:	4603      	mov	r3, r0
 8005002:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005006:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800500a:	d102      	bne.n	8005012 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f001 fd4d 	bl	8006aac <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4618      	mov	r0, r3
 8005018:	f006 f92d 	bl	800b276 <USB_ReadInterrupts>
 800501c:	4603      	mov	r3, r0
 800501e:	f003 0308 	and.w	r3, r3, #8
 8005022:	2b08      	cmp	r3, #8
 8005024:	d106      	bne.n	8005034 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f7fb fe3c 	bl	8000ca4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2208      	movs	r2, #8
 8005032:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4618      	mov	r0, r3
 800503a:	f006 f91c 	bl	800b276 <USB_ReadInterrupts>
 800503e:	4603      	mov	r3, r0
 8005040:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005044:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005048:	d139      	bne.n	80050be <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4618      	mov	r0, r3
 8005050:	f006 feb6 	bl	800bdc0 <USB_HC_ReadInterrupt>
 8005054:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005056:	2300      	movs	r3, #0
 8005058:	617b      	str	r3, [r7, #20]
 800505a:	e025      	b.n	80050a8 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	f003 030f 	and.w	r3, r3, #15
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	fa22 f303 	lsr.w	r3, r2, r3
 8005068:	f003 0301 	and.w	r3, r3, #1
 800506c:	2b00      	cmp	r3, #0
 800506e:	d018      	beq.n	80050a2 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	015a      	lsls	r2, r3, #5
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	4413      	add	r3, r2
 8005078:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005082:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005086:	d106      	bne.n	8005096 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	b2db      	uxtb	r3, r3
 800508c:	4619      	mov	r1, r3
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 f905 	bl	800529e <HCD_HC_IN_IRQHandler>
 8005094:	e005      	b.n	80050a2 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	b2db      	uxtb	r3, r3
 800509a:	4619      	mov	r1, r3
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 ff67 	bl	8005f70 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	3301      	adds	r3, #1
 80050a6:	617b      	str	r3, [r7, #20]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	795b      	ldrb	r3, [r3, #5]
 80050ac:	461a      	mov	r2, r3
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d3d3      	bcc.n	800505c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80050bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f006 f8d7 	bl	800b276 <USB_ReadInterrupts>
 80050c8:	4603      	mov	r3, r0
 80050ca:	f003 0310 	and.w	r3, r3, #16
 80050ce:	2b10      	cmp	r3, #16
 80050d0:	d101      	bne.n	80050d6 <HAL_HCD_IRQHandler+0x1ea>
 80050d2:	2301      	movs	r3, #1
 80050d4:	e000      	b.n	80050d8 <HAL_HCD_IRQHandler+0x1ec>
 80050d6:	2300      	movs	r3, #0
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d014      	beq.n	8005106 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	699a      	ldr	r2, [r3, #24]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f022 0210 	bic.w	r2, r2, #16
 80050ea:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f001 fbfe 	bl	80068ee <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	699a      	ldr	r2, [r3, #24]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f042 0210 	orr.w	r2, r2, #16
 8005100:	619a      	str	r2, [r3, #24]
 8005102:	e000      	b.n	8005106 <HAL_HCD_IRQHandler+0x21a>
      return;
 8005104:	bf00      	nop
    }
  }
}
 8005106:	3718      	adds	r7, #24
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800511a:	2b01      	cmp	r3, #1
 800511c:	d101      	bne.n	8005122 <HAL_HCD_Start+0x16>
 800511e:	2302      	movs	r3, #2
 8005120:	e013      	b.n	800514a <HAL_HCD_Start+0x3e>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2201      	movs	r2, #1
 8005126:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2101      	movs	r1, #1
 8005130:	4618      	mov	r0, r3
 8005132:	f006 fa3e 	bl	800b5b2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4618      	mov	r0, r3
 800513c:	f005 ff37 	bl	800afae <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3708      	adds	r7, #8
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}

08005152 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005152:	b580      	push	{r7, lr}
 8005154:	b082      	sub	sp, #8
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005160:	2b01      	cmp	r3, #1
 8005162:	d101      	bne.n	8005168 <HAL_HCD_Stop+0x16>
 8005164:	2302      	movs	r3, #2
 8005166:	e00d      	b.n	8005184 <HAL_HCD_Stop+0x32>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4618      	mov	r0, r3
 8005176:	f006 ff91 	bl	800c09c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4618      	mov	r0, r3
 800519a:	f006 f9e0 	bl	800b55e <USB_ResetPort>
 800519e:	4603      	mov	r3, r0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3708      	adds	r7, #8
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80051b4:	78fa      	ldrb	r2, [r7, #3]
 80051b6:	6879      	ldr	r1, [r7, #4]
 80051b8:	4613      	mov	r3, r2
 80051ba:	011b      	lsls	r3, r3, #4
 80051bc:	1a9b      	subs	r3, r3, r2
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	440b      	add	r3, r1
 80051c2:	334c      	adds	r3, #76	@ 0x4c
 80051c4:	781b      	ldrb	r3, [r3, #0]
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	370c      	adds	r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr

080051d2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80051d2:	b480      	push	{r7}
 80051d4:	b083      	sub	sp, #12
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
 80051da:	460b      	mov	r3, r1
 80051dc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80051de:	78fa      	ldrb	r2, [r7, #3]
 80051e0:	6879      	ldr	r1, [r7, #4]
 80051e2:	4613      	mov	r3, r2
 80051e4:	011b      	lsls	r3, r3, #4
 80051e6:	1a9b      	subs	r3, r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	440b      	add	r3, r1
 80051ec:	3338      	adds	r3, #56	@ 0x38
 80051ee:	681b      	ldr	r3, [r3, #0]
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4618      	mov	r0, r3
 800520a:	f006 fa22 	bl	800b652 <USB_GetCurrentFrame>
 800520e:	4603      	mov	r3, r0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3708      	adds	r7, #8
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b082      	sub	sp, #8
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4618      	mov	r0, r3
 8005226:	f006 f9fd 	bl	800b624 <USB_GetHostSpeed>
 800522a:	4603      	mov	r3, r0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3708      	adds	r7, #8
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	460b      	mov	r3, r1
 800523e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8005240:	78fa      	ldrb	r2, [r7, #3]
 8005242:	6879      	ldr	r1, [r7, #4]
 8005244:	4613      	mov	r3, r2
 8005246:	011b      	lsls	r3, r3, #4
 8005248:	1a9b      	subs	r3, r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	440b      	add	r3, r1
 800524e:	331a      	adds	r3, #26
 8005250:	2200      	movs	r2, #0
 8005252:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8005254:	78fa      	ldrb	r2, [r7, #3]
 8005256:	6879      	ldr	r1, [r7, #4]
 8005258:	4613      	mov	r3, r2
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	1a9b      	subs	r3, r3, r2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	440b      	add	r3, r1
 8005262:	331b      	adds	r3, #27
 8005264:	2200      	movs	r2, #0
 8005266:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8005268:	78fa      	ldrb	r2, [r7, #3]
 800526a:	6879      	ldr	r1, [r7, #4]
 800526c:	4613      	mov	r3, r2
 800526e:	011b      	lsls	r3, r3, #4
 8005270:	1a9b      	subs	r3, r3, r2
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	440b      	add	r3, r1
 8005276:	3325      	adds	r3, #37	@ 0x25
 8005278:	2200      	movs	r2, #0
 800527a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 800527c:	78fa      	ldrb	r2, [r7, #3]
 800527e:	6879      	ldr	r1, [r7, #4]
 8005280:	4613      	mov	r3, r2
 8005282:	011b      	lsls	r3, r3, #4
 8005284:	1a9b      	subs	r3, r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	440b      	add	r3, r1
 800528a:	3324      	adds	r3, #36	@ 0x24
 800528c:	2200      	movs	r2, #0
 800528e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	370c      	adds	r7, #12
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr

0800529e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b086      	sub	sp, #24
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
 80052a6:	460b      	mov	r3, r1
 80052a8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	78fa      	ldrb	r2, [r7, #3]
 80052ba:	4611      	mov	r1, r2
 80052bc:	4618      	mov	r0, r3
 80052be:	f005 ffed 	bl	800b29c <USB_ReadChInterrupts>
 80052c2:	4603      	mov	r3, r0
 80052c4:	f003 0304 	and.w	r3, r3, #4
 80052c8:	2b04      	cmp	r3, #4
 80052ca:	d11a      	bne.n	8005302 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80052cc:	78fb      	ldrb	r3, [r7, #3]
 80052ce:	015a      	lsls	r2, r3, #5
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	4413      	add	r3, r2
 80052d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052d8:	461a      	mov	r2, r3
 80052da:	2304      	movs	r3, #4
 80052dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80052de:	78fa      	ldrb	r2, [r7, #3]
 80052e0:	6879      	ldr	r1, [r7, #4]
 80052e2:	4613      	mov	r3, r2
 80052e4:	011b      	lsls	r3, r3, #4
 80052e6:	1a9b      	subs	r3, r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	440b      	add	r3, r1
 80052ec:	334d      	adds	r3, #77	@ 0x4d
 80052ee:	2207      	movs	r2, #7
 80052f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	78fa      	ldrb	r2, [r7, #3]
 80052f8:	4611      	mov	r1, r2
 80052fa:	4618      	mov	r0, r3
 80052fc:	f006 fd71 	bl	800bde2 <USB_HC_Halt>
 8005300:	e09e      	b.n	8005440 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	78fa      	ldrb	r2, [r7, #3]
 8005308:	4611      	mov	r1, r2
 800530a:	4618      	mov	r0, r3
 800530c:	f005 ffc6 	bl	800b29c <USB_ReadChInterrupts>
 8005310:	4603      	mov	r3, r0
 8005312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800531a:	d11b      	bne.n	8005354 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800531c:	78fb      	ldrb	r3, [r7, #3]
 800531e:	015a      	lsls	r2, r3, #5
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	4413      	add	r3, r2
 8005324:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005328:	461a      	mov	r2, r3
 800532a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800532e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8005330:	78fa      	ldrb	r2, [r7, #3]
 8005332:	6879      	ldr	r1, [r7, #4]
 8005334:	4613      	mov	r3, r2
 8005336:	011b      	lsls	r3, r3, #4
 8005338:	1a9b      	subs	r3, r3, r2
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	440b      	add	r3, r1
 800533e:	334d      	adds	r3, #77	@ 0x4d
 8005340:	2208      	movs	r2, #8
 8005342:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	78fa      	ldrb	r2, [r7, #3]
 800534a:	4611      	mov	r1, r2
 800534c:	4618      	mov	r0, r3
 800534e:	f006 fd48 	bl	800bde2 <USB_HC_Halt>
 8005352:	e075      	b.n	8005440 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	78fa      	ldrb	r2, [r7, #3]
 800535a:	4611      	mov	r1, r2
 800535c:	4618      	mov	r0, r3
 800535e:	f005 ff9d 	bl	800b29c <USB_ReadChInterrupts>
 8005362:	4603      	mov	r3, r0
 8005364:	f003 0308 	and.w	r3, r3, #8
 8005368:	2b08      	cmp	r3, #8
 800536a:	d11a      	bne.n	80053a2 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800536c:	78fb      	ldrb	r3, [r7, #3]
 800536e:	015a      	lsls	r2, r3, #5
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	4413      	add	r3, r2
 8005374:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005378:	461a      	mov	r2, r3
 800537a:	2308      	movs	r3, #8
 800537c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800537e:	78fa      	ldrb	r2, [r7, #3]
 8005380:	6879      	ldr	r1, [r7, #4]
 8005382:	4613      	mov	r3, r2
 8005384:	011b      	lsls	r3, r3, #4
 8005386:	1a9b      	subs	r3, r3, r2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	440b      	add	r3, r1
 800538c:	334d      	adds	r3, #77	@ 0x4d
 800538e:	2206      	movs	r2, #6
 8005390:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	78fa      	ldrb	r2, [r7, #3]
 8005398:	4611      	mov	r1, r2
 800539a:	4618      	mov	r0, r3
 800539c:	f006 fd21 	bl	800bde2 <USB_HC_Halt>
 80053a0:	e04e      	b.n	8005440 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	78fa      	ldrb	r2, [r7, #3]
 80053a8:	4611      	mov	r1, r2
 80053aa:	4618      	mov	r0, r3
 80053ac:	f005 ff76 	bl	800b29c <USB_ReadChInterrupts>
 80053b0:	4603      	mov	r3, r0
 80053b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053ba:	d11b      	bne.n	80053f4 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80053bc:	78fb      	ldrb	r3, [r7, #3]
 80053be:	015a      	lsls	r2, r3, #5
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	4413      	add	r3, r2
 80053c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053c8:	461a      	mov	r2, r3
 80053ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053ce:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80053d0:	78fa      	ldrb	r2, [r7, #3]
 80053d2:	6879      	ldr	r1, [r7, #4]
 80053d4:	4613      	mov	r3, r2
 80053d6:	011b      	lsls	r3, r3, #4
 80053d8:	1a9b      	subs	r3, r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	440b      	add	r3, r1
 80053de:	334d      	adds	r3, #77	@ 0x4d
 80053e0:	2209      	movs	r2, #9
 80053e2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	78fa      	ldrb	r2, [r7, #3]
 80053ea:	4611      	mov	r1, r2
 80053ec:	4618      	mov	r0, r3
 80053ee:	f006 fcf8 	bl	800bde2 <USB_HC_Halt>
 80053f2:	e025      	b.n	8005440 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	78fa      	ldrb	r2, [r7, #3]
 80053fa:	4611      	mov	r1, r2
 80053fc:	4618      	mov	r0, r3
 80053fe:	f005 ff4d 	bl	800b29c <USB_ReadChInterrupts>
 8005402:	4603      	mov	r3, r0
 8005404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005408:	2b80      	cmp	r3, #128	@ 0x80
 800540a:	d119      	bne.n	8005440 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800540c:	78fb      	ldrb	r3, [r7, #3]
 800540e:	015a      	lsls	r2, r3, #5
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	4413      	add	r3, r2
 8005414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005418:	461a      	mov	r2, r3
 800541a:	2380      	movs	r3, #128	@ 0x80
 800541c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800541e:	78fa      	ldrb	r2, [r7, #3]
 8005420:	6879      	ldr	r1, [r7, #4]
 8005422:	4613      	mov	r3, r2
 8005424:	011b      	lsls	r3, r3, #4
 8005426:	1a9b      	subs	r3, r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	440b      	add	r3, r1
 800542c:	334d      	adds	r3, #77	@ 0x4d
 800542e:	2207      	movs	r2, #7
 8005430:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	78fa      	ldrb	r2, [r7, #3]
 8005438:	4611      	mov	r1, r2
 800543a:	4618      	mov	r0, r3
 800543c:	f006 fcd1 	bl	800bde2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	78fa      	ldrb	r2, [r7, #3]
 8005446:	4611      	mov	r1, r2
 8005448:	4618      	mov	r0, r3
 800544a:	f005 ff27 	bl	800b29c <USB_ReadChInterrupts>
 800544e:	4603      	mov	r3, r0
 8005450:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005454:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005458:	d112      	bne.n	8005480 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	78fa      	ldrb	r2, [r7, #3]
 8005460:	4611      	mov	r1, r2
 8005462:	4618      	mov	r0, r3
 8005464:	f006 fcbd 	bl	800bde2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8005468:	78fb      	ldrb	r3, [r7, #3]
 800546a:	015a      	lsls	r2, r3, #5
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	4413      	add	r3, r2
 8005470:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005474:	461a      	mov	r2, r3
 8005476:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800547a:	6093      	str	r3, [r2, #8]
 800547c:	f000 bd75 	b.w	8005f6a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	78fa      	ldrb	r2, [r7, #3]
 8005486:	4611      	mov	r1, r2
 8005488:	4618      	mov	r0, r3
 800548a:	f005 ff07 	bl	800b29c <USB_ReadChInterrupts>
 800548e:	4603      	mov	r3, r0
 8005490:	f003 0301 	and.w	r3, r3, #1
 8005494:	2b01      	cmp	r3, #1
 8005496:	f040 8128 	bne.w	80056ea <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800549a:	78fb      	ldrb	r3, [r7, #3]
 800549c:	015a      	lsls	r2, r3, #5
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	4413      	add	r3, r2
 80054a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054a6:	461a      	mov	r2, r3
 80054a8:	2320      	movs	r3, #32
 80054aa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80054ac:	78fa      	ldrb	r2, [r7, #3]
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	4613      	mov	r3, r2
 80054b2:	011b      	lsls	r3, r3, #4
 80054b4:	1a9b      	subs	r3, r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	440b      	add	r3, r1
 80054ba:	331b      	adds	r3, #27
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d119      	bne.n	80054f6 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80054c2:	78fa      	ldrb	r2, [r7, #3]
 80054c4:	6879      	ldr	r1, [r7, #4]
 80054c6:	4613      	mov	r3, r2
 80054c8:	011b      	lsls	r3, r3, #4
 80054ca:	1a9b      	subs	r3, r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	440b      	add	r3, r1
 80054d0:	331b      	adds	r3, #27
 80054d2:	2200      	movs	r2, #0
 80054d4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80054d6:	78fb      	ldrb	r3, [r7, #3]
 80054d8:	015a      	lsls	r2, r3, #5
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	4413      	add	r3, r2
 80054de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	78fa      	ldrb	r2, [r7, #3]
 80054e6:	0151      	lsls	r1, r2, #5
 80054e8:	693a      	ldr	r2, [r7, #16]
 80054ea:	440a      	add	r2, r1
 80054ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80054f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054f4:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	799b      	ldrb	r3, [r3, #6]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d01b      	beq.n	8005536 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80054fe:	78fa      	ldrb	r2, [r7, #3]
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	4613      	mov	r3, r2
 8005504:	011b      	lsls	r3, r3, #4
 8005506:	1a9b      	subs	r3, r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	440b      	add	r3, r1
 800550c:	3330      	adds	r3, #48	@ 0x30
 800550e:	6819      	ldr	r1, [r3, #0]
 8005510:	78fb      	ldrb	r3, [r7, #3]
 8005512:	015a      	lsls	r2, r3, #5
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	4413      	add	r3, r2
 8005518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005522:	78fa      	ldrb	r2, [r7, #3]
 8005524:	1ac9      	subs	r1, r1, r3
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	4613      	mov	r3, r2
 800552a:	011b      	lsls	r3, r3, #4
 800552c:	1a9b      	subs	r3, r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	4403      	add	r3, r0
 8005532:	3338      	adds	r3, #56	@ 0x38
 8005534:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8005536:	78fa      	ldrb	r2, [r7, #3]
 8005538:	6879      	ldr	r1, [r7, #4]
 800553a:	4613      	mov	r3, r2
 800553c:	011b      	lsls	r3, r3, #4
 800553e:	1a9b      	subs	r3, r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	440b      	add	r3, r1
 8005544:	334d      	adds	r3, #77	@ 0x4d
 8005546:	2201      	movs	r2, #1
 8005548:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800554a:	78fa      	ldrb	r2, [r7, #3]
 800554c:	6879      	ldr	r1, [r7, #4]
 800554e:	4613      	mov	r3, r2
 8005550:	011b      	lsls	r3, r3, #4
 8005552:	1a9b      	subs	r3, r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	440b      	add	r3, r1
 8005558:	3344      	adds	r3, #68	@ 0x44
 800555a:	2200      	movs	r2, #0
 800555c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800555e:	78fb      	ldrb	r3, [r7, #3]
 8005560:	015a      	lsls	r2, r3, #5
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	4413      	add	r3, r2
 8005566:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800556a:	461a      	mov	r2, r3
 800556c:	2301      	movs	r3, #1
 800556e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005570:	78fa      	ldrb	r2, [r7, #3]
 8005572:	6879      	ldr	r1, [r7, #4]
 8005574:	4613      	mov	r3, r2
 8005576:	011b      	lsls	r3, r3, #4
 8005578:	1a9b      	subs	r3, r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	440b      	add	r3, r1
 800557e:	3326      	adds	r3, #38	@ 0x26
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00a      	beq.n	800559c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005586:	78fa      	ldrb	r2, [r7, #3]
 8005588:	6879      	ldr	r1, [r7, #4]
 800558a:	4613      	mov	r3, r2
 800558c:	011b      	lsls	r3, r3, #4
 800558e:	1a9b      	subs	r3, r3, r2
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	440b      	add	r3, r1
 8005594:	3326      	adds	r3, #38	@ 0x26
 8005596:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005598:	2b02      	cmp	r3, #2
 800559a:	d110      	bne.n	80055be <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	78fa      	ldrb	r2, [r7, #3]
 80055a2:	4611      	mov	r1, r2
 80055a4:	4618      	mov	r0, r3
 80055a6:	f006 fc1c 	bl	800bde2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80055aa:	78fb      	ldrb	r3, [r7, #3]
 80055ac:	015a      	lsls	r2, r3, #5
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	4413      	add	r3, r2
 80055b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055b6:	461a      	mov	r2, r3
 80055b8:	2310      	movs	r3, #16
 80055ba:	6093      	str	r3, [r2, #8]
 80055bc:	e03d      	b.n	800563a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80055be:	78fa      	ldrb	r2, [r7, #3]
 80055c0:	6879      	ldr	r1, [r7, #4]
 80055c2:	4613      	mov	r3, r2
 80055c4:	011b      	lsls	r3, r3, #4
 80055c6:	1a9b      	subs	r3, r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	440b      	add	r3, r1
 80055cc:	3326      	adds	r3, #38	@ 0x26
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	2b03      	cmp	r3, #3
 80055d2:	d00a      	beq.n	80055ea <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80055d4:	78fa      	ldrb	r2, [r7, #3]
 80055d6:	6879      	ldr	r1, [r7, #4]
 80055d8:	4613      	mov	r3, r2
 80055da:	011b      	lsls	r3, r3, #4
 80055dc:	1a9b      	subs	r3, r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	440b      	add	r3, r1
 80055e2:	3326      	adds	r3, #38	@ 0x26
 80055e4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d127      	bne.n	800563a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80055ea:	78fb      	ldrb	r3, [r7, #3]
 80055ec:	015a      	lsls	r2, r3, #5
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	4413      	add	r3, r2
 80055f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	78fa      	ldrb	r2, [r7, #3]
 80055fa:	0151      	lsls	r1, r2, #5
 80055fc:	693a      	ldr	r2, [r7, #16]
 80055fe:	440a      	add	r2, r1
 8005600:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005604:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005608:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800560a:	78fa      	ldrb	r2, [r7, #3]
 800560c:	6879      	ldr	r1, [r7, #4]
 800560e:	4613      	mov	r3, r2
 8005610:	011b      	lsls	r3, r3, #4
 8005612:	1a9b      	subs	r3, r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	440b      	add	r3, r1
 8005618:	334c      	adds	r3, #76	@ 0x4c
 800561a:	2201      	movs	r2, #1
 800561c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800561e:	78fa      	ldrb	r2, [r7, #3]
 8005620:	6879      	ldr	r1, [r7, #4]
 8005622:	4613      	mov	r3, r2
 8005624:	011b      	lsls	r3, r3, #4
 8005626:	1a9b      	subs	r3, r3, r2
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	440b      	add	r3, r1
 800562c:	334c      	adds	r3, #76	@ 0x4c
 800562e:	781a      	ldrb	r2, [r3, #0]
 8005630:	78fb      	ldrb	r3, [r7, #3]
 8005632:	4619      	mov	r1, r3
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f7fb fb7b 	bl	8000d30 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	799b      	ldrb	r3, [r3, #6]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d13b      	bne.n	80056ba <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8005642:	78fa      	ldrb	r2, [r7, #3]
 8005644:	6879      	ldr	r1, [r7, #4]
 8005646:	4613      	mov	r3, r2
 8005648:	011b      	lsls	r3, r3, #4
 800564a:	1a9b      	subs	r3, r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	440b      	add	r3, r1
 8005650:	3338      	adds	r3, #56	@ 0x38
 8005652:	6819      	ldr	r1, [r3, #0]
 8005654:	78fa      	ldrb	r2, [r7, #3]
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	4613      	mov	r3, r2
 800565a:	011b      	lsls	r3, r3, #4
 800565c:	1a9b      	subs	r3, r3, r2
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	4403      	add	r3, r0
 8005662:	3328      	adds	r3, #40	@ 0x28
 8005664:	881b      	ldrh	r3, [r3, #0]
 8005666:	440b      	add	r3, r1
 8005668:	1e59      	subs	r1, r3, #1
 800566a:	78fa      	ldrb	r2, [r7, #3]
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	4613      	mov	r3, r2
 8005670:	011b      	lsls	r3, r3, #4
 8005672:	1a9b      	subs	r3, r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4403      	add	r3, r0
 8005678:	3328      	adds	r3, #40	@ 0x28
 800567a:	881b      	ldrh	r3, [r3, #0]
 800567c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005680:	f003 0301 	and.w	r3, r3, #1
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 8470 	beq.w	8005f6a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800568a:	78fa      	ldrb	r2, [r7, #3]
 800568c:	6879      	ldr	r1, [r7, #4]
 800568e:	4613      	mov	r3, r2
 8005690:	011b      	lsls	r3, r3, #4
 8005692:	1a9b      	subs	r3, r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	440b      	add	r3, r1
 8005698:	333c      	adds	r3, #60	@ 0x3c
 800569a:	781b      	ldrb	r3, [r3, #0]
 800569c:	78fa      	ldrb	r2, [r7, #3]
 800569e:	f083 0301 	eor.w	r3, r3, #1
 80056a2:	b2d8      	uxtb	r0, r3
 80056a4:	6879      	ldr	r1, [r7, #4]
 80056a6:	4613      	mov	r3, r2
 80056a8:	011b      	lsls	r3, r3, #4
 80056aa:	1a9b      	subs	r3, r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	440b      	add	r3, r1
 80056b0:	333c      	adds	r3, #60	@ 0x3c
 80056b2:	4602      	mov	r2, r0
 80056b4:	701a      	strb	r2, [r3, #0]
 80056b6:	f000 bc58 	b.w	8005f6a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80056ba:	78fa      	ldrb	r2, [r7, #3]
 80056bc:	6879      	ldr	r1, [r7, #4]
 80056be:	4613      	mov	r3, r2
 80056c0:	011b      	lsls	r3, r3, #4
 80056c2:	1a9b      	subs	r3, r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	440b      	add	r3, r1
 80056c8:	333c      	adds	r3, #60	@ 0x3c
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	78fa      	ldrb	r2, [r7, #3]
 80056ce:	f083 0301 	eor.w	r3, r3, #1
 80056d2:	b2d8      	uxtb	r0, r3
 80056d4:	6879      	ldr	r1, [r7, #4]
 80056d6:	4613      	mov	r3, r2
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	1a9b      	subs	r3, r3, r2
 80056dc:	009b      	lsls	r3, r3, #2
 80056de:	440b      	add	r3, r1
 80056e0:	333c      	adds	r3, #60	@ 0x3c
 80056e2:	4602      	mov	r2, r0
 80056e4:	701a      	strb	r2, [r3, #0]
 80056e6:	f000 bc40 	b.w	8005f6a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	78fa      	ldrb	r2, [r7, #3]
 80056f0:	4611      	mov	r1, r2
 80056f2:	4618      	mov	r0, r3
 80056f4:	f005 fdd2 	bl	800b29c <USB_ReadChInterrupts>
 80056f8:	4603      	mov	r3, r0
 80056fa:	f003 0320 	and.w	r3, r3, #32
 80056fe:	2b20      	cmp	r3, #32
 8005700:	d131      	bne.n	8005766 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005702:	78fb      	ldrb	r3, [r7, #3]
 8005704:	015a      	lsls	r2, r3, #5
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	4413      	add	r3, r2
 800570a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800570e:	461a      	mov	r2, r3
 8005710:	2320      	movs	r3, #32
 8005712:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8005714:	78fa      	ldrb	r2, [r7, #3]
 8005716:	6879      	ldr	r1, [r7, #4]
 8005718:	4613      	mov	r3, r2
 800571a:	011b      	lsls	r3, r3, #4
 800571c:	1a9b      	subs	r3, r3, r2
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	440b      	add	r3, r1
 8005722:	331a      	adds	r3, #26
 8005724:	781b      	ldrb	r3, [r3, #0]
 8005726:	2b01      	cmp	r3, #1
 8005728:	f040 841f 	bne.w	8005f6a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800572c:	78fa      	ldrb	r2, [r7, #3]
 800572e:	6879      	ldr	r1, [r7, #4]
 8005730:	4613      	mov	r3, r2
 8005732:	011b      	lsls	r3, r3, #4
 8005734:	1a9b      	subs	r3, r3, r2
 8005736:	009b      	lsls	r3, r3, #2
 8005738:	440b      	add	r3, r1
 800573a:	331b      	adds	r3, #27
 800573c:	2201      	movs	r2, #1
 800573e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8005740:	78fa      	ldrb	r2, [r7, #3]
 8005742:	6879      	ldr	r1, [r7, #4]
 8005744:	4613      	mov	r3, r2
 8005746:	011b      	lsls	r3, r3, #4
 8005748:	1a9b      	subs	r3, r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	440b      	add	r3, r1
 800574e:	334d      	adds	r3, #77	@ 0x4d
 8005750:	2203      	movs	r2, #3
 8005752:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	78fa      	ldrb	r2, [r7, #3]
 800575a:	4611      	mov	r1, r2
 800575c:	4618      	mov	r0, r3
 800575e:	f006 fb40 	bl	800bde2 <USB_HC_Halt>
 8005762:	f000 bc02 	b.w	8005f6a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	78fa      	ldrb	r2, [r7, #3]
 800576c:	4611      	mov	r1, r2
 800576e:	4618      	mov	r0, r3
 8005770:	f005 fd94 	bl	800b29c <USB_ReadChInterrupts>
 8005774:	4603      	mov	r3, r0
 8005776:	f003 0302 	and.w	r3, r3, #2
 800577a:	2b02      	cmp	r3, #2
 800577c:	f040 8305 	bne.w	8005d8a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005780:	78fb      	ldrb	r3, [r7, #3]
 8005782:	015a      	lsls	r2, r3, #5
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	4413      	add	r3, r2
 8005788:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800578c:	461a      	mov	r2, r3
 800578e:	2302      	movs	r3, #2
 8005790:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005792:	78fa      	ldrb	r2, [r7, #3]
 8005794:	6879      	ldr	r1, [r7, #4]
 8005796:	4613      	mov	r3, r2
 8005798:	011b      	lsls	r3, r3, #4
 800579a:	1a9b      	subs	r3, r3, r2
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	440b      	add	r3, r1
 80057a0:	334d      	adds	r3, #77	@ 0x4d
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d114      	bne.n	80057d2 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80057a8:	78fa      	ldrb	r2, [r7, #3]
 80057aa:	6879      	ldr	r1, [r7, #4]
 80057ac:	4613      	mov	r3, r2
 80057ae:	011b      	lsls	r3, r3, #4
 80057b0:	1a9b      	subs	r3, r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	440b      	add	r3, r1
 80057b6:	334d      	adds	r3, #77	@ 0x4d
 80057b8:	2202      	movs	r2, #2
 80057ba:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80057bc:	78fa      	ldrb	r2, [r7, #3]
 80057be:	6879      	ldr	r1, [r7, #4]
 80057c0:	4613      	mov	r3, r2
 80057c2:	011b      	lsls	r3, r3, #4
 80057c4:	1a9b      	subs	r3, r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	440b      	add	r3, r1
 80057ca:	334c      	adds	r3, #76	@ 0x4c
 80057cc:	2201      	movs	r2, #1
 80057ce:	701a      	strb	r2, [r3, #0]
 80057d0:	e2cc      	b.n	8005d6c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80057d2:	78fa      	ldrb	r2, [r7, #3]
 80057d4:	6879      	ldr	r1, [r7, #4]
 80057d6:	4613      	mov	r3, r2
 80057d8:	011b      	lsls	r3, r3, #4
 80057da:	1a9b      	subs	r3, r3, r2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	440b      	add	r3, r1
 80057e0:	334d      	adds	r3, #77	@ 0x4d
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	2b06      	cmp	r3, #6
 80057e6:	d114      	bne.n	8005812 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80057e8:	78fa      	ldrb	r2, [r7, #3]
 80057ea:	6879      	ldr	r1, [r7, #4]
 80057ec:	4613      	mov	r3, r2
 80057ee:	011b      	lsls	r3, r3, #4
 80057f0:	1a9b      	subs	r3, r3, r2
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	440b      	add	r3, r1
 80057f6:	334d      	adds	r3, #77	@ 0x4d
 80057f8:	2202      	movs	r2, #2
 80057fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80057fc:	78fa      	ldrb	r2, [r7, #3]
 80057fe:	6879      	ldr	r1, [r7, #4]
 8005800:	4613      	mov	r3, r2
 8005802:	011b      	lsls	r3, r3, #4
 8005804:	1a9b      	subs	r3, r3, r2
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	440b      	add	r3, r1
 800580a:	334c      	adds	r3, #76	@ 0x4c
 800580c:	2205      	movs	r2, #5
 800580e:	701a      	strb	r2, [r3, #0]
 8005810:	e2ac      	b.n	8005d6c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005812:	78fa      	ldrb	r2, [r7, #3]
 8005814:	6879      	ldr	r1, [r7, #4]
 8005816:	4613      	mov	r3, r2
 8005818:	011b      	lsls	r3, r3, #4
 800581a:	1a9b      	subs	r3, r3, r2
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	440b      	add	r3, r1
 8005820:	334d      	adds	r3, #77	@ 0x4d
 8005822:	781b      	ldrb	r3, [r3, #0]
 8005824:	2b07      	cmp	r3, #7
 8005826:	d00b      	beq.n	8005840 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005828:	78fa      	ldrb	r2, [r7, #3]
 800582a:	6879      	ldr	r1, [r7, #4]
 800582c:	4613      	mov	r3, r2
 800582e:	011b      	lsls	r3, r3, #4
 8005830:	1a9b      	subs	r3, r3, r2
 8005832:	009b      	lsls	r3, r3, #2
 8005834:	440b      	add	r3, r1
 8005836:	334d      	adds	r3, #77	@ 0x4d
 8005838:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800583a:	2b09      	cmp	r3, #9
 800583c:	f040 80a6 	bne.w	800598c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005840:	78fa      	ldrb	r2, [r7, #3]
 8005842:	6879      	ldr	r1, [r7, #4]
 8005844:	4613      	mov	r3, r2
 8005846:	011b      	lsls	r3, r3, #4
 8005848:	1a9b      	subs	r3, r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	440b      	add	r3, r1
 800584e:	334d      	adds	r3, #77	@ 0x4d
 8005850:	2202      	movs	r2, #2
 8005852:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005854:	78fa      	ldrb	r2, [r7, #3]
 8005856:	6879      	ldr	r1, [r7, #4]
 8005858:	4613      	mov	r3, r2
 800585a:	011b      	lsls	r3, r3, #4
 800585c:	1a9b      	subs	r3, r3, r2
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	440b      	add	r3, r1
 8005862:	3344      	adds	r3, #68	@ 0x44
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	1c59      	adds	r1, r3, #1
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	4613      	mov	r3, r2
 800586c:	011b      	lsls	r3, r3, #4
 800586e:	1a9b      	subs	r3, r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	4403      	add	r3, r0
 8005874:	3344      	adds	r3, #68	@ 0x44
 8005876:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005878:	78fa      	ldrb	r2, [r7, #3]
 800587a:	6879      	ldr	r1, [r7, #4]
 800587c:	4613      	mov	r3, r2
 800587e:	011b      	lsls	r3, r3, #4
 8005880:	1a9b      	subs	r3, r3, r2
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	440b      	add	r3, r1
 8005886:	3344      	adds	r3, #68	@ 0x44
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2b02      	cmp	r3, #2
 800588c:	d943      	bls.n	8005916 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800588e:	78fa      	ldrb	r2, [r7, #3]
 8005890:	6879      	ldr	r1, [r7, #4]
 8005892:	4613      	mov	r3, r2
 8005894:	011b      	lsls	r3, r3, #4
 8005896:	1a9b      	subs	r3, r3, r2
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	440b      	add	r3, r1
 800589c:	3344      	adds	r3, #68	@ 0x44
 800589e:	2200      	movs	r2, #0
 80058a0:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80058a2:	78fa      	ldrb	r2, [r7, #3]
 80058a4:	6879      	ldr	r1, [r7, #4]
 80058a6:	4613      	mov	r3, r2
 80058a8:	011b      	lsls	r3, r3, #4
 80058aa:	1a9b      	subs	r3, r3, r2
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	440b      	add	r3, r1
 80058b0:	331a      	adds	r3, #26
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d123      	bne.n	8005900 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80058b8:	78fa      	ldrb	r2, [r7, #3]
 80058ba:	6879      	ldr	r1, [r7, #4]
 80058bc:	4613      	mov	r3, r2
 80058be:	011b      	lsls	r3, r3, #4
 80058c0:	1a9b      	subs	r3, r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	440b      	add	r3, r1
 80058c6:	331b      	adds	r3, #27
 80058c8:	2200      	movs	r2, #0
 80058ca:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80058cc:	78fa      	ldrb	r2, [r7, #3]
 80058ce:	6879      	ldr	r1, [r7, #4]
 80058d0:	4613      	mov	r3, r2
 80058d2:	011b      	lsls	r3, r3, #4
 80058d4:	1a9b      	subs	r3, r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	440b      	add	r3, r1
 80058da:	331c      	adds	r3, #28
 80058dc:	2200      	movs	r2, #0
 80058de:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80058e0:	78fb      	ldrb	r3, [r7, #3]
 80058e2:	015a      	lsls	r2, r3, #5
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	4413      	add	r3, r2
 80058e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	78fa      	ldrb	r2, [r7, #3]
 80058f0:	0151      	lsls	r1, r2, #5
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	440a      	add	r2, r1
 80058f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80058fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058fe:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005900:	78fa      	ldrb	r2, [r7, #3]
 8005902:	6879      	ldr	r1, [r7, #4]
 8005904:	4613      	mov	r3, r2
 8005906:	011b      	lsls	r3, r3, #4
 8005908:	1a9b      	subs	r3, r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	440b      	add	r3, r1
 800590e:	334c      	adds	r3, #76	@ 0x4c
 8005910:	2204      	movs	r2, #4
 8005912:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005914:	e229      	b.n	8005d6a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005916:	78fa      	ldrb	r2, [r7, #3]
 8005918:	6879      	ldr	r1, [r7, #4]
 800591a:	4613      	mov	r3, r2
 800591c:	011b      	lsls	r3, r3, #4
 800591e:	1a9b      	subs	r3, r3, r2
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	440b      	add	r3, r1
 8005924:	334c      	adds	r3, #76	@ 0x4c
 8005926:	2202      	movs	r2, #2
 8005928:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800592a:	78fa      	ldrb	r2, [r7, #3]
 800592c:	6879      	ldr	r1, [r7, #4]
 800592e:	4613      	mov	r3, r2
 8005930:	011b      	lsls	r3, r3, #4
 8005932:	1a9b      	subs	r3, r3, r2
 8005934:	009b      	lsls	r3, r3, #2
 8005936:	440b      	add	r3, r1
 8005938:	3326      	adds	r3, #38	@ 0x26
 800593a:	781b      	ldrb	r3, [r3, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00b      	beq.n	8005958 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005940:	78fa      	ldrb	r2, [r7, #3]
 8005942:	6879      	ldr	r1, [r7, #4]
 8005944:	4613      	mov	r3, r2
 8005946:	011b      	lsls	r3, r3, #4
 8005948:	1a9b      	subs	r3, r3, r2
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	440b      	add	r3, r1
 800594e:	3326      	adds	r3, #38	@ 0x26
 8005950:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005952:	2b02      	cmp	r3, #2
 8005954:	f040 8209 	bne.w	8005d6a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005958:	78fb      	ldrb	r3, [r7, #3]
 800595a:	015a      	lsls	r2, r3, #5
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	4413      	add	r3, r2
 8005960:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800596e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005976:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005978:	78fb      	ldrb	r3, [r7, #3]
 800597a:	015a      	lsls	r2, r3, #5
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	4413      	add	r3, r2
 8005980:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005984:	461a      	mov	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800598a:	e1ee      	b.n	8005d6a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800598c:	78fa      	ldrb	r2, [r7, #3]
 800598e:	6879      	ldr	r1, [r7, #4]
 8005990:	4613      	mov	r3, r2
 8005992:	011b      	lsls	r3, r3, #4
 8005994:	1a9b      	subs	r3, r3, r2
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	440b      	add	r3, r1
 800599a:	334d      	adds	r3, #77	@ 0x4d
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	2b05      	cmp	r3, #5
 80059a0:	f040 80c8 	bne.w	8005b34 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80059a4:	78fa      	ldrb	r2, [r7, #3]
 80059a6:	6879      	ldr	r1, [r7, #4]
 80059a8:	4613      	mov	r3, r2
 80059aa:	011b      	lsls	r3, r3, #4
 80059ac:	1a9b      	subs	r3, r3, r2
 80059ae:	009b      	lsls	r3, r3, #2
 80059b0:	440b      	add	r3, r1
 80059b2:	334d      	adds	r3, #77	@ 0x4d
 80059b4:	2202      	movs	r2, #2
 80059b6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80059b8:	78fa      	ldrb	r2, [r7, #3]
 80059ba:	6879      	ldr	r1, [r7, #4]
 80059bc:	4613      	mov	r3, r2
 80059be:	011b      	lsls	r3, r3, #4
 80059c0:	1a9b      	subs	r3, r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	440b      	add	r3, r1
 80059c6:	331b      	adds	r3, #27
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	f040 81ce 	bne.w	8005d6c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80059d0:	78fa      	ldrb	r2, [r7, #3]
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	4613      	mov	r3, r2
 80059d6:	011b      	lsls	r3, r3, #4
 80059d8:	1a9b      	subs	r3, r3, r2
 80059da:	009b      	lsls	r3, r3, #2
 80059dc:	440b      	add	r3, r1
 80059de:	3326      	adds	r3, #38	@ 0x26
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	2b03      	cmp	r3, #3
 80059e4:	d16b      	bne.n	8005abe <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80059e6:	78fa      	ldrb	r2, [r7, #3]
 80059e8:	6879      	ldr	r1, [r7, #4]
 80059ea:	4613      	mov	r3, r2
 80059ec:	011b      	lsls	r3, r3, #4
 80059ee:	1a9b      	subs	r3, r3, r2
 80059f0:	009b      	lsls	r3, r3, #2
 80059f2:	440b      	add	r3, r1
 80059f4:	3348      	adds	r3, #72	@ 0x48
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	1c59      	adds	r1, r3, #1
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	4613      	mov	r3, r2
 80059fe:	011b      	lsls	r3, r3, #4
 8005a00:	1a9b      	subs	r3, r3, r2
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	4403      	add	r3, r0
 8005a06:	3348      	adds	r3, #72	@ 0x48
 8005a08:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8005a0a:	78fa      	ldrb	r2, [r7, #3]
 8005a0c:	6879      	ldr	r1, [r7, #4]
 8005a0e:	4613      	mov	r3, r2
 8005a10:	011b      	lsls	r3, r3, #4
 8005a12:	1a9b      	subs	r3, r3, r2
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	440b      	add	r3, r1
 8005a18:	3348      	adds	r3, #72	@ 0x48
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d943      	bls.n	8005aa8 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8005a20:	78fa      	ldrb	r2, [r7, #3]
 8005a22:	6879      	ldr	r1, [r7, #4]
 8005a24:	4613      	mov	r3, r2
 8005a26:	011b      	lsls	r3, r3, #4
 8005a28:	1a9b      	subs	r3, r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	440b      	add	r3, r1
 8005a2e:	3348      	adds	r3, #72	@ 0x48
 8005a30:	2200      	movs	r2, #0
 8005a32:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8005a34:	78fa      	ldrb	r2, [r7, #3]
 8005a36:	6879      	ldr	r1, [r7, #4]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	011b      	lsls	r3, r3, #4
 8005a3c:	1a9b      	subs	r3, r3, r2
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	440b      	add	r3, r1
 8005a42:	331b      	adds	r3, #27
 8005a44:	2200      	movs	r2, #0
 8005a46:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8005a48:	78fa      	ldrb	r2, [r7, #3]
 8005a4a:	6879      	ldr	r1, [r7, #4]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	011b      	lsls	r3, r3, #4
 8005a50:	1a9b      	subs	r3, r3, r2
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	440b      	add	r3, r1
 8005a56:	3344      	adds	r3, #68	@ 0x44
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d809      	bhi.n	8005a72 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8005a5e:	78fa      	ldrb	r2, [r7, #3]
 8005a60:	6879      	ldr	r1, [r7, #4]
 8005a62:	4613      	mov	r3, r2
 8005a64:	011b      	lsls	r3, r3, #4
 8005a66:	1a9b      	subs	r3, r3, r2
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	440b      	add	r3, r1
 8005a6c:	331c      	adds	r3, #28
 8005a6e:	2201      	movs	r2, #1
 8005a70:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005a72:	78fb      	ldrb	r3, [r7, #3]
 8005a74:	015a      	lsls	r2, r3, #5
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	4413      	add	r3, r2
 8005a7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	78fa      	ldrb	r2, [r7, #3]
 8005a82:	0151      	lsls	r1, r2, #5
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	440a      	add	r2, r1
 8005a88:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005a8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a90:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8005a92:	78fa      	ldrb	r2, [r7, #3]
 8005a94:	6879      	ldr	r1, [r7, #4]
 8005a96:	4613      	mov	r3, r2
 8005a98:	011b      	lsls	r3, r3, #4
 8005a9a:	1a9b      	subs	r3, r3, r2
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	440b      	add	r3, r1
 8005aa0:	334c      	adds	r3, #76	@ 0x4c
 8005aa2:	2204      	movs	r2, #4
 8005aa4:	701a      	strb	r2, [r3, #0]
 8005aa6:	e014      	b.n	8005ad2 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005aa8:	78fa      	ldrb	r2, [r7, #3]
 8005aaa:	6879      	ldr	r1, [r7, #4]
 8005aac:	4613      	mov	r3, r2
 8005aae:	011b      	lsls	r3, r3, #4
 8005ab0:	1a9b      	subs	r3, r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	440b      	add	r3, r1
 8005ab6:	334c      	adds	r3, #76	@ 0x4c
 8005ab8:	2202      	movs	r2, #2
 8005aba:	701a      	strb	r2, [r3, #0]
 8005abc:	e009      	b.n	8005ad2 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005abe:	78fa      	ldrb	r2, [r7, #3]
 8005ac0:	6879      	ldr	r1, [r7, #4]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	011b      	lsls	r3, r3, #4
 8005ac6:	1a9b      	subs	r3, r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	440b      	add	r3, r1
 8005acc:	334c      	adds	r3, #76	@ 0x4c
 8005ace:	2202      	movs	r2, #2
 8005ad0:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005ad2:	78fa      	ldrb	r2, [r7, #3]
 8005ad4:	6879      	ldr	r1, [r7, #4]
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	011b      	lsls	r3, r3, #4
 8005ada:	1a9b      	subs	r3, r3, r2
 8005adc:	009b      	lsls	r3, r3, #2
 8005ade:	440b      	add	r3, r1
 8005ae0:	3326      	adds	r3, #38	@ 0x26
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d00b      	beq.n	8005b00 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005ae8:	78fa      	ldrb	r2, [r7, #3]
 8005aea:	6879      	ldr	r1, [r7, #4]
 8005aec:	4613      	mov	r3, r2
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	1a9b      	subs	r3, r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	440b      	add	r3, r1
 8005af6:	3326      	adds	r3, #38	@ 0x26
 8005af8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	f040 8136 	bne.w	8005d6c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005b00:	78fb      	ldrb	r3, [r7, #3]
 8005b02:	015a      	lsls	r2, r3, #5
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	4413      	add	r3, r2
 8005b08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005b16:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005b1e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005b20:	78fb      	ldrb	r3, [r7, #3]
 8005b22:	015a      	lsls	r2, r3, #5
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	4413      	add	r3, r2
 8005b28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6013      	str	r3, [r2, #0]
 8005b32:	e11b      	b.n	8005d6c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005b34:	78fa      	ldrb	r2, [r7, #3]
 8005b36:	6879      	ldr	r1, [r7, #4]
 8005b38:	4613      	mov	r3, r2
 8005b3a:	011b      	lsls	r3, r3, #4
 8005b3c:	1a9b      	subs	r3, r3, r2
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	440b      	add	r3, r1
 8005b42:	334d      	adds	r3, #77	@ 0x4d
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	2b03      	cmp	r3, #3
 8005b48:	f040 8081 	bne.w	8005c4e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005b4c:	78fa      	ldrb	r2, [r7, #3]
 8005b4e:	6879      	ldr	r1, [r7, #4]
 8005b50:	4613      	mov	r3, r2
 8005b52:	011b      	lsls	r3, r3, #4
 8005b54:	1a9b      	subs	r3, r3, r2
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	440b      	add	r3, r1
 8005b5a:	334d      	adds	r3, #77	@ 0x4d
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005b60:	78fa      	ldrb	r2, [r7, #3]
 8005b62:	6879      	ldr	r1, [r7, #4]
 8005b64:	4613      	mov	r3, r2
 8005b66:	011b      	lsls	r3, r3, #4
 8005b68:	1a9b      	subs	r3, r3, r2
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	440b      	add	r3, r1
 8005b6e:	331b      	adds	r3, #27
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	f040 80fa 	bne.w	8005d6c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005b78:	78fa      	ldrb	r2, [r7, #3]
 8005b7a:	6879      	ldr	r1, [r7, #4]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	011b      	lsls	r3, r3, #4
 8005b80:	1a9b      	subs	r3, r3, r2
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	440b      	add	r3, r1
 8005b86:	334c      	adds	r3, #76	@ 0x4c
 8005b88:	2202      	movs	r2, #2
 8005b8a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005b8c:	78fb      	ldrb	r3, [r7, #3]
 8005b8e:	015a      	lsls	r2, r3, #5
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	4413      	add	r3, r2
 8005b94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	78fa      	ldrb	r2, [r7, #3]
 8005b9c:	0151      	lsls	r1, r2, #5
 8005b9e:	693a      	ldr	r2, [r7, #16]
 8005ba0:	440a      	add	r2, r1
 8005ba2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ba6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005baa:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8005bac:	78fb      	ldrb	r3, [r7, #3]
 8005bae:	015a      	lsls	r2, r3, #5
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bb8:	68db      	ldr	r3, [r3, #12]
 8005bba:	78fa      	ldrb	r2, [r7, #3]
 8005bbc:	0151      	lsls	r1, r2, #5
 8005bbe:	693a      	ldr	r2, [r7, #16]
 8005bc0:	440a      	add	r2, r1
 8005bc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005bc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bca:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8005bcc:	78fb      	ldrb	r3, [r7, #3]
 8005bce:	015a      	lsls	r2, r3, #5
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	78fa      	ldrb	r2, [r7, #3]
 8005bdc:	0151      	lsls	r1, r2, #5
 8005bde:	693a      	ldr	r2, [r7, #16]
 8005be0:	440a      	add	r2, r1
 8005be2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005be6:	f023 0320 	bic.w	r3, r3, #32
 8005bea:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005bec:	78fa      	ldrb	r2, [r7, #3]
 8005bee:	6879      	ldr	r1, [r7, #4]
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	011b      	lsls	r3, r3, #4
 8005bf4:	1a9b      	subs	r3, r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	440b      	add	r3, r1
 8005bfa:	3326      	adds	r3, #38	@ 0x26
 8005bfc:	781b      	ldrb	r3, [r3, #0]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00b      	beq.n	8005c1a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005c02:	78fa      	ldrb	r2, [r7, #3]
 8005c04:	6879      	ldr	r1, [r7, #4]
 8005c06:	4613      	mov	r3, r2
 8005c08:	011b      	lsls	r3, r3, #4
 8005c0a:	1a9b      	subs	r3, r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	440b      	add	r3, r1
 8005c10:	3326      	adds	r3, #38	@ 0x26
 8005c12:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	f040 80a9 	bne.w	8005d6c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005c1a:	78fb      	ldrb	r3, [r7, #3]
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005c30:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005c38:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005c3a:	78fb      	ldrb	r3, [r7, #3]
 8005c3c:	015a      	lsls	r2, r3, #5
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	4413      	add	r3, r2
 8005c42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c46:	461a      	mov	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6013      	str	r3, [r2, #0]
 8005c4c:	e08e      	b.n	8005d6c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005c4e:	78fa      	ldrb	r2, [r7, #3]
 8005c50:	6879      	ldr	r1, [r7, #4]
 8005c52:	4613      	mov	r3, r2
 8005c54:	011b      	lsls	r3, r3, #4
 8005c56:	1a9b      	subs	r3, r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	440b      	add	r3, r1
 8005c5c:	334d      	adds	r3, #77	@ 0x4d
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	2b04      	cmp	r3, #4
 8005c62:	d143      	bne.n	8005cec <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005c64:	78fa      	ldrb	r2, [r7, #3]
 8005c66:	6879      	ldr	r1, [r7, #4]
 8005c68:	4613      	mov	r3, r2
 8005c6a:	011b      	lsls	r3, r3, #4
 8005c6c:	1a9b      	subs	r3, r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	440b      	add	r3, r1
 8005c72:	334d      	adds	r3, #77	@ 0x4d
 8005c74:	2202      	movs	r2, #2
 8005c76:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005c78:	78fa      	ldrb	r2, [r7, #3]
 8005c7a:	6879      	ldr	r1, [r7, #4]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	011b      	lsls	r3, r3, #4
 8005c80:	1a9b      	subs	r3, r3, r2
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	440b      	add	r3, r1
 8005c86:	334c      	adds	r3, #76	@ 0x4c
 8005c88:	2202      	movs	r2, #2
 8005c8a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005c8c:	78fa      	ldrb	r2, [r7, #3]
 8005c8e:	6879      	ldr	r1, [r7, #4]
 8005c90:	4613      	mov	r3, r2
 8005c92:	011b      	lsls	r3, r3, #4
 8005c94:	1a9b      	subs	r3, r3, r2
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	440b      	add	r3, r1
 8005c9a:	3326      	adds	r3, #38	@ 0x26
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00a      	beq.n	8005cb8 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005ca2:	78fa      	ldrb	r2, [r7, #3]
 8005ca4:	6879      	ldr	r1, [r7, #4]
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	011b      	lsls	r3, r3, #4
 8005caa:	1a9b      	subs	r3, r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	440b      	add	r3, r1
 8005cb0:	3326      	adds	r3, #38	@ 0x26
 8005cb2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d159      	bne.n	8005d6c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005cb8:	78fb      	ldrb	r3, [r7, #3]
 8005cba:	015a      	lsls	r2, r3, #5
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005cce:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005cd6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005cd8:	78fb      	ldrb	r3, [r7, #3]
 8005cda:	015a      	lsls	r2, r3, #5
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6013      	str	r3, [r2, #0]
 8005cea:	e03f      	b.n	8005d6c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8005cec:	78fa      	ldrb	r2, [r7, #3]
 8005cee:	6879      	ldr	r1, [r7, #4]
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	011b      	lsls	r3, r3, #4
 8005cf4:	1a9b      	subs	r3, r3, r2
 8005cf6:	009b      	lsls	r3, r3, #2
 8005cf8:	440b      	add	r3, r1
 8005cfa:	334d      	adds	r3, #77	@ 0x4d
 8005cfc:	781b      	ldrb	r3, [r3, #0]
 8005cfe:	2b08      	cmp	r3, #8
 8005d00:	d126      	bne.n	8005d50 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005d02:	78fa      	ldrb	r2, [r7, #3]
 8005d04:	6879      	ldr	r1, [r7, #4]
 8005d06:	4613      	mov	r3, r2
 8005d08:	011b      	lsls	r3, r3, #4
 8005d0a:	1a9b      	subs	r3, r3, r2
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	440b      	add	r3, r1
 8005d10:	334d      	adds	r3, #77	@ 0x4d
 8005d12:	2202      	movs	r2, #2
 8005d14:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005d16:	78fa      	ldrb	r2, [r7, #3]
 8005d18:	6879      	ldr	r1, [r7, #4]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	011b      	lsls	r3, r3, #4
 8005d1e:	1a9b      	subs	r3, r3, r2
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	440b      	add	r3, r1
 8005d24:	3344      	adds	r3, #68	@ 0x44
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	1c59      	adds	r1, r3, #1
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	4613      	mov	r3, r2
 8005d2e:	011b      	lsls	r3, r3, #4
 8005d30:	1a9b      	subs	r3, r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4403      	add	r3, r0
 8005d36:	3344      	adds	r3, #68	@ 0x44
 8005d38:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8005d3a:	78fa      	ldrb	r2, [r7, #3]
 8005d3c:	6879      	ldr	r1, [r7, #4]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	011b      	lsls	r3, r3, #4
 8005d42:	1a9b      	subs	r3, r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	440b      	add	r3, r1
 8005d48:	334c      	adds	r3, #76	@ 0x4c
 8005d4a:	2204      	movs	r2, #4
 8005d4c:	701a      	strb	r2, [r3, #0]
 8005d4e:	e00d      	b.n	8005d6c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8005d50:	78fa      	ldrb	r2, [r7, #3]
 8005d52:	6879      	ldr	r1, [r7, #4]
 8005d54:	4613      	mov	r3, r2
 8005d56:	011b      	lsls	r3, r3, #4
 8005d58:	1a9b      	subs	r3, r3, r2
 8005d5a:	009b      	lsls	r3, r3, #2
 8005d5c:	440b      	add	r3, r1
 8005d5e:	334d      	adds	r3, #77	@ 0x4d
 8005d60:	781b      	ldrb	r3, [r3, #0]
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	f000 8100 	beq.w	8005f68 <HCD_HC_IN_IRQHandler+0xcca>
 8005d68:	e000      	b.n	8005d6c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005d6a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005d6c:	78fa      	ldrb	r2, [r7, #3]
 8005d6e:	6879      	ldr	r1, [r7, #4]
 8005d70:	4613      	mov	r3, r2
 8005d72:	011b      	lsls	r3, r3, #4
 8005d74:	1a9b      	subs	r3, r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	440b      	add	r3, r1
 8005d7a:	334c      	adds	r3, #76	@ 0x4c
 8005d7c:	781a      	ldrb	r2, [r3, #0]
 8005d7e:	78fb      	ldrb	r3, [r7, #3]
 8005d80:	4619      	mov	r1, r3
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f7fa ffd4 	bl	8000d30 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005d88:	e0ef      	b.n	8005f6a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	78fa      	ldrb	r2, [r7, #3]
 8005d90:	4611      	mov	r1, r2
 8005d92:	4618      	mov	r0, r3
 8005d94:	f005 fa82 	bl	800b29c <USB_ReadChInterrupts>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d9e:	2b40      	cmp	r3, #64	@ 0x40
 8005da0:	d12f      	bne.n	8005e02 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005da2:	78fb      	ldrb	r3, [r7, #3]
 8005da4:	015a      	lsls	r2, r3, #5
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	4413      	add	r3, r2
 8005daa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dae:	461a      	mov	r2, r3
 8005db0:	2340      	movs	r3, #64	@ 0x40
 8005db2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8005db4:	78fa      	ldrb	r2, [r7, #3]
 8005db6:	6879      	ldr	r1, [r7, #4]
 8005db8:	4613      	mov	r3, r2
 8005dba:	011b      	lsls	r3, r3, #4
 8005dbc:	1a9b      	subs	r3, r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	440b      	add	r3, r1
 8005dc2:	334d      	adds	r3, #77	@ 0x4d
 8005dc4:	2205      	movs	r2, #5
 8005dc6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005dc8:	78fa      	ldrb	r2, [r7, #3]
 8005dca:	6879      	ldr	r1, [r7, #4]
 8005dcc:	4613      	mov	r3, r2
 8005dce:	011b      	lsls	r3, r3, #4
 8005dd0:	1a9b      	subs	r3, r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	440b      	add	r3, r1
 8005dd6:	331a      	adds	r3, #26
 8005dd8:	781b      	ldrb	r3, [r3, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d109      	bne.n	8005df2 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005dde:	78fa      	ldrb	r2, [r7, #3]
 8005de0:	6879      	ldr	r1, [r7, #4]
 8005de2:	4613      	mov	r3, r2
 8005de4:	011b      	lsls	r3, r3, #4
 8005de6:	1a9b      	subs	r3, r3, r2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	440b      	add	r3, r1
 8005dec:	3344      	adds	r3, #68	@ 0x44
 8005dee:	2200      	movs	r2, #0
 8005df0:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	78fa      	ldrb	r2, [r7, #3]
 8005df8:	4611      	mov	r1, r2
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f005 fff1 	bl	800bde2 <USB_HC_Halt>
 8005e00:	e0b3      	b.n	8005f6a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	78fa      	ldrb	r2, [r7, #3]
 8005e08:	4611      	mov	r1, r2
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f005 fa46 	bl	800b29c <USB_ReadChInterrupts>
 8005e10:	4603      	mov	r3, r0
 8005e12:	f003 0310 	and.w	r3, r3, #16
 8005e16:	2b10      	cmp	r3, #16
 8005e18:	f040 80a7 	bne.w	8005f6a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005e1c:	78fa      	ldrb	r2, [r7, #3]
 8005e1e:	6879      	ldr	r1, [r7, #4]
 8005e20:	4613      	mov	r3, r2
 8005e22:	011b      	lsls	r3, r3, #4
 8005e24:	1a9b      	subs	r3, r3, r2
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	440b      	add	r3, r1
 8005e2a:	3326      	adds	r3, #38	@ 0x26
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	2b03      	cmp	r3, #3
 8005e30:	d11b      	bne.n	8005e6a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005e32:	78fa      	ldrb	r2, [r7, #3]
 8005e34:	6879      	ldr	r1, [r7, #4]
 8005e36:	4613      	mov	r3, r2
 8005e38:	011b      	lsls	r3, r3, #4
 8005e3a:	1a9b      	subs	r3, r3, r2
 8005e3c:	009b      	lsls	r3, r3, #2
 8005e3e:	440b      	add	r3, r1
 8005e40:	3344      	adds	r3, #68	@ 0x44
 8005e42:	2200      	movs	r2, #0
 8005e44:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8005e46:	78fa      	ldrb	r2, [r7, #3]
 8005e48:	6879      	ldr	r1, [r7, #4]
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	011b      	lsls	r3, r3, #4
 8005e4e:	1a9b      	subs	r3, r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	440b      	add	r3, r1
 8005e54:	334d      	adds	r3, #77	@ 0x4d
 8005e56:	2204      	movs	r2, #4
 8005e58:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	78fa      	ldrb	r2, [r7, #3]
 8005e60:	4611      	mov	r1, r2
 8005e62:	4618      	mov	r0, r3
 8005e64:	f005 ffbd 	bl	800bde2 <USB_HC_Halt>
 8005e68:	e03f      	b.n	8005eea <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005e6a:	78fa      	ldrb	r2, [r7, #3]
 8005e6c:	6879      	ldr	r1, [r7, #4]
 8005e6e:	4613      	mov	r3, r2
 8005e70:	011b      	lsls	r3, r3, #4
 8005e72:	1a9b      	subs	r3, r3, r2
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	440b      	add	r3, r1
 8005e78:	3326      	adds	r3, #38	@ 0x26
 8005e7a:	781b      	ldrb	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00a      	beq.n	8005e96 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8005e80:	78fa      	ldrb	r2, [r7, #3]
 8005e82:	6879      	ldr	r1, [r7, #4]
 8005e84:	4613      	mov	r3, r2
 8005e86:	011b      	lsls	r3, r3, #4
 8005e88:	1a9b      	subs	r3, r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	440b      	add	r3, r1
 8005e8e:	3326      	adds	r3, #38	@ 0x26
 8005e90:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d129      	bne.n	8005eea <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005e96:	78fa      	ldrb	r2, [r7, #3]
 8005e98:	6879      	ldr	r1, [r7, #4]
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	011b      	lsls	r3, r3, #4
 8005e9e:	1a9b      	subs	r3, r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	440b      	add	r3, r1
 8005ea4:	3344      	adds	r3, #68	@ 0x44
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	799b      	ldrb	r3, [r3, #6]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00a      	beq.n	8005ec8 <HCD_HC_IN_IRQHandler+0xc2a>
 8005eb2:	78fa      	ldrb	r2, [r7, #3]
 8005eb4:	6879      	ldr	r1, [r7, #4]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	011b      	lsls	r3, r3, #4
 8005eba:	1a9b      	subs	r3, r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	440b      	add	r3, r1
 8005ec0:	331b      	adds	r3, #27
 8005ec2:	781b      	ldrb	r3, [r3, #0]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d110      	bne.n	8005eea <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8005ec8:	78fa      	ldrb	r2, [r7, #3]
 8005eca:	6879      	ldr	r1, [r7, #4]
 8005ecc:	4613      	mov	r3, r2
 8005ece:	011b      	lsls	r3, r3, #4
 8005ed0:	1a9b      	subs	r3, r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	440b      	add	r3, r1
 8005ed6:	334d      	adds	r3, #77	@ 0x4d
 8005ed8:	2204      	movs	r2, #4
 8005eda:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	78fa      	ldrb	r2, [r7, #3]
 8005ee2:	4611      	mov	r1, r2
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f005 ff7c 	bl	800bde2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005eea:	78fa      	ldrb	r2, [r7, #3]
 8005eec:	6879      	ldr	r1, [r7, #4]
 8005eee:	4613      	mov	r3, r2
 8005ef0:	011b      	lsls	r3, r3, #4
 8005ef2:	1a9b      	subs	r3, r3, r2
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	440b      	add	r3, r1
 8005ef8:	331b      	adds	r3, #27
 8005efa:	781b      	ldrb	r3, [r3, #0]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d129      	bne.n	8005f54 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8005f00:	78fa      	ldrb	r2, [r7, #3]
 8005f02:	6879      	ldr	r1, [r7, #4]
 8005f04:	4613      	mov	r3, r2
 8005f06:	011b      	lsls	r3, r3, #4
 8005f08:	1a9b      	subs	r3, r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	440b      	add	r3, r1
 8005f0e:	331b      	adds	r3, #27
 8005f10:	2200      	movs	r2, #0
 8005f12:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005f14:	78fb      	ldrb	r3, [r7, #3]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	78fa      	ldrb	r2, [r7, #3]
 8005f24:	0151      	lsls	r1, r2, #5
 8005f26:	693a      	ldr	r2, [r7, #16]
 8005f28:	440a      	add	r2, r1
 8005f2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f32:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8005f34:	78fb      	ldrb	r3, [r7, #3]
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	78fa      	ldrb	r2, [r7, #3]
 8005f44:	0151      	lsls	r1, r2, #5
 8005f46:	693a      	ldr	r2, [r7, #16]
 8005f48:	440a      	add	r2, r1
 8005f4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f4e:	f043 0320 	orr.w	r3, r3, #32
 8005f52:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005f54:	78fb      	ldrb	r3, [r7, #3]
 8005f56:	015a      	lsls	r2, r3, #5
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f60:	461a      	mov	r2, r3
 8005f62:	2310      	movs	r3, #16
 8005f64:	6093      	str	r3, [r2, #8]
 8005f66:	e000      	b.n	8005f6a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8005f68:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005f6a:	3718      	adds	r7, #24
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b086      	sub	sp, #24
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	460b      	mov	r3, r1
 8005f7a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	78fa      	ldrb	r2, [r7, #3]
 8005f8c:	4611      	mov	r1, r2
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f005 f984 	bl	800b29c <USB_ReadChInterrupts>
 8005f94:	4603      	mov	r3, r0
 8005f96:	f003 0304 	and.w	r3, r3, #4
 8005f9a:	2b04      	cmp	r3, #4
 8005f9c:	d11b      	bne.n	8005fd6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8005f9e:	78fb      	ldrb	r3, [r7, #3]
 8005fa0:	015a      	lsls	r2, r3, #5
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	4413      	add	r3, r2
 8005fa6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005faa:	461a      	mov	r2, r3
 8005fac:	2304      	movs	r3, #4
 8005fae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8005fb0:	78fa      	ldrb	r2, [r7, #3]
 8005fb2:	6879      	ldr	r1, [r7, #4]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	011b      	lsls	r3, r3, #4
 8005fb8:	1a9b      	subs	r3, r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	440b      	add	r3, r1
 8005fbe:	334d      	adds	r3, #77	@ 0x4d
 8005fc0:	2207      	movs	r2, #7
 8005fc2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	78fa      	ldrb	r2, [r7, #3]
 8005fca:	4611      	mov	r1, r2
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f005 ff08 	bl	800bde2 <USB_HC_Halt>
 8005fd2:	f000 bc89 	b.w	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	78fa      	ldrb	r2, [r7, #3]
 8005fdc:	4611      	mov	r1, r2
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f005 f95c 	bl	800b29c <USB_ReadChInterrupts>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	f003 0320 	and.w	r3, r3, #32
 8005fea:	2b20      	cmp	r3, #32
 8005fec:	f040 8082 	bne.w	80060f4 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8005ff0:	78fb      	ldrb	r3, [r7, #3]
 8005ff2:	015a      	lsls	r2, r3, #5
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	4413      	add	r3, r2
 8005ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	2320      	movs	r3, #32
 8006000:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8006002:	78fa      	ldrb	r2, [r7, #3]
 8006004:	6879      	ldr	r1, [r7, #4]
 8006006:	4613      	mov	r3, r2
 8006008:	011b      	lsls	r3, r3, #4
 800600a:	1a9b      	subs	r3, r3, r2
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	440b      	add	r3, r1
 8006010:	3319      	adds	r3, #25
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d124      	bne.n	8006062 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8006018:	78fa      	ldrb	r2, [r7, #3]
 800601a:	6879      	ldr	r1, [r7, #4]
 800601c:	4613      	mov	r3, r2
 800601e:	011b      	lsls	r3, r3, #4
 8006020:	1a9b      	subs	r3, r3, r2
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	440b      	add	r3, r1
 8006026:	3319      	adds	r3, #25
 8006028:	2200      	movs	r2, #0
 800602a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800602c:	78fa      	ldrb	r2, [r7, #3]
 800602e:	6879      	ldr	r1, [r7, #4]
 8006030:	4613      	mov	r3, r2
 8006032:	011b      	lsls	r3, r3, #4
 8006034:	1a9b      	subs	r3, r3, r2
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	440b      	add	r3, r1
 800603a:	334c      	adds	r3, #76	@ 0x4c
 800603c:	2202      	movs	r2, #2
 800603e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8006040:	78fa      	ldrb	r2, [r7, #3]
 8006042:	6879      	ldr	r1, [r7, #4]
 8006044:	4613      	mov	r3, r2
 8006046:	011b      	lsls	r3, r3, #4
 8006048:	1a9b      	subs	r3, r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	440b      	add	r3, r1
 800604e:	334d      	adds	r3, #77	@ 0x4d
 8006050:	2203      	movs	r2, #3
 8006052:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	78fa      	ldrb	r2, [r7, #3]
 800605a:	4611      	mov	r1, r2
 800605c:	4618      	mov	r0, r3
 800605e:	f005 fec0 	bl	800bde2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8006062:	78fa      	ldrb	r2, [r7, #3]
 8006064:	6879      	ldr	r1, [r7, #4]
 8006066:	4613      	mov	r3, r2
 8006068:	011b      	lsls	r3, r3, #4
 800606a:	1a9b      	subs	r3, r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	440b      	add	r3, r1
 8006070:	331a      	adds	r3, #26
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	2b01      	cmp	r3, #1
 8006076:	f040 8437 	bne.w	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
 800607a:	78fa      	ldrb	r2, [r7, #3]
 800607c:	6879      	ldr	r1, [r7, #4]
 800607e:	4613      	mov	r3, r2
 8006080:	011b      	lsls	r3, r3, #4
 8006082:	1a9b      	subs	r3, r3, r2
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	440b      	add	r3, r1
 8006088:	331b      	adds	r3, #27
 800608a:	781b      	ldrb	r3, [r3, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	f040 842b 	bne.w	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8006092:	78fa      	ldrb	r2, [r7, #3]
 8006094:	6879      	ldr	r1, [r7, #4]
 8006096:	4613      	mov	r3, r2
 8006098:	011b      	lsls	r3, r3, #4
 800609a:	1a9b      	subs	r3, r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	440b      	add	r3, r1
 80060a0:	3326      	adds	r3, #38	@ 0x26
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d009      	beq.n	80060bc <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80060a8:	78fa      	ldrb	r2, [r7, #3]
 80060aa:	6879      	ldr	r1, [r7, #4]
 80060ac:	4613      	mov	r3, r2
 80060ae:	011b      	lsls	r3, r3, #4
 80060b0:	1a9b      	subs	r3, r3, r2
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	440b      	add	r3, r1
 80060b6:	331b      	adds	r3, #27
 80060b8:	2201      	movs	r2, #1
 80060ba:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80060bc:	78fa      	ldrb	r2, [r7, #3]
 80060be:	6879      	ldr	r1, [r7, #4]
 80060c0:	4613      	mov	r3, r2
 80060c2:	011b      	lsls	r3, r3, #4
 80060c4:	1a9b      	subs	r3, r3, r2
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	440b      	add	r3, r1
 80060ca:	334d      	adds	r3, #77	@ 0x4d
 80060cc:	2203      	movs	r2, #3
 80060ce:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	78fa      	ldrb	r2, [r7, #3]
 80060d6:	4611      	mov	r1, r2
 80060d8:	4618      	mov	r0, r3
 80060da:	f005 fe82 	bl	800bde2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80060de:	78fa      	ldrb	r2, [r7, #3]
 80060e0:	6879      	ldr	r1, [r7, #4]
 80060e2:	4613      	mov	r3, r2
 80060e4:	011b      	lsls	r3, r3, #4
 80060e6:	1a9b      	subs	r3, r3, r2
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	440b      	add	r3, r1
 80060ec:	3344      	adds	r3, #68	@ 0x44
 80060ee:	2200      	movs	r2, #0
 80060f0:	601a      	str	r2, [r3, #0]
 80060f2:	e3f9      	b.n	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	78fa      	ldrb	r2, [r7, #3]
 80060fa:	4611      	mov	r1, r2
 80060fc:	4618      	mov	r0, r3
 80060fe:	f005 f8cd 	bl	800b29c <USB_ReadChInterrupts>
 8006102:	4603      	mov	r3, r0
 8006104:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006108:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800610c:	d111      	bne.n	8006132 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800610e:	78fb      	ldrb	r3, [r7, #3]
 8006110:	015a      	lsls	r2, r3, #5
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	4413      	add	r3, r2
 8006116:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800611a:	461a      	mov	r2, r3
 800611c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006120:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	78fa      	ldrb	r2, [r7, #3]
 8006128:	4611      	mov	r1, r2
 800612a:	4618      	mov	r0, r3
 800612c:	f005 fe59 	bl	800bde2 <USB_HC_Halt>
 8006130:	e3da      	b.n	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	78fa      	ldrb	r2, [r7, #3]
 8006138:	4611      	mov	r1, r2
 800613a:	4618      	mov	r0, r3
 800613c:	f005 f8ae 	bl	800b29c <USB_ReadChInterrupts>
 8006140:	4603      	mov	r3, r0
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	2b01      	cmp	r3, #1
 8006148:	d168      	bne.n	800621c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800614a:	78fa      	ldrb	r2, [r7, #3]
 800614c:	6879      	ldr	r1, [r7, #4]
 800614e:	4613      	mov	r3, r2
 8006150:	011b      	lsls	r3, r3, #4
 8006152:	1a9b      	subs	r3, r3, r2
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	440b      	add	r3, r1
 8006158:	3344      	adds	r3, #68	@ 0x44
 800615a:	2200      	movs	r2, #0
 800615c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	78fa      	ldrb	r2, [r7, #3]
 8006164:	4611      	mov	r1, r2
 8006166:	4618      	mov	r0, r3
 8006168:	f005 f898 	bl	800b29c <USB_ReadChInterrupts>
 800616c:	4603      	mov	r3, r0
 800616e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006172:	2b40      	cmp	r3, #64	@ 0x40
 8006174:	d112      	bne.n	800619c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8006176:	78fa      	ldrb	r2, [r7, #3]
 8006178:	6879      	ldr	r1, [r7, #4]
 800617a:	4613      	mov	r3, r2
 800617c:	011b      	lsls	r3, r3, #4
 800617e:	1a9b      	subs	r3, r3, r2
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	440b      	add	r3, r1
 8006184:	3319      	adds	r3, #25
 8006186:	2201      	movs	r2, #1
 8006188:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800618a:	78fb      	ldrb	r3, [r7, #3]
 800618c:	015a      	lsls	r2, r3, #5
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	4413      	add	r3, r2
 8006192:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006196:	461a      	mov	r2, r3
 8006198:	2340      	movs	r3, #64	@ 0x40
 800619a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800619c:	78fa      	ldrb	r2, [r7, #3]
 800619e:	6879      	ldr	r1, [r7, #4]
 80061a0:	4613      	mov	r3, r2
 80061a2:	011b      	lsls	r3, r3, #4
 80061a4:	1a9b      	subs	r3, r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	440b      	add	r3, r1
 80061aa:	331b      	adds	r3, #27
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d019      	beq.n	80061e6 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80061b2:	78fa      	ldrb	r2, [r7, #3]
 80061b4:	6879      	ldr	r1, [r7, #4]
 80061b6:	4613      	mov	r3, r2
 80061b8:	011b      	lsls	r3, r3, #4
 80061ba:	1a9b      	subs	r3, r3, r2
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	440b      	add	r3, r1
 80061c0:	331b      	adds	r3, #27
 80061c2:	2200      	movs	r2, #0
 80061c4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80061c6:	78fb      	ldrb	r3, [r7, #3]
 80061c8:	015a      	lsls	r2, r3, #5
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	4413      	add	r3, r2
 80061ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	78fa      	ldrb	r2, [r7, #3]
 80061d6:	0151      	lsls	r1, r2, #5
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	440a      	add	r2, r1
 80061dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80061e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061e4:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80061e6:	78fb      	ldrb	r3, [r7, #3]
 80061e8:	015a      	lsls	r2, r3, #5
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	4413      	add	r3, r2
 80061ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061f2:	461a      	mov	r2, r3
 80061f4:	2301      	movs	r3, #1
 80061f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80061f8:	78fa      	ldrb	r2, [r7, #3]
 80061fa:	6879      	ldr	r1, [r7, #4]
 80061fc:	4613      	mov	r3, r2
 80061fe:	011b      	lsls	r3, r3, #4
 8006200:	1a9b      	subs	r3, r3, r2
 8006202:	009b      	lsls	r3, r3, #2
 8006204:	440b      	add	r3, r1
 8006206:	334d      	adds	r3, #77	@ 0x4d
 8006208:	2201      	movs	r2, #1
 800620a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	78fa      	ldrb	r2, [r7, #3]
 8006212:	4611      	mov	r1, r2
 8006214:	4618      	mov	r0, r3
 8006216:	f005 fde4 	bl	800bde2 <USB_HC_Halt>
 800621a:	e365      	b.n	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	78fa      	ldrb	r2, [r7, #3]
 8006222:	4611      	mov	r1, r2
 8006224:	4618      	mov	r0, r3
 8006226:	f005 f839 	bl	800b29c <USB_ReadChInterrupts>
 800622a:	4603      	mov	r3, r0
 800622c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006230:	2b40      	cmp	r3, #64	@ 0x40
 8006232:	d139      	bne.n	80062a8 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8006234:	78fa      	ldrb	r2, [r7, #3]
 8006236:	6879      	ldr	r1, [r7, #4]
 8006238:	4613      	mov	r3, r2
 800623a:	011b      	lsls	r3, r3, #4
 800623c:	1a9b      	subs	r3, r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	440b      	add	r3, r1
 8006242:	334d      	adds	r3, #77	@ 0x4d
 8006244:	2205      	movs	r2, #5
 8006246:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8006248:	78fa      	ldrb	r2, [r7, #3]
 800624a:	6879      	ldr	r1, [r7, #4]
 800624c:	4613      	mov	r3, r2
 800624e:	011b      	lsls	r3, r3, #4
 8006250:	1a9b      	subs	r3, r3, r2
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	440b      	add	r3, r1
 8006256:	331a      	adds	r3, #26
 8006258:	781b      	ldrb	r3, [r3, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d109      	bne.n	8006272 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800625e:	78fa      	ldrb	r2, [r7, #3]
 8006260:	6879      	ldr	r1, [r7, #4]
 8006262:	4613      	mov	r3, r2
 8006264:	011b      	lsls	r3, r3, #4
 8006266:	1a9b      	subs	r3, r3, r2
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	440b      	add	r3, r1
 800626c:	3319      	adds	r3, #25
 800626e:	2201      	movs	r2, #1
 8006270:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8006272:	78fa      	ldrb	r2, [r7, #3]
 8006274:	6879      	ldr	r1, [r7, #4]
 8006276:	4613      	mov	r3, r2
 8006278:	011b      	lsls	r3, r3, #4
 800627a:	1a9b      	subs	r3, r3, r2
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	440b      	add	r3, r1
 8006280:	3344      	adds	r3, #68	@ 0x44
 8006282:	2200      	movs	r2, #0
 8006284:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	78fa      	ldrb	r2, [r7, #3]
 800628c:	4611      	mov	r1, r2
 800628e:	4618      	mov	r0, r3
 8006290:	f005 fda7 	bl	800bde2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8006294:	78fb      	ldrb	r3, [r7, #3]
 8006296:	015a      	lsls	r2, r3, #5
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	4413      	add	r3, r2
 800629c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062a0:	461a      	mov	r2, r3
 80062a2:	2340      	movs	r3, #64	@ 0x40
 80062a4:	6093      	str	r3, [r2, #8]
 80062a6:	e31f      	b.n	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	78fa      	ldrb	r2, [r7, #3]
 80062ae:	4611      	mov	r1, r2
 80062b0:	4618      	mov	r0, r3
 80062b2:	f004 fff3 	bl	800b29c <USB_ReadChInterrupts>
 80062b6:	4603      	mov	r3, r0
 80062b8:	f003 0308 	and.w	r3, r3, #8
 80062bc:	2b08      	cmp	r3, #8
 80062be:	d11a      	bne.n	80062f6 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80062c0:	78fb      	ldrb	r3, [r7, #3]
 80062c2:	015a      	lsls	r2, r3, #5
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	4413      	add	r3, r2
 80062c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062cc:	461a      	mov	r2, r3
 80062ce:	2308      	movs	r3, #8
 80062d0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80062d2:	78fa      	ldrb	r2, [r7, #3]
 80062d4:	6879      	ldr	r1, [r7, #4]
 80062d6:	4613      	mov	r3, r2
 80062d8:	011b      	lsls	r3, r3, #4
 80062da:	1a9b      	subs	r3, r3, r2
 80062dc:	009b      	lsls	r3, r3, #2
 80062de:	440b      	add	r3, r1
 80062e0:	334d      	adds	r3, #77	@ 0x4d
 80062e2:	2206      	movs	r2, #6
 80062e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	78fa      	ldrb	r2, [r7, #3]
 80062ec:	4611      	mov	r1, r2
 80062ee:	4618      	mov	r0, r3
 80062f0:	f005 fd77 	bl	800bde2 <USB_HC_Halt>
 80062f4:	e2f8      	b.n	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	78fa      	ldrb	r2, [r7, #3]
 80062fc:	4611      	mov	r1, r2
 80062fe:	4618      	mov	r0, r3
 8006300:	f004 ffcc 	bl	800b29c <USB_ReadChInterrupts>
 8006304:	4603      	mov	r3, r0
 8006306:	f003 0310 	and.w	r3, r3, #16
 800630a:	2b10      	cmp	r3, #16
 800630c:	d144      	bne.n	8006398 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800630e:	78fa      	ldrb	r2, [r7, #3]
 8006310:	6879      	ldr	r1, [r7, #4]
 8006312:	4613      	mov	r3, r2
 8006314:	011b      	lsls	r3, r3, #4
 8006316:	1a9b      	subs	r3, r3, r2
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	440b      	add	r3, r1
 800631c:	3344      	adds	r3, #68	@ 0x44
 800631e:	2200      	movs	r2, #0
 8006320:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8006322:	78fa      	ldrb	r2, [r7, #3]
 8006324:	6879      	ldr	r1, [r7, #4]
 8006326:	4613      	mov	r3, r2
 8006328:	011b      	lsls	r3, r3, #4
 800632a:	1a9b      	subs	r3, r3, r2
 800632c:	009b      	lsls	r3, r3, #2
 800632e:	440b      	add	r3, r1
 8006330:	334d      	adds	r3, #77	@ 0x4d
 8006332:	2204      	movs	r2, #4
 8006334:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8006336:	78fa      	ldrb	r2, [r7, #3]
 8006338:	6879      	ldr	r1, [r7, #4]
 800633a:	4613      	mov	r3, r2
 800633c:	011b      	lsls	r3, r3, #4
 800633e:	1a9b      	subs	r3, r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	440b      	add	r3, r1
 8006344:	3319      	adds	r3, #25
 8006346:	781b      	ldrb	r3, [r3, #0]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d114      	bne.n	8006376 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800634c:	78fa      	ldrb	r2, [r7, #3]
 800634e:	6879      	ldr	r1, [r7, #4]
 8006350:	4613      	mov	r3, r2
 8006352:	011b      	lsls	r3, r3, #4
 8006354:	1a9b      	subs	r3, r3, r2
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	440b      	add	r3, r1
 800635a:	3318      	adds	r3, #24
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d109      	bne.n	8006376 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8006362:	78fa      	ldrb	r2, [r7, #3]
 8006364:	6879      	ldr	r1, [r7, #4]
 8006366:	4613      	mov	r3, r2
 8006368:	011b      	lsls	r3, r3, #4
 800636a:	1a9b      	subs	r3, r3, r2
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	440b      	add	r3, r1
 8006370:	3319      	adds	r3, #25
 8006372:	2201      	movs	r2, #1
 8006374:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	78fa      	ldrb	r2, [r7, #3]
 800637c:	4611      	mov	r1, r2
 800637e:	4618      	mov	r0, r3
 8006380:	f005 fd2f 	bl	800bde2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006384:	78fb      	ldrb	r3, [r7, #3]
 8006386:	015a      	lsls	r2, r3, #5
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	4413      	add	r3, r2
 800638c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006390:	461a      	mov	r2, r3
 8006392:	2310      	movs	r3, #16
 8006394:	6093      	str	r3, [r2, #8]
 8006396:	e2a7      	b.n	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	78fa      	ldrb	r2, [r7, #3]
 800639e:	4611      	mov	r1, r2
 80063a0:	4618      	mov	r0, r3
 80063a2:	f004 ff7b 	bl	800b29c <USB_ReadChInterrupts>
 80063a6:	4603      	mov	r3, r0
 80063a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063ac:	2b80      	cmp	r3, #128	@ 0x80
 80063ae:	f040 8083 	bne.w	80064b8 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	799b      	ldrb	r3, [r3, #6]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d111      	bne.n	80063de <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80063ba:	78fa      	ldrb	r2, [r7, #3]
 80063bc:	6879      	ldr	r1, [r7, #4]
 80063be:	4613      	mov	r3, r2
 80063c0:	011b      	lsls	r3, r3, #4
 80063c2:	1a9b      	subs	r3, r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	440b      	add	r3, r1
 80063c8:	334d      	adds	r3, #77	@ 0x4d
 80063ca:	2207      	movs	r2, #7
 80063cc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	78fa      	ldrb	r2, [r7, #3]
 80063d4:	4611      	mov	r1, r2
 80063d6:	4618      	mov	r0, r3
 80063d8:	f005 fd03 	bl	800bde2 <USB_HC_Halt>
 80063dc:	e062      	b.n	80064a4 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80063de:	78fa      	ldrb	r2, [r7, #3]
 80063e0:	6879      	ldr	r1, [r7, #4]
 80063e2:	4613      	mov	r3, r2
 80063e4:	011b      	lsls	r3, r3, #4
 80063e6:	1a9b      	subs	r3, r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	440b      	add	r3, r1
 80063ec:	3344      	adds	r3, #68	@ 0x44
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	1c59      	adds	r1, r3, #1
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	4613      	mov	r3, r2
 80063f6:	011b      	lsls	r3, r3, #4
 80063f8:	1a9b      	subs	r3, r3, r2
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	4403      	add	r3, r0
 80063fe:	3344      	adds	r3, #68	@ 0x44
 8006400:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006402:	78fa      	ldrb	r2, [r7, #3]
 8006404:	6879      	ldr	r1, [r7, #4]
 8006406:	4613      	mov	r3, r2
 8006408:	011b      	lsls	r3, r3, #4
 800640a:	1a9b      	subs	r3, r3, r2
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	440b      	add	r3, r1
 8006410:	3344      	adds	r3, #68	@ 0x44
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	2b02      	cmp	r3, #2
 8006416:	d922      	bls.n	800645e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006418:	78fa      	ldrb	r2, [r7, #3]
 800641a:	6879      	ldr	r1, [r7, #4]
 800641c:	4613      	mov	r3, r2
 800641e:	011b      	lsls	r3, r3, #4
 8006420:	1a9b      	subs	r3, r3, r2
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	440b      	add	r3, r1
 8006426:	3344      	adds	r3, #68	@ 0x44
 8006428:	2200      	movs	r2, #0
 800642a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800642c:	78fa      	ldrb	r2, [r7, #3]
 800642e:	6879      	ldr	r1, [r7, #4]
 8006430:	4613      	mov	r3, r2
 8006432:	011b      	lsls	r3, r3, #4
 8006434:	1a9b      	subs	r3, r3, r2
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	440b      	add	r3, r1
 800643a:	334c      	adds	r3, #76	@ 0x4c
 800643c:	2204      	movs	r2, #4
 800643e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006440:	78fa      	ldrb	r2, [r7, #3]
 8006442:	6879      	ldr	r1, [r7, #4]
 8006444:	4613      	mov	r3, r2
 8006446:	011b      	lsls	r3, r3, #4
 8006448:	1a9b      	subs	r3, r3, r2
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	440b      	add	r3, r1
 800644e:	334c      	adds	r3, #76	@ 0x4c
 8006450:	781a      	ldrb	r2, [r3, #0]
 8006452:	78fb      	ldrb	r3, [r7, #3]
 8006454:	4619      	mov	r1, r3
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f7fa fc6a 	bl	8000d30 <HAL_HCD_HC_NotifyURBChange_Callback>
 800645c:	e022      	b.n	80064a4 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800645e:	78fa      	ldrb	r2, [r7, #3]
 8006460:	6879      	ldr	r1, [r7, #4]
 8006462:	4613      	mov	r3, r2
 8006464:	011b      	lsls	r3, r3, #4
 8006466:	1a9b      	subs	r3, r3, r2
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	440b      	add	r3, r1
 800646c:	334c      	adds	r3, #76	@ 0x4c
 800646e:	2202      	movs	r2, #2
 8006470:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006472:	78fb      	ldrb	r3, [r7, #3]
 8006474:	015a      	lsls	r2, r3, #5
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	4413      	add	r3, r2
 800647a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006488:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006490:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006492:	78fb      	ldrb	r3, [r7, #3]
 8006494:	015a      	lsls	r2, r3, #5
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	4413      	add	r3, r2
 800649a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800649e:	461a      	mov	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80064a4:	78fb      	ldrb	r3, [r7, #3]
 80064a6:	015a      	lsls	r2, r3, #5
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	4413      	add	r3, r2
 80064ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064b0:	461a      	mov	r2, r3
 80064b2:	2380      	movs	r3, #128	@ 0x80
 80064b4:	6093      	str	r3, [r2, #8]
 80064b6:	e217      	b.n	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	78fa      	ldrb	r2, [r7, #3]
 80064be:	4611      	mov	r1, r2
 80064c0:	4618      	mov	r0, r3
 80064c2:	f004 feeb 	bl	800b29c <USB_ReadChInterrupts>
 80064c6:	4603      	mov	r3, r0
 80064c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064d0:	d11b      	bne.n	800650a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80064d2:	78fa      	ldrb	r2, [r7, #3]
 80064d4:	6879      	ldr	r1, [r7, #4]
 80064d6:	4613      	mov	r3, r2
 80064d8:	011b      	lsls	r3, r3, #4
 80064da:	1a9b      	subs	r3, r3, r2
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	440b      	add	r3, r1
 80064e0:	334d      	adds	r3, #77	@ 0x4d
 80064e2:	2209      	movs	r2, #9
 80064e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	78fa      	ldrb	r2, [r7, #3]
 80064ec:	4611      	mov	r1, r2
 80064ee:	4618      	mov	r0, r3
 80064f0:	f005 fc77 	bl	800bde2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80064f4:	78fb      	ldrb	r3, [r7, #3]
 80064f6:	015a      	lsls	r2, r3, #5
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	4413      	add	r3, r2
 80064fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006500:	461a      	mov	r2, r3
 8006502:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006506:	6093      	str	r3, [r2, #8]
 8006508:	e1ee      	b.n	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	78fa      	ldrb	r2, [r7, #3]
 8006510:	4611      	mov	r1, r2
 8006512:	4618      	mov	r0, r3
 8006514:	f004 fec2 	bl	800b29c <USB_ReadChInterrupts>
 8006518:	4603      	mov	r3, r0
 800651a:	f003 0302 	and.w	r3, r3, #2
 800651e:	2b02      	cmp	r3, #2
 8006520:	f040 81df 	bne.w	80068e2 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	015a      	lsls	r2, r3, #5
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	4413      	add	r3, r2
 800652c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006530:	461a      	mov	r2, r3
 8006532:	2302      	movs	r3, #2
 8006534:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8006536:	78fa      	ldrb	r2, [r7, #3]
 8006538:	6879      	ldr	r1, [r7, #4]
 800653a:	4613      	mov	r3, r2
 800653c:	011b      	lsls	r3, r3, #4
 800653e:	1a9b      	subs	r3, r3, r2
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	440b      	add	r3, r1
 8006544:	334d      	adds	r3, #77	@ 0x4d
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	2b01      	cmp	r3, #1
 800654a:	f040 8093 	bne.w	8006674 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800654e:	78fa      	ldrb	r2, [r7, #3]
 8006550:	6879      	ldr	r1, [r7, #4]
 8006552:	4613      	mov	r3, r2
 8006554:	011b      	lsls	r3, r3, #4
 8006556:	1a9b      	subs	r3, r3, r2
 8006558:	009b      	lsls	r3, r3, #2
 800655a:	440b      	add	r3, r1
 800655c:	334d      	adds	r3, #77	@ 0x4d
 800655e:	2202      	movs	r2, #2
 8006560:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006562:	78fa      	ldrb	r2, [r7, #3]
 8006564:	6879      	ldr	r1, [r7, #4]
 8006566:	4613      	mov	r3, r2
 8006568:	011b      	lsls	r3, r3, #4
 800656a:	1a9b      	subs	r3, r3, r2
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	440b      	add	r3, r1
 8006570:	334c      	adds	r3, #76	@ 0x4c
 8006572:	2201      	movs	r2, #1
 8006574:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8006576:	78fa      	ldrb	r2, [r7, #3]
 8006578:	6879      	ldr	r1, [r7, #4]
 800657a:	4613      	mov	r3, r2
 800657c:	011b      	lsls	r3, r3, #4
 800657e:	1a9b      	subs	r3, r3, r2
 8006580:	009b      	lsls	r3, r3, #2
 8006582:	440b      	add	r3, r1
 8006584:	3326      	adds	r3, #38	@ 0x26
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	2b02      	cmp	r3, #2
 800658a:	d00b      	beq.n	80065a4 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800658c:	78fa      	ldrb	r2, [r7, #3]
 800658e:	6879      	ldr	r1, [r7, #4]
 8006590:	4613      	mov	r3, r2
 8006592:	011b      	lsls	r3, r3, #4
 8006594:	1a9b      	subs	r3, r3, r2
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	440b      	add	r3, r1
 800659a:	3326      	adds	r3, #38	@ 0x26
 800659c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800659e:	2b03      	cmp	r3, #3
 80065a0:	f040 8190 	bne.w	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	799b      	ldrb	r3, [r3, #6]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d115      	bne.n	80065d8 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80065ac:	78fa      	ldrb	r2, [r7, #3]
 80065ae:	6879      	ldr	r1, [r7, #4]
 80065b0:	4613      	mov	r3, r2
 80065b2:	011b      	lsls	r3, r3, #4
 80065b4:	1a9b      	subs	r3, r3, r2
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	440b      	add	r3, r1
 80065ba:	333d      	adds	r3, #61	@ 0x3d
 80065bc:	781b      	ldrb	r3, [r3, #0]
 80065be:	78fa      	ldrb	r2, [r7, #3]
 80065c0:	f083 0301 	eor.w	r3, r3, #1
 80065c4:	b2d8      	uxtb	r0, r3
 80065c6:	6879      	ldr	r1, [r7, #4]
 80065c8:	4613      	mov	r3, r2
 80065ca:	011b      	lsls	r3, r3, #4
 80065cc:	1a9b      	subs	r3, r3, r2
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	440b      	add	r3, r1
 80065d2:	333d      	adds	r3, #61	@ 0x3d
 80065d4:	4602      	mov	r2, r0
 80065d6:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	799b      	ldrb	r3, [r3, #6]
 80065dc:	2b01      	cmp	r3, #1
 80065de:	f040 8171 	bne.w	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
 80065e2:	78fa      	ldrb	r2, [r7, #3]
 80065e4:	6879      	ldr	r1, [r7, #4]
 80065e6:	4613      	mov	r3, r2
 80065e8:	011b      	lsls	r3, r3, #4
 80065ea:	1a9b      	subs	r3, r3, r2
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	440b      	add	r3, r1
 80065f0:	3334      	adds	r3, #52	@ 0x34
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	f000 8165 	beq.w	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80065fa:	78fa      	ldrb	r2, [r7, #3]
 80065fc:	6879      	ldr	r1, [r7, #4]
 80065fe:	4613      	mov	r3, r2
 8006600:	011b      	lsls	r3, r3, #4
 8006602:	1a9b      	subs	r3, r3, r2
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	440b      	add	r3, r1
 8006608:	3334      	adds	r3, #52	@ 0x34
 800660a:	6819      	ldr	r1, [r3, #0]
 800660c:	78fa      	ldrb	r2, [r7, #3]
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	4613      	mov	r3, r2
 8006612:	011b      	lsls	r3, r3, #4
 8006614:	1a9b      	subs	r3, r3, r2
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	4403      	add	r3, r0
 800661a:	3328      	adds	r3, #40	@ 0x28
 800661c:	881b      	ldrh	r3, [r3, #0]
 800661e:	440b      	add	r3, r1
 8006620:	1e59      	subs	r1, r3, #1
 8006622:	78fa      	ldrb	r2, [r7, #3]
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	4613      	mov	r3, r2
 8006628:	011b      	lsls	r3, r3, #4
 800662a:	1a9b      	subs	r3, r3, r2
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	4403      	add	r3, r0
 8006630:	3328      	adds	r3, #40	@ 0x28
 8006632:	881b      	ldrh	r3, [r3, #0]
 8006634:	fbb1 f3f3 	udiv	r3, r1, r3
 8006638:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	f003 0301 	and.w	r3, r3, #1
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 813f 	beq.w	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8006646:	78fa      	ldrb	r2, [r7, #3]
 8006648:	6879      	ldr	r1, [r7, #4]
 800664a:	4613      	mov	r3, r2
 800664c:	011b      	lsls	r3, r3, #4
 800664e:	1a9b      	subs	r3, r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	440b      	add	r3, r1
 8006654:	333d      	adds	r3, #61	@ 0x3d
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	78fa      	ldrb	r2, [r7, #3]
 800665a:	f083 0301 	eor.w	r3, r3, #1
 800665e:	b2d8      	uxtb	r0, r3
 8006660:	6879      	ldr	r1, [r7, #4]
 8006662:	4613      	mov	r3, r2
 8006664:	011b      	lsls	r3, r3, #4
 8006666:	1a9b      	subs	r3, r3, r2
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	440b      	add	r3, r1
 800666c:	333d      	adds	r3, #61	@ 0x3d
 800666e:	4602      	mov	r2, r0
 8006670:	701a      	strb	r2, [r3, #0]
 8006672:	e127      	b.n	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006674:	78fa      	ldrb	r2, [r7, #3]
 8006676:	6879      	ldr	r1, [r7, #4]
 8006678:	4613      	mov	r3, r2
 800667a:	011b      	lsls	r3, r3, #4
 800667c:	1a9b      	subs	r3, r3, r2
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	440b      	add	r3, r1
 8006682:	334d      	adds	r3, #77	@ 0x4d
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	2b03      	cmp	r3, #3
 8006688:	d120      	bne.n	80066cc <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800668a:	78fa      	ldrb	r2, [r7, #3]
 800668c:	6879      	ldr	r1, [r7, #4]
 800668e:	4613      	mov	r3, r2
 8006690:	011b      	lsls	r3, r3, #4
 8006692:	1a9b      	subs	r3, r3, r2
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	440b      	add	r3, r1
 8006698:	334d      	adds	r3, #77	@ 0x4d
 800669a:	2202      	movs	r2, #2
 800669c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800669e:	78fa      	ldrb	r2, [r7, #3]
 80066a0:	6879      	ldr	r1, [r7, #4]
 80066a2:	4613      	mov	r3, r2
 80066a4:	011b      	lsls	r3, r3, #4
 80066a6:	1a9b      	subs	r3, r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	440b      	add	r3, r1
 80066ac:	331b      	adds	r3, #27
 80066ae:	781b      	ldrb	r3, [r3, #0]
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	f040 8107 	bne.w	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80066b6:	78fa      	ldrb	r2, [r7, #3]
 80066b8:	6879      	ldr	r1, [r7, #4]
 80066ba:	4613      	mov	r3, r2
 80066bc:	011b      	lsls	r3, r3, #4
 80066be:	1a9b      	subs	r3, r3, r2
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	440b      	add	r3, r1
 80066c4:	334c      	adds	r3, #76	@ 0x4c
 80066c6:	2202      	movs	r2, #2
 80066c8:	701a      	strb	r2, [r3, #0]
 80066ca:	e0fb      	b.n	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80066cc:	78fa      	ldrb	r2, [r7, #3]
 80066ce:	6879      	ldr	r1, [r7, #4]
 80066d0:	4613      	mov	r3, r2
 80066d2:	011b      	lsls	r3, r3, #4
 80066d4:	1a9b      	subs	r3, r3, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	440b      	add	r3, r1
 80066da:	334d      	adds	r3, #77	@ 0x4d
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	2b04      	cmp	r3, #4
 80066e0:	d13a      	bne.n	8006758 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80066e2:	78fa      	ldrb	r2, [r7, #3]
 80066e4:	6879      	ldr	r1, [r7, #4]
 80066e6:	4613      	mov	r3, r2
 80066e8:	011b      	lsls	r3, r3, #4
 80066ea:	1a9b      	subs	r3, r3, r2
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	440b      	add	r3, r1
 80066f0:	334d      	adds	r3, #77	@ 0x4d
 80066f2:	2202      	movs	r2, #2
 80066f4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80066f6:	78fa      	ldrb	r2, [r7, #3]
 80066f8:	6879      	ldr	r1, [r7, #4]
 80066fa:	4613      	mov	r3, r2
 80066fc:	011b      	lsls	r3, r3, #4
 80066fe:	1a9b      	subs	r3, r3, r2
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	440b      	add	r3, r1
 8006704:	334c      	adds	r3, #76	@ 0x4c
 8006706:	2202      	movs	r2, #2
 8006708:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800670a:	78fa      	ldrb	r2, [r7, #3]
 800670c:	6879      	ldr	r1, [r7, #4]
 800670e:	4613      	mov	r3, r2
 8006710:	011b      	lsls	r3, r3, #4
 8006712:	1a9b      	subs	r3, r3, r2
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	440b      	add	r3, r1
 8006718:	331b      	adds	r3, #27
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	2b01      	cmp	r3, #1
 800671e:	f040 80d1 	bne.w	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8006722:	78fa      	ldrb	r2, [r7, #3]
 8006724:	6879      	ldr	r1, [r7, #4]
 8006726:	4613      	mov	r3, r2
 8006728:	011b      	lsls	r3, r3, #4
 800672a:	1a9b      	subs	r3, r3, r2
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	440b      	add	r3, r1
 8006730:	331b      	adds	r3, #27
 8006732:	2200      	movs	r2, #0
 8006734:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006736:	78fb      	ldrb	r3, [r7, #3]
 8006738:	015a      	lsls	r2, r3, #5
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	4413      	add	r3, r2
 800673e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	78fa      	ldrb	r2, [r7, #3]
 8006746:	0151      	lsls	r1, r2, #5
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	440a      	add	r2, r1
 800674c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006750:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006754:	6053      	str	r3, [r2, #4]
 8006756:	e0b5      	b.n	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006758:	78fa      	ldrb	r2, [r7, #3]
 800675a:	6879      	ldr	r1, [r7, #4]
 800675c:	4613      	mov	r3, r2
 800675e:	011b      	lsls	r3, r3, #4
 8006760:	1a9b      	subs	r3, r3, r2
 8006762:	009b      	lsls	r3, r3, #2
 8006764:	440b      	add	r3, r1
 8006766:	334d      	adds	r3, #77	@ 0x4d
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	2b05      	cmp	r3, #5
 800676c:	d114      	bne.n	8006798 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800676e:	78fa      	ldrb	r2, [r7, #3]
 8006770:	6879      	ldr	r1, [r7, #4]
 8006772:	4613      	mov	r3, r2
 8006774:	011b      	lsls	r3, r3, #4
 8006776:	1a9b      	subs	r3, r3, r2
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	440b      	add	r3, r1
 800677c:	334d      	adds	r3, #77	@ 0x4d
 800677e:	2202      	movs	r2, #2
 8006780:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8006782:	78fa      	ldrb	r2, [r7, #3]
 8006784:	6879      	ldr	r1, [r7, #4]
 8006786:	4613      	mov	r3, r2
 8006788:	011b      	lsls	r3, r3, #4
 800678a:	1a9b      	subs	r3, r3, r2
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	440b      	add	r3, r1
 8006790:	334c      	adds	r3, #76	@ 0x4c
 8006792:	2202      	movs	r2, #2
 8006794:	701a      	strb	r2, [r3, #0]
 8006796:	e095      	b.n	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8006798:	78fa      	ldrb	r2, [r7, #3]
 800679a:	6879      	ldr	r1, [r7, #4]
 800679c:	4613      	mov	r3, r2
 800679e:	011b      	lsls	r3, r3, #4
 80067a0:	1a9b      	subs	r3, r3, r2
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	440b      	add	r3, r1
 80067a6:	334d      	adds	r3, #77	@ 0x4d
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	2b06      	cmp	r3, #6
 80067ac:	d114      	bne.n	80067d8 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80067ae:	78fa      	ldrb	r2, [r7, #3]
 80067b0:	6879      	ldr	r1, [r7, #4]
 80067b2:	4613      	mov	r3, r2
 80067b4:	011b      	lsls	r3, r3, #4
 80067b6:	1a9b      	subs	r3, r3, r2
 80067b8:	009b      	lsls	r3, r3, #2
 80067ba:	440b      	add	r3, r1
 80067bc:	334d      	adds	r3, #77	@ 0x4d
 80067be:	2202      	movs	r2, #2
 80067c0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80067c2:	78fa      	ldrb	r2, [r7, #3]
 80067c4:	6879      	ldr	r1, [r7, #4]
 80067c6:	4613      	mov	r3, r2
 80067c8:	011b      	lsls	r3, r3, #4
 80067ca:	1a9b      	subs	r3, r3, r2
 80067cc:	009b      	lsls	r3, r3, #2
 80067ce:	440b      	add	r3, r1
 80067d0:	334c      	adds	r3, #76	@ 0x4c
 80067d2:	2205      	movs	r2, #5
 80067d4:	701a      	strb	r2, [r3, #0]
 80067d6:	e075      	b.n	80068c4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80067d8:	78fa      	ldrb	r2, [r7, #3]
 80067da:	6879      	ldr	r1, [r7, #4]
 80067dc:	4613      	mov	r3, r2
 80067de:	011b      	lsls	r3, r3, #4
 80067e0:	1a9b      	subs	r3, r3, r2
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	440b      	add	r3, r1
 80067e6:	334d      	adds	r3, #77	@ 0x4d
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	2b07      	cmp	r3, #7
 80067ec:	d00a      	beq.n	8006804 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80067ee:	78fa      	ldrb	r2, [r7, #3]
 80067f0:	6879      	ldr	r1, [r7, #4]
 80067f2:	4613      	mov	r3, r2
 80067f4:	011b      	lsls	r3, r3, #4
 80067f6:	1a9b      	subs	r3, r3, r2
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	440b      	add	r3, r1
 80067fc:	334d      	adds	r3, #77	@ 0x4d
 80067fe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006800:	2b09      	cmp	r3, #9
 8006802:	d170      	bne.n	80068e6 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006804:	78fa      	ldrb	r2, [r7, #3]
 8006806:	6879      	ldr	r1, [r7, #4]
 8006808:	4613      	mov	r3, r2
 800680a:	011b      	lsls	r3, r3, #4
 800680c:	1a9b      	subs	r3, r3, r2
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	440b      	add	r3, r1
 8006812:	334d      	adds	r3, #77	@ 0x4d
 8006814:	2202      	movs	r2, #2
 8006816:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006818:	78fa      	ldrb	r2, [r7, #3]
 800681a:	6879      	ldr	r1, [r7, #4]
 800681c:	4613      	mov	r3, r2
 800681e:	011b      	lsls	r3, r3, #4
 8006820:	1a9b      	subs	r3, r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	440b      	add	r3, r1
 8006826:	3344      	adds	r3, #68	@ 0x44
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	1c59      	adds	r1, r3, #1
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	4613      	mov	r3, r2
 8006830:	011b      	lsls	r3, r3, #4
 8006832:	1a9b      	subs	r3, r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	4403      	add	r3, r0
 8006838:	3344      	adds	r3, #68	@ 0x44
 800683a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800683c:	78fa      	ldrb	r2, [r7, #3]
 800683e:	6879      	ldr	r1, [r7, #4]
 8006840:	4613      	mov	r3, r2
 8006842:	011b      	lsls	r3, r3, #4
 8006844:	1a9b      	subs	r3, r3, r2
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	440b      	add	r3, r1
 800684a:	3344      	adds	r3, #68	@ 0x44
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2b02      	cmp	r3, #2
 8006850:	d914      	bls.n	800687c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8006852:	78fa      	ldrb	r2, [r7, #3]
 8006854:	6879      	ldr	r1, [r7, #4]
 8006856:	4613      	mov	r3, r2
 8006858:	011b      	lsls	r3, r3, #4
 800685a:	1a9b      	subs	r3, r3, r2
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	440b      	add	r3, r1
 8006860:	3344      	adds	r3, #68	@ 0x44
 8006862:	2200      	movs	r2, #0
 8006864:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8006866:	78fa      	ldrb	r2, [r7, #3]
 8006868:	6879      	ldr	r1, [r7, #4]
 800686a:	4613      	mov	r3, r2
 800686c:	011b      	lsls	r3, r3, #4
 800686e:	1a9b      	subs	r3, r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	440b      	add	r3, r1
 8006874:	334c      	adds	r3, #76	@ 0x4c
 8006876:	2204      	movs	r2, #4
 8006878:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800687a:	e022      	b.n	80068c2 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800687c:	78fa      	ldrb	r2, [r7, #3]
 800687e:	6879      	ldr	r1, [r7, #4]
 8006880:	4613      	mov	r3, r2
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	1a9b      	subs	r3, r3, r2
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	440b      	add	r3, r1
 800688a:	334c      	adds	r3, #76	@ 0x4c
 800688c:	2202      	movs	r2, #2
 800688e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006890:	78fb      	ldrb	r3, [r7, #3]
 8006892:	015a      	lsls	r2, r3, #5
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	4413      	add	r3, r2
 8006898:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80068a6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80068ae:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80068b0:	78fb      	ldrb	r3, [r7, #3]
 80068b2:	015a      	lsls	r2, r3, #5
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	4413      	add	r3, r2
 80068b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068bc:	461a      	mov	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80068c2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80068c4:	78fa      	ldrb	r2, [r7, #3]
 80068c6:	6879      	ldr	r1, [r7, #4]
 80068c8:	4613      	mov	r3, r2
 80068ca:	011b      	lsls	r3, r3, #4
 80068cc:	1a9b      	subs	r3, r3, r2
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	440b      	add	r3, r1
 80068d2:	334c      	adds	r3, #76	@ 0x4c
 80068d4:	781a      	ldrb	r2, [r3, #0]
 80068d6:	78fb      	ldrb	r3, [r7, #3]
 80068d8:	4619      	mov	r1, r3
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f7fa fa28 	bl	8000d30 <HAL_HCD_HC_NotifyURBChange_Callback>
 80068e0:	e002      	b.n	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80068e2:	bf00      	nop
 80068e4:	e000      	b.n	80068e8 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80068e6:	bf00      	nop
  }
}
 80068e8:	3718      	adds	r7, #24
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}

080068ee <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80068ee:	b580      	push	{r7, lr}
 80068f0:	b08a      	sub	sp, #40	@ 0x28
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	f003 030f 	and.w	r3, r3, #15
 800690e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	0c5b      	lsrs	r3, r3, #17
 8006914:	f003 030f 	and.w	r3, r3, #15
 8006918:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	091b      	lsrs	r3, r3, #4
 800691e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006922:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	2b02      	cmp	r3, #2
 8006928:	d004      	beq.n	8006934 <HCD_RXQLVL_IRQHandler+0x46>
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	2b05      	cmp	r3, #5
 800692e:	f000 80b6 	beq.w	8006a9e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006932:	e0b7      	b.n	8006aa4 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	2b00      	cmp	r3, #0
 8006938:	f000 80b3 	beq.w	8006aa2 <HCD_RXQLVL_IRQHandler+0x1b4>
 800693c:	6879      	ldr	r1, [r7, #4]
 800693e:	69ba      	ldr	r2, [r7, #24]
 8006940:	4613      	mov	r3, r2
 8006942:	011b      	lsls	r3, r3, #4
 8006944:	1a9b      	subs	r3, r3, r2
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	440b      	add	r3, r1
 800694a:	332c      	adds	r3, #44	@ 0x2c
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2b00      	cmp	r3, #0
 8006950:	f000 80a7 	beq.w	8006aa2 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8006954:	6879      	ldr	r1, [r7, #4]
 8006956:	69ba      	ldr	r2, [r7, #24]
 8006958:	4613      	mov	r3, r2
 800695a:	011b      	lsls	r3, r3, #4
 800695c:	1a9b      	subs	r3, r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	440b      	add	r3, r1
 8006962:	3338      	adds	r3, #56	@ 0x38
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	18d1      	adds	r1, r2, r3
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	69ba      	ldr	r2, [r7, #24]
 800696e:	4613      	mov	r3, r2
 8006970:	011b      	lsls	r3, r3, #4
 8006972:	1a9b      	subs	r3, r3, r2
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	4403      	add	r3, r0
 8006978:	3334      	adds	r3, #52	@ 0x34
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4299      	cmp	r1, r3
 800697e:	f200 8083 	bhi.w	8006a88 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6818      	ldr	r0, [r3, #0]
 8006986:	6879      	ldr	r1, [r7, #4]
 8006988:	69ba      	ldr	r2, [r7, #24]
 800698a:	4613      	mov	r3, r2
 800698c:	011b      	lsls	r3, r3, #4
 800698e:	1a9b      	subs	r3, r3, r2
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	440b      	add	r3, r1
 8006994:	332c      	adds	r3, #44	@ 0x2c
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	693a      	ldr	r2, [r7, #16]
 800699a:	b292      	uxth	r2, r2
 800699c:	4619      	mov	r1, r3
 800699e:	f004 fc12 	bl	800b1c6 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80069a2:	6879      	ldr	r1, [r7, #4]
 80069a4:	69ba      	ldr	r2, [r7, #24]
 80069a6:	4613      	mov	r3, r2
 80069a8:	011b      	lsls	r3, r3, #4
 80069aa:	1a9b      	subs	r3, r3, r2
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	440b      	add	r3, r1
 80069b0:	332c      	adds	r3, #44	@ 0x2c
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	18d1      	adds	r1, r2, r3
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	69ba      	ldr	r2, [r7, #24]
 80069bc:	4613      	mov	r3, r2
 80069be:	011b      	lsls	r3, r3, #4
 80069c0:	1a9b      	subs	r3, r3, r2
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	4403      	add	r3, r0
 80069c6:	332c      	adds	r3, #44	@ 0x2c
 80069c8:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80069ca:	6879      	ldr	r1, [r7, #4]
 80069cc:	69ba      	ldr	r2, [r7, #24]
 80069ce:	4613      	mov	r3, r2
 80069d0:	011b      	lsls	r3, r3, #4
 80069d2:	1a9b      	subs	r3, r3, r2
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	440b      	add	r3, r1
 80069d8:	3338      	adds	r3, #56	@ 0x38
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	18d1      	adds	r1, r2, r3
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	69ba      	ldr	r2, [r7, #24]
 80069e4:	4613      	mov	r3, r2
 80069e6:	011b      	lsls	r3, r3, #4
 80069e8:	1a9b      	subs	r3, r3, r2
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	4403      	add	r3, r0
 80069ee:	3338      	adds	r3, #56	@ 0x38
 80069f0:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	015a      	lsls	r2, r3, #5
 80069f6:	6a3b      	ldr	r3, [r7, #32]
 80069f8:	4413      	add	r3, r2
 80069fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	0cdb      	lsrs	r3, r3, #19
 8006a02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a06:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8006a08:	6879      	ldr	r1, [r7, #4]
 8006a0a:	69ba      	ldr	r2, [r7, #24]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	011b      	lsls	r3, r3, #4
 8006a10:	1a9b      	subs	r3, r3, r2
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	440b      	add	r3, r1
 8006a16:	3328      	adds	r3, #40	@ 0x28
 8006a18:	881b      	ldrh	r3, [r3, #0]
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d13f      	bne.n	8006aa2 <HCD_RXQLVL_IRQHandler+0x1b4>
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d03c      	beq.n	8006aa2 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	6a3b      	ldr	r3, [r7, #32]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006a3e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006a46:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	015a      	lsls	r2, r3, #5
 8006a4c:	6a3b      	ldr	r3, [r7, #32]
 8006a4e:	4413      	add	r3, r2
 8006a50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a54:	461a      	mov	r2, r3
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8006a5a:	6879      	ldr	r1, [r7, #4]
 8006a5c:	69ba      	ldr	r2, [r7, #24]
 8006a5e:	4613      	mov	r3, r2
 8006a60:	011b      	lsls	r3, r3, #4
 8006a62:	1a9b      	subs	r3, r3, r2
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	440b      	add	r3, r1
 8006a68:	333c      	adds	r3, #60	@ 0x3c
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	f083 0301 	eor.w	r3, r3, #1
 8006a70:	b2d8      	uxtb	r0, r3
 8006a72:	6879      	ldr	r1, [r7, #4]
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	4613      	mov	r3, r2
 8006a78:	011b      	lsls	r3, r3, #4
 8006a7a:	1a9b      	subs	r3, r3, r2
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	440b      	add	r3, r1
 8006a80:	333c      	adds	r3, #60	@ 0x3c
 8006a82:	4602      	mov	r2, r0
 8006a84:	701a      	strb	r2, [r3, #0]
      break;
 8006a86:	e00c      	b.n	8006aa2 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8006a88:	6879      	ldr	r1, [r7, #4]
 8006a8a:	69ba      	ldr	r2, [r7, #24]
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	011b      	lsls	r3, r3, #4
 8006a90:	1a9b      	subs	r3, r3, r2
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	440b      	add	r3, r1
 8006a96:	334c      	adds	r3, #76	@ 0x4c
 8006a98:	2204      	movs	r2, #4
 8006a9a:	701a      	strb	r2, [r3, #0]
      break;
 8006a9c:	e001      	b.n	8006aa2 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8006a9e:	bf00      	nop
 8006aa0:	e000      	b.n	8006aa4 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8006aa2:	bf00      	nop
  }
}
 8006aa4:	bf00      	nop
 8006aa6:	3728      	adds	r7, #40	@ 0x28
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006ad8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f003 0302 	and.w	r3, r3, #2
 8006ae0:	2b02      	cmp	r3, #2
 8006ae2:	d10b      	bne.n	8006afc <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f003 0301 	and.w	r3, r3, #1
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d102      	bne.n	8006af4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f7fa f8e6 	bl	8000cc0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	f043 0302 	orr.w	r3, r3, #2
 8006afa:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f003 0308 	and.w	r3, r3, #8
 8006b02:	2b08      	cmp	r3, #8
 8006b04:	d132      	bne.n	8006b6c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	f043 0308 	orr.w	r3, r3, #8
 8006b0c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f003 0304 	and.w	r3, r3, #4
 8006b14:	2b04      	cmp	r3, #4
 8006b16:	d126      	bne.n	8006b66 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	7a5b      	ldrb	r3, [r3, #9]
 8006b1c:	2b02      	cmp	r3, #2
 8006b1e:	d113      	bne.n	8006b48 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8006b26:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006b2a:	d106      	bne.n	8006b3a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2102      	movs	r1, #2
 8006b32:	4618      	mov	r0, r3
 8006b34:	f004 fcd6 	bl	800b4e4 <USB_InitFSLSPClkSel>
 8006b38:	e011      	b.n	8006b5e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2101      	movs	r1, #1
 8006b40:	4618      	mov	r0, r3
 8006b42:	f004 fccf 	bl	800b4e4 <USB_InitFSLSPClkSel>
 8006b46:	e00a      	b.n	8006b5e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	79db      	ldrb	r3, [r3, #7]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d106      	bne.n	8006b5e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b56:	461a      	mov	r2, r3
 8006b58:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8006b5c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f7fa f8ca 	bl	8000cf8 <HAL_HCD_PortEnabled_Callback>
 8006b64:	e002      	b.n	8006b6c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f7fa f8d4 	bl	8000d14 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f003 0320 	and.w	r3, r3, #32
 8006b72:	2b20      	cmp	r3, #32
 8006b74:	d103      	bne.n	8006b7e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	f043 0320 	orr.w	r3, r3, #32
 8006b7c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006b84:	461a      	mov	r2, r3
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	6013      	str	r3, [r2, #0]
}
 8006b8a:	bf00      	nop
 8006b8c:	3718      	adds	r7, #24
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
	...

08006b94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d101      	bne.n	8006ba6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e12b      	b.n	8006dfe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d106      	bne.n	8006bc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 f95d 	bl	8006e7a <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2224      	movs	r2, #36	@ 0x24
 8006bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f022 0201 	bic.w	r2, r2, #1
 8006bd6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006be6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006bf6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006bf8:	f002 fe34 	bl	8009864 <HAL_RCC_GetPCLK1Freq>
 8006bfc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	4a81      	ldr	r2, [pc, #516]	@ (8006e08 <HAL_I2C_Init+0x274>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d807      	bhi.n	8006c18 <HAL_I2C_Init+0x84>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	4a80      	ldr	r2, [pc, #512]	@ (8006e0c <HAL_I2C_Init+0x278>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	bf94      	ite	ls
 8006c10:	2301      	movls	r3, #1
 8006c12:	2300      	movhi	r3, #0
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	e006      	b.n	8006c26 <HAL_I2C_Init+0x92>
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	4a7d      	ldr	r2, [pc, #500]	@ (8006e10 <HAL_I2C_Init+0x27c>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	bf94      	ite	ls
 8006c20:	2301      	movls	r3, #1
 8006c22:	2300      	movhi	r3, #0
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e0e7      	b.n	8006dfe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	4a78      	ldr	r2, [pc, #480]	@ (8006e14 <HAL_I2C_Init+0x280>)
 8006c32:	fba2 2303 	umull	r2, r3, r2, r3
 8006c36:	0c9b      	lsrs	r3, r3, #18
 8006c38:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68ba      	ldr	r2, [r7, #8]
 8006c4a:	430a      	orrs	r2, r1
 8006c4c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	6a1b      	ldr	r3, [r3, #32]
 8006c54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	4a6a      	ldr	r2, [pc, #424]	@ (8006e08 <HAL_I2C_Init+0x274>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d802      	bhi.n	8006c68 <HAL_I2C_Init+0xd4>
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	3301      	adds	r3, #1
 8006c66:	e009      	b.n	8006c7c <HAL_I2C_Init+0xe8>
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006c6e:	fb02 f303 	mul.w	r3, r2, r3
 8006c72:	4a69      	ldr	r2, [pc, #420]	@ (8006e18 <HAL_I2C_Init+0x284>)
 8006c74:	fba2 2303 	umull	r2, r3, r2, r3
 8006c78:	099b      	lsrs	r3, r3, #6
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	6812      	ldr	r2, [r2, #0]
 8006c80:	430b      	orrs	r3, r1
 8006c82:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	69db      	ldr	r3, [r3, #28]
 8006c8a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006c8e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	495c      	ldr	r1, [pc, #368]	@ (8006e08 <HAL_I2C_Init+0x274>)
 8006c98:	428b      	cmp	r3, r1
 8006c9a:	d819      	bhi.n	8006cd0 <HAL_I2C_Init+0x13c>
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	1e59      	subs	r1, r3, #1
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	005b      	lsls	r3, r3, #1
 8006ca6:	fbb1 f3f3 	udiv	r3, r1, r3
 8006caa:	1c59      	adds	r1, r3, #1
 8006cac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006cb0:	400b      	ands	r3, r1
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00a      	beq.n	8006ccc <HAL_I2C_Init+0x138>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	1e59      	subs	r1, r3, #1
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	005b      	lsls	r3, r3, #1
 8006cc0:	fbb1 f3f3 	udiv	r3, r1, r3
 8006cc4:	3301      	adds	r3, #1
 8006cc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cca:	e051      	b.n	8006d70 <HAL_I2C_Init+0x1dc>
 8006ccc:	2304      	movs	r3, #4
 8006cce:	e04f      	b.n	8006d70 <HAL_I2C_Init+0x1dc>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d111      	bne.n	8006cfc <HAL_I2C_Init+0x168>
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	1e58      	subs	r0, r3, #1
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6859      	ldr	r1, [r3, #4]
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	005b      	lsls	r3, r3, #1
 8006ce4:	440b      	add	r3, r1
 8006ce6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006cea:	3301      	adds	r3, #1
 8006cec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	bf0c      	ite	eq
 8006cf4:	2301      	moveq	r3, #1
 8006cf6:	2300      	movne	r3, #0
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	e012      	b.n	8006d22 <HAL_I2C_Init+0x18e>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	1e58      	subs	r0, r3, #1
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6859      	ldr	r1, [r3, #4]
 8006d04:	460b      	mov	r3, r1
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	440b      	add	r3, r1
 8006d0a:	0099      	lsls	r1, r3, #2
 8006d0c:	440b      	add	r3, r1
 8006d0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d12:	3301      	adds	r3, #1
 8006d14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	bf0c      	ite	eq
 8006d1c:	2301      	moveq	r3, #1
 8006d1e:	2300      	movne	r3, #0
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d001      	beq.n	8006d2a <HAL_I2C_Init+0x196>
 8006d26:	2301      	movs	r3, #1
 8006d28:	e022      	b.n	8006d70 <HAL_I2C_Init+0x1dc>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d10e      	bne.n	8006d50 <HAL_I2C_Init+0x1bc>
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	1e58      	subs	r0, r3, #1
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6859      	ldr	r1, [r3, #4]
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	005b      	lsls	r3, r3, #1
 8006d3e:	440b      	add	r3, r1
 8006d40:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d44:	3301      	adds	r3, #1
 8006d46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d4e:	e00f      	b.n	8006d70 <HAL_I2C_Init+0x1dc>
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	1e58      	subs	r0, r3, #1
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6859      	ldr	r1, [r3, #4]
 8006d58:	460b      	mov	r3, r1
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	440b      	add	r3, r1
 8006d5e:	0099      	lsls	r1, r3, #2
 8006d60:	440b      	add	r3, r1
 8006d62:	fbb0 f3f3 	udiv	r3, r0, r3
 8006d66:	3301      	adds	r3, #1
 8006d68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d6c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d70:	6879      	ldr	r1, [r7, #4]
 8006d72:	6809      	ldr	r1, [r1, #0]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	69da      	ldr	r2, [r3, #28]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	431a      	orrs	r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	430a      	orrs	r2, r1
 8006d92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006d9e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	6911      	ldr	r1, [r2, #16]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	68d2      	ldr	r2, [r2, #12]
 8006daa:	4311      	orrs	r1, r2
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	6812      	ldr	r2, [r2, #0]
 8006db0:	430b      	orrs	r3, r1
 8006db2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	695a      	ldr	r2, [r3, #20]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	699b      	ldr	r3, [r3, #24]
 8006dc6:	431a      	orrs	r2, r3
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	430a      	orrs	r2, r1
 8006dce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f042 0201 	orr.w	r2, r2, #1
 8006dde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2200      	movs	r2, #0
 8006de4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2220      	movs	r2, #32
 8006dea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006dfc:	2300      	movs	r3, #0
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3710      	adds	r7, #16
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	000186a0 	.word	0x000186a0
 8006e0c:	001e847f 	.word	0x001e847f
 8006e10:	003d08ff 	.word	0x003d08ff
 8006e14:	431bde83 	.word	0x431bde83
 8006e18:	10624dd3 	.word	0x10624dd3

08006e1c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d101      	bne.n	8006e2e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e021      	b.n	8006e72 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2224      	movs	r2, #36	@ 0x24
 8006e32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f022 0201 	bic.w	r2, r2, #1
 8006e44:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 f821 	bl	8006e8e <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3708      	adds	r7, #8
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}

08006e7a <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8006e7a:	b480      	push	{r7}
 8006e7c:	b083      	sub	sp, #12
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8006e82:	bf00      	nop
 8006e84:	370c      	adds	r7, #12
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr

08006e8e <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8006e8e:	b480      	push	{r7}
 8006e90:	b083      	sub	sp, #12
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8006e96:	bf00      	nop
 8006e98:	370c      	adds	r7, #12
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr
	...

08006ea4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b088      	sub	sp, #32
 8006ea8:	af02      	add	r7, sp, #8
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	4608      	mov	r0, r1
 8006eae:	4611      	mov	r1, r2
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	817b      	strh	r3, [r7, #10]
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	813b      	strh	r3, [r7, #8]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006ebe:	f7fc fdc1 	bl	8003a44 <HAL_GetTick>
 8006ec2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006eca:	b2db      	uxtb	r3, r3
 8006ecc:	2b20      	cmp	r3, #32
 8006ece:	f040 80d9 	bne.w	8007084 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	9300      	str	r3, [sp, #0]
 8006ed6:	2319      	movs	r3, #25
 8006ed8:	2201      	movs	r2, #1
 8006eda:	496d      	ldr	r1, [pc, #436]	@ (8007090 <HAL_I2C_Mem_Write+0x1ec>)
 8006edc:	68f8      	ldr	r0, [r7, #12]
 8006ede:	f000 fc99 	bl	8007814 <I2C_WaitOnFlagUntilTimeout>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d001      	beq.n	8006eec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006ee8:	2302      	movs	r3, #2
 8006eea:	e0cc      	b.n	8007086 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d101      	bne.n	8006efa <HAL_I2C_Mem_Write+0x56>
 8006ef6:	2302      	movs	r3, #2
 8006ef8:	e0c5      	b.n	8007086 <HAL_I2C_Mem_Write+0x1e2>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2201      	movs	r2, #1
 8006efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f003 0301 	and.w	r3, r3, #1
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d007      	beq.n	8006f20 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f042 0201 	orr.w	r2, r2, #1
 8006f1e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f2e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2221      	movs	r2, #33	@ 0x21
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2240      	movs	r2, #64	@ 0x40
 8006f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2200      	movs	r2, #0
 8006f44:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6a3a      	ldr	r2, [r7, #32]
 8006f4a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006f50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	4a4d      	ldr	r2, [pc, #308]	@ (8007094 <HAL_I2C_Mem_Write+0x1f0>)
 8006f60:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006f62:	88f8      	ldrh	r0, [r7, #6]
 8006f64:	893a      	ldrh	r2, [r7, #8]
 8006f66:	8979      	ldrh	r1, [r7, #10]
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	9301      	str	r3, [sp, #4]
 8006f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	4603      	mov	r3, r0
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 fad0 	bl	8007518 <I2C_RequestMemoryWrite>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d052      	beq.n	8007024 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e081      	b.n	8007086 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f86:	68f8      	ldr	r0, [r7, #12]
 8006f88:	f000 fd5e 	bl	8007a48 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00d      	beq.n	8006fae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f96:	2b04      	cmp	r3, #4
 8006f98:	d107      	bne.n	8006faa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fa8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e06b      	b.n	8007086 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb2:	781a      	ldrb	r2, [r3, #0]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fbe:	1c5a      	adds	r2, r3, #1
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fc8:	3b01      	subs	r3, #1
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	b29a      	uxth	r2, r3
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	695b      	ldr	r3, [r3, #20]
 8006fe4:	f003 0304 	and.w	r3, r3, #4
 8006fe8:	2b04      	cmp	r3, #4
 8006fea:	d11b      	bne.n	8007024 <HAL_I2C_Mem_Write+0x180>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d017      	beq.n	8007024 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff8:	781a      	ldrb	r2, [r3, #0]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007004:	1c5a      	adds	r2, r3, #1
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800700e:	3b01      	subs	r3, #1
 8007010:	b29a      	uxth	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800701a:	b29b      	uxth	r3, r3
 800701c:	3b01      	subs	r3, #1
 800701e:	b29a      	uxth	r2, r3
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1aa      	bne.n	8006f82 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f000 fd51 	bl	8007ad8 <I2C_WaitOnBTFFlagUntilTimeout>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00d      	beq.n	8007058 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007040:	2b04      	cmp	r3, #4
 8007042:	d107      	bne.n	8007054 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007052:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007054:	2301      	movs	r3, #1
 8007056:	e016      	b.n	8007086 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007066:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2220      	movs	r2, #32
 800706c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2200      	movs	r2, #0
 8007074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007080:	2300      	movs	r3, #0
 8007082:	e000      	b.n	8007086 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007084:	2302      	movs	r3, #2
  }
}
 8007086:	4618      	mov	r0, r3
 8007088:	3718      	adds	r7, #24
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop
 8007090:	00100002 	.word	0x00100002
 8007094:	ffff0000 	.word	0xffff0000

08007098 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b08c      	sub	sp, #48	@ 0x30
 800709c:	af02      	add	r7, sp, #8
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	4608      	mov	r0, r1
 80070a2:	4611      	mov	r1, r2
 80070a4:	461a      	mov	r2, r3
 80070a6:	4603      	mov	r3, r0
 80070a8:	817b      	strh	r3, [r7, #10]
 80070aa:	460b      	mov	r3, r1
 80070ac:	813b      	strh	r3, [r7, #8]
 80070ae:	4613      	mov	r3, r2
 80070b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80070b2:	f7fc fcc7 	bl	8003a44 <HAL_GetTick>
 80070b6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	2b20      	cmp	r3, #32
 80070c2:	f040 8214 	bne.w	80074ee <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80070c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c8:	9300      	str	r3, [sp, #0]
 80070ca:	2319      	movs	r3, #25
 80070cc:	2201      	movs	r2, #1
 80070ce:	497b      	ldr	r1, [pc, #492]	@ (80072bc <HAL_I2C_Mem_Read+0x224>)
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f000 fb9f 	bl	8007814 <I2C_WaitOnFlagUntilTimeout>
 80070d6:	4603      	mov	r3, r0
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d001      	beq.n	80070e0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80070dc:	2302      	movs	r3, #2
 80070de:	e207      	b.n	80074f0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d101      	bne.n	80070ee <HAL_I2C_Mem_Read+0x56>
 80070ea:	2302      	movs	r3, #2
 80070ec:	e200      	b.n	80074f0 <HAL_I2C_Mem_Read+0x458>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2201      	movs	r2, #1
 80070f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0301 	and.w	r3, r3, #1
 8007100:	2b01      	cmp	r3, #1
 8007102:	d007      	beq.n	8007114 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f042 0201 	orr.w	r2, r2, #1
 8007112:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007122:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2222      	movs	r2, #34	@ 0x22
 8007128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2240      	movs	r2, #64	@ 0x40
 8007130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2200      	movs	r2, #0
 8007138:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800713e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007144:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800714a:	b29a      	uxth	r2, r3
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4a5b      	ldr	r2, [pc, #364]	@ (80072c0 <HAL_I2C_Mem_Read+0x228>)
 8007154:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007156:	88f8      	ldrh	r0, [r7, #6]
 8007158:	893a      	ldrh	r2, [r7, #8]
 800715a:	8979      	ldrh	r1, [r7, #10]
 800715c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715e:	9301      	str	r3, [sp, #4]
 8007160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007162:	9300      	str	r3, [sp, #0]
 8007164:	4603      	mov	r3, r0
 8007166:	68f8      	ldr	r0, [r7, #12]
 8007168:	f000 fa6c 	bl	8007644 <I2C_RequestMemoryRead>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d001      	beq.n	8007176 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e1bc      	b.n	80074f0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800717a:	2b00      	cmp	r3, #0
 800717c:	d113      	bne.n	80071a6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800717e:	2300      	movs	r3, #0
 8007180:	623b      	str	r3, [r7, #32]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	695b      	ldr	r3, [r3, #20]
 8007188:	623b      	str	r3, [r7, #32]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	699b      	ldr	r3, [r3, #24]
 8007190:	623b      	str	r3, [r7, #32]
 8007192:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071a2:	601a      	str	r2, [r3, #0]
 80071a4:	e190      	b.n	80074c8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d11b      	bne.n	80071e6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071be:	2300      	movs	r3, #0
 80071c0:	61fb      	str	r3, [r7, #28]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	695b      	ldr	r3, [r3, #20]
 80071c8:	61fb      	str	r3, [r7, #28]
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	61fb      	str	r3, [r7, #28]
 80071d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80071e2:	601a      	str	r2, [r3, #0]
 80071e4:	e170      	b.n	80074c8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071ea:	2b02      	cmp	r3, #2
 80071ec:	d11b      	bne.n	8007226 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800720c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800720e:	2300      	movs	r3, #0
 8007210:	61bb      	str	r3, [r7, #24]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	695b      	ldr	r3, [r3, #20]
 8007218:	61bb      	str	r3, [r7, #24]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	699b      	ldr	r3, [r3, #24]
 8007220:	61bb      	str	r3, [r7, #24]
 8007222:	69bb      	ldr	r3, [r7, #24]
 8007224:	e150      	b.n	80074c8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007226:	2300      	movs	r3, #0
 8007228:	617b      	str	r3, [r7, #20]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	695b      	ldr	r3, [r3, #20]
 8007230:	617b      	str	r3, [r7, #20]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	699b      	ldr	r3, [r3, #24]
 8007238:	617b      	str	r3, [r7, #20]
 800723a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800723c:	e144      	b.n	80074c8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007242:	2b03      	cmp	r3, #3
 8007244:	f200 80f1 	bhi.w	800742a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800724c:	2b01      	cmp	r3, #1
 800724e:	d123      	bne.n	8007298 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007250:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007252:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f000 fc87 	bl	8007b68 <I2C_WaitOnRXNEFlagUntilTimeout>
 800725a:	4603      	mov	r3, r0
 800725c:	2b00      	cmp	r3, #0
 800725e:	d001      	beq.n	8007264 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	e145      	b.n	80074f0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	691a      	ldr	r2, [r3, #16]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800726e:	b2d2      	uxtb	r2, r2
 8007270:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007276:	1c5a      	adds	r2, r3, #1
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007280:	3b01      	subs	r3, #1
 8007282:	b29a      	uxth	r2, r3
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800728c:	b29b      	uxth	r3, r3
 800728e:	3b01      	subs	r3, #1
 8007290:	b29a      	uxth	r2, r3
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007296:	e117      	b.n	80074c8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800729c:	2b02      	cmp	r3, #2
 800729e:	d14e      	bne.n	800733e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80072a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072a6:	2200      	movs	r2, #0
 80072a8:	4906      	ldr	r1, [pc, #24]	@ (80072c4 <HAL_I2C_Mem_Read+0x22c>)
 80072aa:	68f8      	ldr	r0, [r7, #12]
 80072ac:	f000 fab2 	bl	8007814 <I2C_WaitOnFlagUntilTimeout>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d008      	beq.n	80072c8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	e11a      	b.n	80074f0 <HAL_I2C_Mem_Read+0x458>
 80072ba:	bf00      	nop
 80072bc:	00100002 	.word	0x00100002
 80072c0:	ffff0000 	.word	0xffff0000
 80072c4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	691a      	ldr	r2, [r3, #16]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e2:	b2d2      	uxtb	r2, r2
 80072e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072ea:	1c5a      	adds	r2, r3, #1
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072f4:	3b01      	subs	r3, #1
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007300:	b29b      	uxth	r3, r3
 8007302:	3b01      	subs	r3, #1
 8007304:	b29a      	uxth	r2, r3
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	691a      	ldr	r2, [r3, #16]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007314:	b2d2      	uxtb	r2, r2
 8007316:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800731c:	1c5a      	adds	r2, r3, #1
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007326:	3b01      	subs	r3, #1
 8007328:	b29a      	uxth	r2, r3
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007332:	b29b      	uxth	r3, r3
 8007334:	3b01      	subs	r3, #1
 8007336:	b29a      	uxth	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800733c:	e0c4      	b.n	80074c8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800733e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007340:	9300      	str	r3, [sp, #0]
 8007342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007344:	2200      	movs	r2, #0
 8007346:	496c      	ldr	r1, [pc, #432]	@ (80074f8 <HAL_I2C_Mem_Read+0x460>)
 8007348:	68f8      	ldr	r0, [r7, #12]
 800734a:	f000 fa63 	bl	8007814 <I2C_WaitOnFlagUntilTimeout>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d001      	beq.n	8007358 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	e0cb      	b.n	80074f0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007366:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	691a      	ldr	r2, [r3, #16]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007372:	b2d2      	uxtb	r2, r2
 8007374:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800737a:	1c5a      	adds	r2, r3, #1
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007384:	3b01      	subs	r3, #1
 8007386:	b29a      	uxth	r2, r3
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007390:	b29b      	uxth	r3, r3
 8007392:	3b01      	subs	r3, #1
 8007394:	b29a      	uxth	r2, r3
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800739a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800739c:	9300      	str	r3, [sp, #0]
 800739e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a0:	2200      	movs	r2, #0
 80073a2:	4955      	ldr	r1, [pc, #340]	@ (80074f8 <HAL_I2C_Mem_Read+0x460>)
 80073a4:	68f8      	ldr	r0, [r7, #12]
 80073a6:	f000 fa35 	bl	8007814 <I2C_WaitOnFlagUntilTimeout>
 80073aa:	4603      	mov	r3, r0
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d001      	beq.n	80073b4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e09d      	b.n	80074f0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681a      	ldr	r2, [r3, #0]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80073c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	691a      	ldr	r2, [r3, #16]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ce:	b2d2      	uxtb	r2, r2
 80073d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d6:	1c5a      	adds	r2, r3, #1
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073e0:	3b01      	subs	r3, #1
 80073e2:	b29a      	uxth	r2, r3
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	3b01      	subs	r3, #1
 80073f0:	b29a      	uxth	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	691a      	ldr	r2, [r3, #16]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007400:	b2d2      	uxtb	r2, r2
 8007402:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007408:	1c5a      	adds	r2, r3, #1
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007412:	3b01      	subs	r3, #1
 8007414:	b29a      	uxth	r2, r3
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800741e:	b29b      	uxth	r3, r3
 8007420:	3b01      	subs	r3, #1
 8007422:	b29a      	uxth	r2, r3
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007428:	e04e      	b.n	80074c8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800742a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800742c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f000 fb9a 	bl	8007b68 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e058      	b.n	80074f0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	691a      	ldr	r2, [r3, #16]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007448:	b2d2      	uxtb	r2, r2
 800744a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007450:	1c5a      	adds	r2, r3, #1
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800745a:	3b01      	subs	r3, #1
 800745c:	b29a      	uxth	r2, r3
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007466:	b29b      	uxth	r3, r3
 8007468:	3b01      	subs	r3, #1
 800746a:	b29a      	uxth	r2, r3
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	695b      	ldr	r3, [r3, #20]
 8007476:	f003 0304 	and.w	r3, r3, #4
 800747a:	2b04      	cmp	r3, #4
 800747c:	d124      	bne.n	80074c8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007482:	2b03      	cmp	r3, #3
 8007484:	d107      	bne.n	8007496 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007494:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	691a      	ldr	r2, [r3, #16]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a0:	b2d2      	uxtb	r2, r2
 80074a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a8:	1c5a      	adds	r2, r3, #1
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074b2:	3b01      	subs	r3, #1
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074be:	b29b      	uxth	r3, r3
 80074c0:	3b01      	subs	r3, #1
 80074c2:	b29a      	uxth	r2, r3
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	f47f aeb6 	bne.w	800723e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2220      	movs	r2, #32
 80074d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2200      	movs	r2, #0
 80074e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80074ea:	2300      	movs	r3, #0
 80074ec:	e000      	b.n	80074f0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80074ee:	2302      	movs	r3, #2
  }
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3728      	adds	r7, #40	@ 0x28
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	00010004 	.word	0x00010004

080074fc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b083      	sub	sp, #12
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800750a:	b2db      	uxtb	r3, r3
}
 800750c:	4618      	mov	r0, r3
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b088      	sub	sp, #32
 800751c:	af02      	add	r7, sp, #8
 800751e:	60f8      	str	r0, [r7, #12]
 8007520:	4608      	mov	r0, r1
 8007522:	4611      	mov	r1, r2
 8007524:	461a      	mov	r2, r3
 8007526:	4603      	mov	r3, r0
 8007528:	817b      	strh	r3, [r7, #10]
 800752a:	460b      	mov	r3, r1
 800752c:	813b      	strh	r3, [r7, #8]
 800752e:	4613      	mov	r3, r2
 8007530:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007540:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	6a3b      	ldr	r3, [r7, #32]
 8007548:	2200      	movs	r2, #0
 800754a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800754e:	68f8      	ldr	r0, [r7, #12]
 8007550:	f000 f960 	bl	8007814 <I2C_WaitOnFlagUntilTimeout>
 8007554:	4603      	mov	r3, r0
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00d      	beq.n	8007576 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007564:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007568:	d103      	bne.n	8007572 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007570:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e05f      	b.n	8007636 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007576:	897b      	ldrh	r3, [r7, #10]
 8007578:	b2db      	uxtb	r3, r3
 800757a:	461a      	mov	r2, r3
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007584:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007588:	6a3a      	ldr	r2, [r7, #32]
 800758a:	492d      	ldr	r1, [pc, #180]	@ (8007640 <I2C_RequestMemoryWrite+0x128>)
 800758c:	68f8      	ldr	r0, [r7, #12]
 800758e:	f000 f9bb 	bl	8007908 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d001      	beq.n	800759c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	e04c      	b.n	8007636 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800759c:	2300      	movs	r3, #0
 800759e:	617b      	str	r3, [r7, #20]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	695b      	ldr	r3, [r3, #20]
 80075a6:	617b      	str	r3, [r7, #20]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	699b      	ldr	r3, [r3, #24]
 80075ae:	617b      	str	r3, [r7, #20]
 80075b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075b4:	6a39      	ldr	r1, [r7, #32]
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f000 fa46 	bl	8007a48 <I2C_WaitOnTXEFlagUntilTimeout>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00d      	beq.n	80075de <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c6:	2b04      	cmp	r3, #4
 80075c8:	d107      	bne.n	80075da <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e02b      	b.n	8007636 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80075de:	88fb      	ldrh	r3, [r7, #6]
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d105      	bne.n	80075f0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80075e4:	893b      	ldrh	r3, [r7, #8]
 80075e6:	b2da      	uxtb	r2, r3
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	611a      	str	r2, [r3, #16]
 80075ee:	e021      	b.n	8007634 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80075f0:	893b      	ldrh	r3, [r7, #8]
 80075f2:	0a1b      	lsrs	r3, r3, #8
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	b2da      	uxtb	r2, r3
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007600:	6a39      	ldr	r1, [r7, #32]
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	f000 fa20 	bl	8007a48 <I2C_WaitOnTXEFlagUntilTimeout>
 8007608:	4603      	mov	r3, r0
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00d      	beq.n	800762a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007612:	2b04      	cmp	r3, #4
 8007614:	d107      	bne.n	8007626 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007624:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e005      	b.n	8007636 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800762a:	893b      	ldrh	r3, [r7, #8]
 800762c:	b2da      	uxtb	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	3718      	adds	r7, #24
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	00010002 	.word	0x00010002

08007644 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b088      	sub	sp, #32
 8007648:	af02      	add	r7, sp, #8
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	4608      	mov	r0, r1
 800764e:	4611      	mov	r1, r2
 8007650:	461a      	mov	r2, r3
 8007652:	4603      	mov	r3, r0
 8007654:	817b      	strh	r3, [r7, #10]
 8007656:	460b      	mov	r3, r1
 8007658:	813b      	strh	r3, [r7, #8]
 800765a:	4613      	mov	r3, r2
 800765c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800766c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800767c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800767e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007680:	9300      	str	r3, [sp, #0]
 8007682:	6a3b      	ldr	r3, [r7, #32]
 8007684:	2200      	movs	r2, #0
 8007686:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800768a:	68f8      	ldr	r0, [r7, #12]
 800768c:	f000 f8c2 	bl	8007814 <I2C_WaitOnFlagUntilTimeout>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00d      	beq.n	80076b2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076a4:	d103      	bne.n	80076ae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80076ae:	2303      	movs	r3, #3
 80076b0:	e0aa      	b.n	8007808 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80076b2:	897b      	ldrh	r3, [r7, #10]
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	461a      	mov	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80076c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80076c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c4:	6a3a      	ldr	r2, [r7, #32]
 80076c6:	4952      	ldr	r1, [pc, #328]	@ (8007810 <I2C_RequestMemoryRead+0x1cc>)
 80076c8:	68f8      	ldr	r0, [r7, #12]
 80076ca:	f000 f91d 	bl	8007908 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80076ce:	4603      	mov	r3, r0
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d001      	beq.n	80076d8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	e097      	b.n	8007808 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076d8:	2300      	movs	r3, #0
 80076da:	617b      	str	r3, [r7, #20]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	695b      	ldr	r3, [r3, #20]
 80076e2:	617b      	str	r3, [r7, #20]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	617b      	str	r3, [r7, #20]
 80076ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f0:	6a39      	ldr	r1, [r7, #32]
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	f000 f9a8 	bl	8007a48 <I2C_WaitOnTXEFlagUntilTimeout>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00d      	beq.n	800771a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007702:	2b04      	cmp	r3, #4
 8007704:	d107      	bne.n	8007716 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007714:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007716:	2301      	movs	r3, #1
 8007718:	e076      	b.n	8007808 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800771a:	88fb      	ldrh	r3, [r7, #6]
 800771c:	2b01      	cmp	r3, #1
 800771e:	d105      	bne.n	800772c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007720:	893b      	ldrh	r3, [r7, #8]
 8007722:	b2da      	uxtb	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	611a      	str	r2, [r3, #16]
 800772a:	e021      	b.n	8007770 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800772c:	893b      	ldrh	r3, [r7, #8]
 800772e:	0a1b      	lsrs	r3, r3, #8
 8007730:	b29b      	uxth	r3, r3
 8007732:	b2da      	uxtb	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800773a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800773c:	6a39      	ldr	r1, [r7, #32]
 800773e:	68f8      	ldr	r0, [r7, #12]
 8007740:	f000 f982 	bl	8007a48 <I2C_WaitOnTXEFlagUntilTimeout>
 8007744:	4603      	mov	r3, r0
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00d      	beq.n	8007766 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800774e:	2b04      	cmp	r3, #4
 8007750:	d107      	bne.n	8007762 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007760:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e050      	b.n	8007808 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007766:	893b      	ldrh	r3, [r7, #8]
 8007768:	b2da      	uxtb	r2, r3
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007770:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007772:	6a39      	ldr	r1, [r7, #32]
 8007774:	68f8      	ldr	r0, [r7, #12]
 8007776:	f000 f967 	bl	8007a48 <I2C_WaitOnTXEFlagUntilTimeout>
 800777a:	4603      	mov	r3, r0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d00d      	beq.n	800779c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007784:	2b04      	cmp	r3, #4
 8007786:	d107      	bne.n	8007798 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007796:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007798:	2301      	movs	r3, #1
 800779a:	e035      	b.n	8007808 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077aa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80077ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ae:	9300      	str	r3, [sp, #0]
 80077b0:	6a3b      	ldr	r3, [r7, #32]
 80077b2:	2200      	movs	r2, #0
 80077b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80077b8:	68f8      	ldr	r0, [r7, #12]
 80077ba:	f000 f82b 	bl	8007814 <I2C_WaitOnFlagUntilTimeout>
 80077be:	4603      	mov	r3, r0
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d00d      	beq.n	80077e0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077d2:	d103      	bne.n	80077dc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80077da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80077dc:	2303      	movs	r3, #3
 80077de:	e013      	b.n	8007808 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80077e0:	897b      	ldrh	r3, [r7, #10]
 80077e2:	b2db      	uxtb	r3, r3
 80077e4:	f043 0301 	orr.w	r3, r3, #1
 80077e8:	b2da      	uxtb	r2, r3
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f2:	6a3a      	ldr	r2, [r7, #32]
 80077f4:	4906      	ldr	r1, [pc, #24]	@ (8007810 <I2C_RequestMemoryRead+0x1cc>)
 80077f6:	68f8      	ldr	r0, [r7, #12]
 80077f8:	f000 f886 	bl	8007908 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d001      	beq.n	8007806 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e000      	b.n	8007808 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	3718      	adds	r7, #24
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	00010002 	.word	0x00010002

08007814 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	603b      	str	r3, [r7, #0]
 8007820:	4613      	mov	r3, r2
 8007822:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007824:	e048      	b.n	80078b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800782c:	d044      	beq.n	80078b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800782e:	f7fc f909 	bl	8003a44 <HAL_GetTick>
 8007832:	4602      	mov	r2, r0
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	1ad3      	subs	r3, r2, r3
 8007838:	683a      	ldr	r2, [r7, #0]
 800783a:	429a      	cmp	r2, r3
 800783c:	d302      	bcc.n	8007844 <I2C_WaitOnFlagUntilTimeout+0x30>
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d139      	bne.n	80078b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	0c1b      	lsrs	r3, r3, #16
 8007848:	b2db      	uxtb	r3, r3
 800784a:	2b01      	cmp	r3, #1
 800784c:	d10d      	bne.n	800786a <I2C_WaitOnFlagUntilTimeout+0x56>
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	695b      	ldr	r3, [r3, #20]
 8007854:	43da      	mvns	r2, r3
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	4013      	ands	r3, r2
 800785a:	b29b      	uxth	r3, r3
 800785c:	2b00      	cmp	r3, #0
 800785e:	bf0c      	ite	eq
 8007860:	2301      	moveq	r3, #1
 8007862:	2300      	movne	r3, #0
 8007864:	b2db      	uxtb	r3, r3
 8007866:	461a      	mov	r2, r3
 8007868:	e00c      	b.n	8007884 <I2C_WaitOnFlagUntilTimeout+0x70>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	699b      	ldr	r3, [r3, #24]
 8007870:	43da      	mvns	r2, r3
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	4013      	ands	r3, r2
 8007876:	b29b      	uxth	r3, r3
 8007878:	2b00      	cmp	r3, #0
 800787a:	bf0c      	ite	eq
 800787c:	2301      	moveq	r3, #1
 800787e:	2300      	movne	r3, #0
 8007880:	b2db      	uxtb	r3, r3
 8007882:	461a      	mov	r2, r3
 8007884:	79fb      	ldrb	r3, [r7, #7]
 8007886:	429a      	cmp	r2, r3
 8007888:	d116      	bne.n	80078b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2220      	movs	r2, #32
 8007894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a4:	f043 0220 	orr.w	r2, r3, #32
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	e023      	b.n	8007900 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	0c1b      	lsrs	r3, r3, #16
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	2b01      	cmp	r3, #1
 80078c0:	d10d      	bne.n	80078de <I2C_WaitOnFlagUntilTimeout+0xca>
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	695b      	ldr	r3, [r3, #20]
 80078c8:	43da      	mvns	r2, r3
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	4013      	ands	r3, r2
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	bf0c      	ite	eq
 80078d4:	2301      	moveq	r3, #1
 80078d6:	2300      	movne	r3, #0
 80078d8:	b2db      	uxtb	r3, r3
 80078da:	461a      	mov	r2, r3
 80078dc:	e00c      	b.n	80078f8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	43da      	mvns	r2, r3
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	4013      	ands	r3, r2
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	bf0c      	ite	eq
 80078f0:	2301      	moveq	r3, #1
 80078f2:	2300      	movne	r3, #0
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	461a      	mov	r2, r3
 80078f8:	79fb      	ldrb	r3, [r7, #7]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d093      	beq.n	8007826 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078fe:	2300      	movs	r3, #0
}
 8007900:	4618      	mov	r0, r3
 8007902:	3710      	adds	r7, #16
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	60b9      	str	r1, [r7, #8]
 8007912:	607a      	str	r2, [r7, #4]
 8007914:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007916:	e071      	b.n	80079fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	695b      	ldr	r3, [r3, #20]
 800791e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007922:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007926:	d123      	bne.n	8007970 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	681a      	ldr	r2, [r3, #0]
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007936:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007940:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2220      	movs	r2, #32
 800794c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2200      	movs	r2, #0
 8007954:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800795c:	f043 0204 	orr.w	r2, r3, #4
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800796c:	2301      	movs	r3, #1
 800796e:	e067      	b.n	8007a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007976:	d041      	beq.n	80079fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007978:	f7fc f864 	bl	8003a44 <HAL_GetTick>
 800797c:	4602      	mov	r2, r0
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	1ad3      	subs	r3, r2, r3
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	429a      	cmp	r2, r3
 8007986:	d302      	bcc.n	800798e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d136      	bne.n	80079fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	0c1b      	lsrs	r3, r3, #16
 8007992:	b2db      	uxtb	r3, r3
 8007994:	2b01      	cmp	r3, #1
 8007996:	d10c      	bne.n	80079b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	695b      	ldr	r3, [r3, #20]
 800799e:	43da      	mvns	r2, r3
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	4013      	ands	r3, r2
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	bf14      	ite	ne
 80079aa:	2301      	movne	r3, #1
 80079ac:	2300      	moveq	r3, #0
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	e00b      	b.n	80079ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	699b      	ldr	r3, [r3, #24]
 80079b8:	43da      	mvns	r2, r3
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	4013      	ands	r3, r2
 80079be:	b29b      	uxth	r3, r3
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	bf14      	ite	ne
 80079c4:	2301      	movne	r3, #1
 80079c6:	2300      	moveq	r3, #0
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d016      	beq.n	80079fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2200      	movs	r2, #0
 80079d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2220      	movs	r2, #32
 80079d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079e8:	f043 0220 	orr.w	r2, r3, #32
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	e021      	b.n	8007a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	0c1b      	lsrs	r3, r3, #16
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d10c      	bne.n	8007a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	695b      	ldr	r3, [r3, #20]
 8007a0c:	43da      	mvns	r2, r3
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	4013      	ands	r3, r2
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	bf14      	ite	ne
 8007a18:	2301      	movne	r3, #1
 8007a1a:	2300      	moveq	r3, #0
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	e00b      	b.n	8007a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	699b      	ldr	r3, [r3, #24]
 8007a26:	43da      	mvns	r2, r3
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	4013      	ands	r3, r2
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	bf14      	ite	ne
 8007a32:	2301      	movne	r3, #1
 8007a34:	2300      	moveq	r3, #0
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f47f af6d 	bne.w	8007918 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3710      	adds	r7, #16
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	60b9      	str	r1, [r7, #8]
 8007a52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a54:	e034      	b.n	8007ac0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007a56:	68f8      	ldr	r0, [r7, #12]
 8007a58:	f000 f8e3 	bl	8007c22 <I2C_IsAcknowledgeFailed>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d001      	beq.n	8007a66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	e034      	b.n	8007ad0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a6c:	d028      	beq.n	8007ac0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a6e:	f7fb ffe9 	bl	8003a44 <HAL_GetTick>
 8007a72:	4602      	mov	r2, r0
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	1ad3      	subs	r3, r2, r3
 8007a78:	68ba      	ldr	r2, [r7, #8]
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d302      	bcc.n	8007a84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d11d      	bne.n	8007ac0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a8e:	2b80      	cmp	r3, #128	@ 0x80
 8007a90:	d016      	beq.n	8007ac0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2200      	movs	r2, #0
 8007a96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2220      	movs	r2, #32
 8007a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aac:	f043 0220 	orr.w	r2, r3, #32
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e007      	b.n	8007ad0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	695b      	ldr	r3, [r3, #20]
 8007ac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aca:	2b80      	cmp	r3, #128	@ 0x80
 8007acc:	d1c3      	bne.n	8007a56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3710      	adds	r7, #16
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	60f8      	str	r0, [r7, #12]
 8007ae0:	60b9      	str	r1, [r7, #8]
 8007ae2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007ae4:	e034      	b.n	8007b50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ae6:	68f8      	ldr	r0, [r7, #12]
 8007ae8:	f000 f89b 	bl	8007c22 <I2C_IsAcknowledgeFailed>
 8007aec:	4603      	mov	r3, r0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d001      	beq.n	8007af6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007af2:	2301      	movs	r3, #1
 8007af4:	e034      	b.n	8007b60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007afc:	d028      	beq.n	8007b50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007afe:	f7fb ffa1 	bl	8003a44 <HAL_GetTick>
 8007b02:	4602      	mov	r2, r0
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	1ad3      	subs	r3, r2, r3
 8007b08:	68ba      	ldr	r2, [r7, #8]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d302      	bcc.n	8007b14 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d11d      	bne.n	8007b50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	695b      	ldr	r3, [r3, #20]
 8007b1a:	f003 0304 	and.w	r3, r3, #4
 8007b1e:	2b04      	cmp	r3, #4
 8007b20:	d016      	beq.n	8007b50 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2200      	movs	r2, #0
 8007b26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2220      	movs	r2, #32
 8007b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2200      	movs	r2, #0
 8007b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b3c:	f043 0220 	orr.w	r2, r3, #32
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2200      	movs	r2, #0
 8007b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e007      	b.n	8007b60 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	695b      	ldr	r3, [r3, #20]
 8007b56:	f003 0304 	and.w	r3, r3, #4
 8007b5a:	2b04      	cmp	r3, #4
 8007b5c:	d1c3      	bne.n	8007ae6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3710      	adds	r7, #16
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007b74:	e049      	b.n	8007c0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	695b      	ldr	r3, [r3, #20]
 8007b7c:	f003 0310 	and.w	r3, r3, #16
 8007b80:	2b10      	cmp	r3, #16
 8007b82:	d119      	bne.n	8007bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f06f 0210 	mvn.w	r2, #16
 8007b8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2200      	movs	r2, #0
 8007b92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2220      	movs	r2, #32
 8007b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	e030      	b.n	8007c1a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bb8:	f7fb ff44 	bl	8003a44 <HAL_GetTick>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	1ad3      	subs	r3, r2, r3
 8007bc2:	68ba      	ldr	r2, [r7, #8]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d302      	bcc.n	8007bce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d11d      	bne.n	8007c0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	695b      	ldr	r3, [r3, #20]
 8007bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bd8:	2b40      	cmp	r3, #64	@ 0x40
 8007bda:	d016      	beq.n	8007c0a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2220      	movs	r2, #32
 8007be6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf6:	f043 0220 	orr.w	r2, r3, #32
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e007      	b.n	8007c1a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	695b      	ldr	r3, [r3, #20]
 8007c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c14:	2b40      	cmp	r3, #64	@ 0x40
 8007c16:	d1ae      	bne.n	8007b76 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007c18:	2300      	movs	r3, #0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3710      	adds	r7, #16
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b083      	sub	sp, #12
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	695b      	ldr	r3, [r3, #20]
 8007c30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c38:	d11b      	bne.n	8007c72 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007c42:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2220      	movs	r2, #32
 8007c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c5e:	f043 0204 	orr.w	r2, r3, #4
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e000      	b.n	8007c74 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b088      	sub	sp, #32
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d101      	bne.n	8007c92 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e128      	b.n	8007ee4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d109      	bne.n	8007cb2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	4a90      	ldr	r2, [pc, #576]	@ (8007eec <HAL_I2S_Init+0x26c>)
 8007caa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 f927 	bl	8007f00 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2202      	movs	r2, #2
 8007cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	69db      	ldr	r3, [r3, #28]
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	6812      	ldr	r2, [r2, #0]
 8007cc4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8007cc8:	f023 030f 	bic.w	r3, r3, #15
 8007ccc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2202      	movs	r2, #2
 8007cd4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	695b      	ldr	r3, [r3, #20]
 8007cda:	2b02      	cmp	r3, #2
 8007cdc:	d060      	beq.n	8007da0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d102      	bne.n	8007cec <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8007ce6:	2310      	movs	r3, #16
 8007ce8:	617b      	str	r3, [r7, #20]
 8007cea:	e001      	b.n	8007cf0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8007cec:	2320      	movs	r3, #32
 8007cee:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	2b20      	cmp	r3, #32
 8007cf6:	d802      	bhi.n	8007cfe <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	005b      	lsls	r3, r3, #1
 8007cfc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8007cfe:	2001      	movs	r0, #1
 8007d00:	f001 fed2 	bl	8009aa8 <HAL_RCCEx_GetPeriphCLKFreq>
 8007d04:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d0e:	d125      	bne.n	8007d5c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d010      	beq.n	8007d3a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d22:	4613      	mov	r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	4413      	add	r3, r2
 8007d28:	005b      	lsls	r3, r3, #1
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	695b      	ldr	r3, [r3, #20]
 8007d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d34:	3305      	adds	r3, #5
 8007d36:	613b      	str	r3, [r7, #16]
 8007d38:	e01f      	b.n	8007d7a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	00db      	lsls	r3, r3, #3
 8007d3e:	68fa      	ldr	r2, [r7, #12]
 8007d40:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d44:	4613      	mov	r3, r2
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	4413      	add	r3, r2
 8007d4a:	005b      	lsls	r3, r3, #1
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	695b      	ldr	r3, [r3, #20]
 8007d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d56:	3305      	adds	r3, #5
 8007d58:	613b      	str	r3, [r7, #16]
 8007d5a:	e00e      	b.n	8007d7a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007d5c:	68fa      	ldr	r2, [r7, #12]
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d64:	4613      	mov	r3, r2
 8007d66:	009b      	lsls	r3, r3, #2
 8007d68:	4413      	add	r3, r2
 8007d6a:	005b      	lsls	r3, r3, #1
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	695b      	ldr	r3, [r3, #20]
 8007d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d76:	3305      	adds	r3, #5
 8007d78:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	4a5c      	ldr	r2, [pc, #368]	@ (8007ef0 <HAL_I2S_Init+0x270>)
 8007d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d82:	08db      	lsrs	r3, r3, #3
 8007d84:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	f003 0301 	and.w	r3, r3, #1
 8007d8c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8007d8e:	693a      	ldr	r2, [r7, #16]
 8007d90:	69bb      	ldr	r3, [r7, #24]
 8007d92:	1ad3      	subs	r3, r2, r3
 8007d94:	085b      	lsrs	r3, r3, #1
 8007d96:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8007d98:	69bb      	ldr	r3, [r7, #24]
 8007d9a:	021b      	lsls	r3, r3, #8
 8007d9c:	61bb      	str	r3, [r7, #24]
 8007d9e:	e003      	b.n	8007da8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007da0:	2302      	movs	r3, #2
 8007da2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8007da4:	2300      	movs	r3, #0
 8007da6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d902      	bls.n	8007db4 <HAL_I2S_Init+0x134>
 8007dae:	69fb      	ldr	r3, [r7, #28]
 8007db0:	2bff      	cmp	r3, #255	@ 0xff
 8007db2:	d907      	bls.n	8007dc4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007db8:	f043 0210 	orr.w	r2, r3, #16
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e08f      	b.n	8007ee4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	691a      	ldr	r2, [r3, #16]
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	ea42 0103 	orr.w	r1, r2, r3
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	69fa      	ldr	r2, [r7, #28]
 8007dd4:	430a      	orrs	r2, r1
 8007dd6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	69db      	ldr	r3, [r3, #28]
 8007dde:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8007de2:	f023 030f 	bic.w	r3, r3, #15
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	6851      	ldr	r1, [r2, #4]
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	6892      	ldr	r2, [r2, #8]
 8007dee:	4311      	orrs	r1, r2
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	68d2      	ldr	r2, [r2, #12]
 8007df4:	4311      	orrs	r1, r2
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	6992      	ldr	r2, [r2, #24]
 8007dfa:	430a      	orrs	r2, r1
 8007dfc:	431a      	orrs	r2, r3
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e06:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6a1b      	ldr	r3, [r3, #32]
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d161      	bne.n	8007ed4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4a38      	ldr	r2, [pc, #224]	@ (8007ef4 <HAL_I2S_Init+0x274>)
 8007e14:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a37      	ldr	r2, [pc, #220]	@ (8007ef8 <HAL_I2S_Init+0x278>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d101      	bne.n	8007e24 <HAL_I2S_Init+0x1a4>
 8007e20:	4b36      	ldr	r3, [pc, #216]	@ (8007efc <HAL_I2S_Init+0x27c>)
 8007e22:	e001      	b.n	8007e28 <HAL_I2S_Init+0x1a8>
 8007e24:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007e28:	69db      	ldr	r3, [r3, #28]
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	6812      	ldr	r2, [r2, #0]
 8007e2e:	4932      	ldr	r1, [pc, #200]	@ (8007ef8 <HAL_I2S_Init+0x278>)
 8007e30:	428a      	cmp	r2, r1
 8007e32:	d101      	bne.n	8007e38 <HAL_I2S_Init+0x1b8>
 8007e34:	4a31      	ldr	r2, [pc, #196]	@ (8007efc <HAL_I2S_Init+0x27c>)
 8007e36:	e001      	b.n	8007e3c <HAL_I2S_Init+0x1bc>
 8007e38:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8007e3c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8007e40:	f023 030f 	bic.w	r3, r3, #15
 8007e44:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a2b      	ldr	r2, [pc, #172]	@ (8007ef8 <HAL_I2S_Init+0x278>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d101      	bne.n	8007e54 <HAL_I2S_Init+0x1d4>
 8007e50:	4b2a      	ldr	r3, [pc, #168]	@ (8007efc <HAL_I2S_Init+0x27c>)
 8007e52:	e001      	b.n	8007e58 <HAL_I2S_Init+0x1d8>
 8007e54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007e58:	2202      	movs	r2, #2
 8007e5a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a25      	ldr	r2, [pc, #148]	@ (8007ef8 <HAL_I2S_Init+0x278>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d101      	bne.n	8007e6a <HAL_I2S_Init+0x1ea>
 8007e66:	4b25      	ldr	r3, [pc, #148]	@ (8007efc <HAL_I2S_Init+0x27c>)
 8007e68:	e001      	b.n	8007e6e <HAL_I2S_Init+0x1ee>
 8007e6a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007e6e:	69db      	ldr	r3, [r3, #28]
 8007e70:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e7a:	d003      	beq.n	8007e84 <HAL_I2S_Init+0x204>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d103      	bne.n	8007e8c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8007e84:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007e88:	613b      	str	r3, [r7, #16]
 8007e8a:	e001      	b.n	8007e90 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	68db      	ldr	r3, [r3, #12]
 8007ea2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	699b      	ldr	r3, [r3, #24]
 8007eac:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	b29a      	uxth	r2, r3
 8007eb2:	897b      	ldrh	r3, [r7, #10]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007ebc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a0d      	ldr	r2, [pc, #52]	@ (8007ef8 <HAL_I2S_Init+0x278>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d101      	bne.n	8007ecc <HAL_I2S_Init+0x24c>
 8007ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8007efc <HAL_I2S_Init+0x27c>)
 8007eca:	e001      	b.n	8007ed0 <HAL_I2S_Init+0x250>
 8007ecc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007ed0:	897a      	ldrh	r2, [r7, #10]
 8007ed2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2201      	movs	r2, #1
 8007ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3720      	adds	r7, #32
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}
 8007eec:	0800894b 	.word	0x0800894b
 8007ef0:	cccccccd 	.word	0xcccccccd
 8007ef4:	08008ad1 	.word	0x08008ad1
 8007ef8:	40003800 	.word	0x40003800
 8007efc:	40003400 	.word	0x40003400

08007f00 <HAL_I2S_MspInit>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b083      	sub	sp, #12
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_MspInit could be implemented in the user file
   */
}
 8007f08:	bf00      	nop
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b086      	sub	sp, #24
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	4613      	mov	r3, r2
 8007f20:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d002      	beq.n	8007f2e <HAL_I2S_Transmit_DMA+0x1a>
 8007f28:	88fb      	ldrh	r3, [r7, #6]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d101      	bne.n	8007f32 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e08a      	b.n	8008048 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d001      	beq.n	8007f42 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8007f3e:	2302      	movs	r3, #2
 8007f40:	e082      	b.n	8008048 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d101      	bne.n	8007f52 <HAL_I2S_Transmit_DMA+0x3e>
 8007f4e:	2302      	movs	r3, #2
 8007f50:	e07a      	b.n	8008048 <HAL_I2S_Transmit_DMA+0x134>
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2201      	movs	r2, #1
 8007f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2203      	movs	r2, #3
 8007f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2200      	movs	r2, #0
 8007f66:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	68ba      	ldr	r2, [r7, #8]
 8007f6c:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	69db      	ldr	r3, [r3, #28]
 8007f74:	f003 0307 	and.w	r3, r3, #7
 8007f78:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	2b03      	cmp	r3, #3
 8007f7e:	d002      	beq.n	8007f86 <HAL_I2S_Transmit_DMA+0x72>
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	2b05      	cmp	r3, #5
 8007f84:	d10a      	bne.n	8007f9c <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8007f86:	88fb      	ldrh	r3, [r7, #6]
 8007f88:	005b      	lsls	r3, r3, #1
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8007f90:	88fb      	ldrh	r3, [r7, #6]
 8007f92:	005b      	lsls	r3, r3, #1
 8007f94:	b29a      	uxth	r2, r3
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007f9a:	e005      	b.n	8007fa8 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	88fa      	ldrh	r2, [r7, #6]
 8007fa0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	88fa      	ldrh	r2, [r7, #6]
 8007fa6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fac:	4a28      	ldr	r2, [pc, #160]	@ (8008050 <HAL_I2S_Transmit_DMA+0x13c>)
 8007fae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fb4:	4a27      	ldr	r2, [pc, #156]	@ (8008054 <HAL_I2S_Transmit_DMA+0x140>)
 8007fb6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fbc:	4a26      	ldr	r2, [pc, #152]	@ (8008058 <HAL_I2S_Transmit_DMA+0x144>)
 8007fbe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007fc8:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007fd0:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fd6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007fd8:	f7fb ff8e 	bl	8003ef8 <HAL_DMA_Start_IT>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00f      	beq.n	8008002 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fe6:	f043 0208 	orr.w	r2, r3, #8
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	e022      	b.n	8008048 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2200      	movs	r2, #0
 8008006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	f003 0302 	and.w	r3, r3, #2
 8008014:	2b00      	cmp	r3, #0
 8008016:	d107      	bne.n	8008028 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	685a      	ldr	r2, [r3, #4]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f042 0202 	orr.w	r2, r2, #2
 8008026:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	69db      	ldr	r3, [r3, #28]
 800802e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008032:	2b00      	cmp	r3, #0
 8008034:	d107      	bne.n	8008046 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	69da      	ldr	r2, [r3, #28]
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008044:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8008046:	2300      	movs	r3, #0
}
 8008048:	4618      	mov	r0, r3
 800804a:	3718      	adds	r7, #24
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}
 8008050:	080087cb 	.word	0x080087cb
 8008054:	08008789 	.word	0x08008789
 8008058:	08008845 	.word	0x08008845

0800805c <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b086      	sub	sp, #24
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	4613      	mov	r3, r2
 8008068:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d002      	beq.n	8008076 <HAL_I2S_Receive_DMA+0x1a>
 8008070:	88fb      	ldrh	r3, [r7, #6]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d101      	bne.n	800807a <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	e09d      	b.n	80081b6 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008080:	b2db      	uxtb	r3, r3
 8008082:	2b01      	cmp	r3, #1
 8008084:	d001      	beq.n	800808a <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8008086:	2302      	movs	r3, #2
 8008088:	e095      	b.n	80081b6 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008090:	b2db      	uxtb	r3, r3
 8008092:	2b01      	cmp	r3, #1
 8008094:	d101      	bne.n	800809a <HAL_I2S_Receive_DMA+0x3e>
 8008096:	2302      	movs	r3, #2
 8008098:	e08d      	b.n	80081b6 <HAL_I2S_Receive_DMA+0x15a>
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2201      	movs	r2, #1
 800809e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2204      	movs	r2, #4
 80080a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	68ba      	ldr	r2, [r7, #8]
 80080b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	69db      	ldr	r3, [r3, #28]
 80080bc:	f003 0307 	and.w	r3, r3, #7
 80080c0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	2b03      	cmp	r3, #3
 80080c6:	d002      	beq.n	80080ce <HAL_I2S_Receive_DMA+0x72>
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	2b05      	cmp	r3, #5
 80080cc:	d10a      	bne.n	80080e4 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 80080ce:	88fb      	ldrh	r3, [r7, #6]
 80080d0:	005b      	lsls	r3, r3, #1
 80080d2:	b29a      	uxth	r2, r3
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 80080d8:	88fb      	ldrh	r3, [r7, #6]
 80080da:	005b      	lsls	r3, r3, #1
 80080dc:	b29a      	uxth	r2, r3
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	865a      	strh	r2, [r3, #50]	@ 0x32
 80080e2:	e005      	b.n	80080f0 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	88fa      	ldrh	r2, [r7, #6]
 80080e8:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	88fa      	ldrh	r2, [r7, #6]
 80080ee:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080f4:	4a32      	ldr	r2, [pc, #200]	@ (80081c0 <HAL_I2S_Receive_DMA+0x164>)
 80080f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080fc:	4a31      	ldr	r2, [pc, #196]	@ (80081c4 <HAL_I2S_Receive_DMA+0x168>)
 80080fe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008104:	4a30      	ldr	r2, [pc, #192]	@ (80081c8 <HAL_I2S_Receive_DMA+0x16c>)
 8008106:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	69db      	ldr	r3, [r3, #28]
 800810e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008112:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008116:	d10a      	bne.n	800812e <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008118:	2300      	movs	r3, #0
 800811a:	613b      	str	r3, [r7, #16]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	613b      	str	r3, [r7, #16]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	613b      	str	r3, [r7, #16]
 800812c:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	330c      	adds	r3, #12
 8008138:	4619      	mov	r1, r3
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800813e:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8008144:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8008146:	f7fb fed7 	bl	8003ef8 <HAL_DMA_Start_IT>
 800814a:	4603      	mov	r3, r0
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00f      	beq.n	8008170 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008154:	f043 0208 	orr.w	r2, r3, #8
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2200      	movs	r2, #0
 8008168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800816c:	2301      	movs	r3, #1
 800816e:	e022      	b.n	80081b6 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2200      	movs	r2, #0
 8008174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	f003 0301 	and.w	r3, r3, #1
 8008182:	2b00      	cmp	r3, #0
 8008184:	d107      	bne.n	8008196 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	685a      	ldr	r2, [r3, #4]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f042 0201 	orr.w	r2, r2, #1
 8008194:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	69db      	ldr	r3, [r3, #28]
 800819c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d107      	bne.n	80081b4 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	69da      	ldr	r2, [r3, #28]
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80081b2:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3718      	adds	r7, #24
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop
 80081c0:	08008829 	.word	0x08008829
 80081c4:	080087e7 	.word	0x080087e7
 80081c8:	08008845 	.word	0x08008845

080081cc <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d101      	bne.n	80081e4 <HAL_I2S_DMAPause+0x18>
 80081e0:	2302      	movs	r3, #2
 80081e2:	e04a      	b.n	800827a <HAL_I2S_DMAPause+0xae>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081f2:	b2db      	uxtb	r3, r3
 80081f4:	2b03      	cmp	r3, #3
 80081f6:	d108      	bne.n	800820a <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	685a      	ldr	r2, [r3, #4]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f022 0202 	bic.w	r2, r2, #2
 8008206:	605a      	str	r2, [r3, #4]
 8008208:	e032      	b.n	8008270 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008210:	b2db      	uxtb	r3, r3
 8008212:	2b04      	cmp	r3, #4
 8008214:	d108      	bne.n	8008228 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	685a      	ldr	r2, [r3, #4]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f022 0201 	bic.w	r2, r2, #1
 8008224:	605a      	str	r2, [r3, #4]
 8008226:	e023      	b.n	8008270 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800822e:	b2db      	uxtb	r3, r3
 8008230:	2b05      	cmp	r3, #5
 8008232:	d11d      	bne.n	8008270 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	685a      	ldr	r2, [r3, #4]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f022 0203 	bic.w	r2, r2, #3
 8008242:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a0f      	ldr	r2, [pc, #60]	@ (8008288 <HAL_I2S_DMAPause+0xbc>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d101      	bne.n	8008252 <HAL_I2S_DMAPause+0x86>
 800824e:	4b0f      	ldr	r3, [pc, #60]	@ (800828c <HAL_I2S_DMAPause+0xc0>)
 8008250:	e001      	b.n	8008256 <HAL_I2S_DMAPause+0x8a>
 8008252:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008256:	685a      	ldr	r2, [r3, #4]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	490a      	ldr	r1, [pc, #40]	@ (8008288 <HAL_I2S_DMAPause+0xbc>)
 800825e:	428b      	cmp	r3, r1
 8008260:	d101      	bne.n	8008266 <HAL_I2S_DMAPause+0x9a>
 8008262:	4b0a      	ldr	r3, [pc, #40]	@ (800828c <HAL_I2S_DMAPause+0xc0>)
 8008264:	e001      	b.n	800826a <HAL_I2S_DMAPause+0x9e>
 8008266:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800826a:	f022 0203 	bic.w	r2, r2, #3
 800826e:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2200      	movs	r2, #0
 8008274:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008278:	2300      	movs	r3, #0
}
 800827a:	4618      	mov	r0, r3
 800827c:	370c      	adds	r7, #12
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr
 8008286:	bf00      	nop
 8008288:	40003800 	.word	0x40003800
 800828c:	40003400 	.word	0x40003400

08008290 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 8008290:	b480      	push	{r7}
 8008292:	b083      	sub	sp, #12
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	d101      	bne.n	80082a8 <HAL_I2S_DMAResume+0x18>
 80082a4:	2302      	movs	r3, #2
 80082a6:	e07d      	b.n	80083a4 <HAL_I2S_DMAResume+0x114>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082b6:	b2db      	uxtb	r3, r3
 80082b8:	2b03      	cmp	r3, #3
 80082ba:	d108      	bne.n	80082ce <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	685a      	ldr	r2, [r3, #4]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f042 0202 	orr.w	r2, r2, #2
 80082ca:	605a      	str	r2, [r3, #4]
 80082cc:	e056      	b.n	800837c <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082d4:	b2db      	uxtb	r3, r3
 80082d6:	2b04      	cmp	r3, #4
 80082d8:	d108      	bne.n	80082ec <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	685a      	ldr	r2, [r3, #4]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f042 0201 	orr.w	r2, r2, #1
 80082e8:	605a      	str	r2, [r3, #4]
 80082ea:	e047      	b.n	800837c <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082f2:	b2db      	uxtb	r3, r3
 80082f4:	2b05      	cmp	r3, #5
 80082f6:	d141      	bne.n	800837c <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	685a      	ldr	r2, [r3, #4]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f042 0203 	orr.w	r2, r2, #3
 8008306:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4a28      	ldr	r2, [pc, #160]	@ (80083b0 <HAL_I2S_DMAResume+0x120>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d101      	bne.n	8008316 <HAL_I2S_DMAResume+0x86>
 8008312:	4b28      	ldr	r3, [pc, #160]	@ (80083b4 <HAL_I2S_DMAResume+0x124>)
 8008314:	e001      	b.n	800831a <HAL_I2S_DMAResume+0x8a>
 8008316:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800831a:	685a      	ldr	r2, [r3, #4]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4923      	ldr	r1, [pc, #140]	@ (80083b0 <HAL_I2S_DMAResume+0x120>)
 8008322:	428b      	cmp	r3, r1
 8008324:	d101      	bne.n	800832a <HAL_I2S_DMAResume+0x9a>
 8008326:	4b23      	ldr	r3, [pc, #140]	@ (80083b4 <HAL_I2S_DMAResume+0x124>)
 8008328:	e001      	b.n	800832e <HAL_I2S_DMAResume+0x9e>
 800832a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800832e:	f042 0203 	orr.w	r2, r2, #3
 8008332:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a1d      	ldr	r2, [pc, #116]	@ (80083b0 <HAL_I2S_DMAResume+0x120>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d101      	bne.n	8008342 <HAL_I2S_DMAResume+0xb2>
 800833e:	4b1d      	ldr	r3, [pc, #116]	@ (80083b4 <HAL_I2S_DMAResume+0x124>)
 8008340:	e001      	b.n	8008346 <HAL_I2S_DMAResume+0xb6>
 8008342:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008346:	69db      	ldr	r3, [r3, #28]
 8008348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800834c:	2b00      	cmp	r3, #0
 800834e:	d115      	bne.n	800837c <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a16      	ldr	r2, [pc, #88]	@ (80083b0 <HAL_I2S_DMAResume+0x120>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d101      	bne.n	800835e <HAL_I2S_DMAResume+0xce>
 800835a:	4b16      	ldr	r3, [pc, #88]	@ (80083b4 <HAL_I2S_DMAResume+0x124>)
 800835c:	e001      	b.n	8008362 <HAL_I2S_DMAResume+0xd2>
 800835e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008362:	69da      	ldr	r2, [r3, #28]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4911      	ldr	r1, [pc, #68]	@ (80083b0 <HAL_I2S_DMAResume+0x120>)
 800836a:	428b      	cmp	r3, r1
 800836c:	d101      	bne.n	8008372 <HAL_I2S_DMAResume+0xe2>
 800836e:	4b11      	ldr	r3, [pc, #68]	@ (80083b4 <HAL_I2S_DMAResume+0x124>)
 8008370:	e001      	b.n	8008376 <HAL_I2S_DMAResume+0xe6>
 8008372:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008376:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800837a:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	69db      	ldr	r3, [r3, #28]
 8008382:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008386:	2b00      	cmp	r3, #0
 8008388:	d107      	bne.n	800839a <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	69da      	ldr	r2, [r3, #28]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008398:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80083a2:	2300      	movs	r3, #0
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	370c      	adds	r7, #12
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr
 80083b0:	40003800 	.word	0x40003800
 80083b4:	40003400 	.word	0x40003400

080083b8 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b088      	sub	sp, #32
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80083c0:	2300      	movs	r3, #0
 80083c2:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083cc:	d004      	beq.n	80083d8 <HAL_I2S_DMAStop+0x20>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f040 80d1 	bne.w	800857a <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d00f      	beq.n	8008400 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083e4:	4618      	mov	r0, r3
 80083e6:	f7fb fddf 	bl	8003fa8 <HAL_DMA_Abort>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d007      	beq.n	8008400 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083f4:	f043 0208 	orr.w	r2, r3, #8
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8008400:	2364      	movs	r3, #100	@ 0x64
 8008402:	2201      	movs	r2, #1
 8008404:	2102      	movs	r1, #2
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 fb29 	bl	8008a5e <I2S_WaitFlagStateUntilTimeout>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00b      	beq.n	800842a <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008416:	f043 0201 	orr.w	r2, r3, #1
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2201      	movs	r2, #1
 8008422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8008426:	2301      	movs	r3, #1
 8008428:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800842a:	2364      	movs	r3, #100	@ 0x64
 800842c:	2200      	movs	r2, #0
 800842e:	2180      	movs	r1, #128	@ 0x80
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 fb14 	bl	8008a5e <I2S_WaitFlagStateUntilTimeout>
 8008436:	4603      	mov	r3, r0
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00b      	beq.n	8008454 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008440:	f043 0201 	orr.w	r2, r3, #1
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	69da      	ldr	r2, [r3, #28]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008462:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008464:	2300      	movs	r3, #0
 8008466:	617b      	str	r3, [r7, #20]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	617b      	str	r3, [r7, #20]
 8008470:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	685a      	ldr	r2, [r3, #4]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f022 0202 	bic.w	r2, r2, #2
 8008480:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008488:	b2db      	uxtb	r3, r3
 800848a:	2b05      	cmp	r3, #5
 800848c:	f040 8165 	bne.w	800875a <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008494:	2b00      	cmp	r3, #0
 8008496:	d00f      	beq.n	80084b8 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800849c:	4618      	mov	r0, r3
 800849e:	f7fb fd83 	bl	8003fa8 <HAL_DMA_Abort>
 80084a2:	4603      	mov	r3, r0
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d007      	beq.n	80084b8 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084ac:	f043 0208 	orr.w	r2, r3, #8
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80084b4:	2301      	movs	r3, #1
 80084b6:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a8a      	ldr	r2, [pc, #552]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d101      	bne.n	80084c6 <HAL_I2S_DMAStop+0x10e>
 80084c2:	4b8a      	ldr	r3, [pc, #552]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 80084c4:	e001      	b.n	80084ca <HAL_I2S_DMAStop+0x112>
 80084c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80084ca:	69da      	ldr	r2, [r3, #28]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4985      	ldr	r1, [pc, #532]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 80084d2:	428b      	cmp	r3, r1
 80084d4:	d101      	bne.n	80084da <HAL_I2S_DMAStop+0x122>
 80084d6:	4b85      	ldr	r3, [pc, #532]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 80084d8:	e001      	b.n	80084de <HAL_I2S_DMAStop+0x126>
 80084da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80084de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084e2:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 80084e4:	2300      	movs	r3, #0
 80084e6:	613b      	str	r3, [r7, #16]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a7e      	ldr	r2, [pc, #504]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d101      	bne.n	80084f6 <HAL_I2S_DMAStop+0x13e>
 80084f2:	4b7e      	ldr	r3, [pc, #504]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 80084f4:	e001      	b.n	80084fa <HAL_I2S_DMAStop+0x142>
 80084f6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	613b      	str	r3, [r7, #16]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a79      	ldr	r2, [pc, #484]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d101      	bne.n	800850c <HAL_I2S_DMAStop+0x154>
 8008508:	4b78      	ldr	r3, [pc, #480]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 800850a:	e001      	b.n	8008510 <HAL_I2S_DMAStop+0x158>
 800850c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008510:	689b      	ldr	r3, [r3, #8]
 8008512:	613b      	str	r3, [r7, #16]
 8008514:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a73      	ldr	r2, [pc, #460]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d101      	bne.n	8008524 <HAL_I2S_DMAStop+0x16c>
 8008520:	4b72      	ldr	r3, [pc, #456]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 8008522:	e001      	b.n	8008528 <HAL_I2S_DMAStop+0x170>
 8008524:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008528:	685a      	ldr	r2, [r3, #4]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	496e      	ldr	r1, [pc, #440]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 8008530:	428b      	cmp	r3, r1
 8008532:	d101      	bne.n	8008538 <HAL_I2S_DMAStop+0x180>
 8008534:	4b6d      	ldr	r3, [pc, #436]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 8008536:	e001      	b.n	800853c <HAL_I2S_DMAStop+0x184>
 8008538:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800853c:	f022 0201 	bic.w	r2, r2, #1
 8008540:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d10c      	bne.n	8008564 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800854e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2201      	movs	r2, #1
 800855a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008562:	e0fa      	b.n	800875a <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a5f      	ldr	r2, [pc, #380]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d101      	bne.n	8008572 <HAL_I2S_DMAStop+0x1ba>
 800856e:	4b5f      	ldr	r3, [pc, #380]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 8008570:	e001      	b.n	8008576 <HAL_I2S_DMAStop+0x1be>
 8008572:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008576:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008578:	e0ef      	b.n	800875a <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008582:	d005      	beq.n	8008590 <HAL_I2S_DMAStop+0x1d8>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800858c:	f040 80e5 	bne.w	800875a <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008594:	2b00      	cmp	r3, #0
 8008596:	d00f      	beq.n	80085b8 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800859c:	4618      	mov	r0, r3
 800859e:	f7fb fd03 	bl	8003fa8 <HAL_DMA_Abort>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d007      	beq.n	80085b8 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ac:	f043 0208 	orr.w	r2, r3, #8
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80085b4:	2301      	movs	r3, #1
 80085b6:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b05      	cmp	r3, #5
 80085c2:	f040 809a 	bne.w	80086fa <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d00f      	beq.n	80085ee <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7fb fce8 	bl	8003fa8 <HAL_DMA_Abort>
 80085d8:	4603      	mov	r3, r0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d007      	beq.n	80085ee <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085e2:	f043 0208 	orr.w	r2, r3, #8
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 80085ee:	f7fb fa29 	bl	8003a44 <HAL_GetTick>
 80085f2:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80085f4:	e012      	b.n	800861c <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80085f6:	f7fb fa25 	bl	8003a44 <HAL_GetTick>
 80085fa:	4602      	mov	r2, r0
 80085fc:	69bb      	ldr	r3, [r7, #24]
 80085fe:	1ad3      	subs	r3, r2, r3
 8008600:	2b64      	cmp	r3, #100	@ 0x64
 8008602:	d90b      	bls.n	800861c <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008608:	f043 0201 	orr.w	r2, r3, #1
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8008618:	2301      	movs	r3, #1
 800861a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a31      	ldr	r2, [pc, #196]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d101      	bne.n	800862a <HAL_I2S_DMAStop+0x272>
 8008626:	4b31      	ldr	r3, [pc, #196]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 8008628:	e001      	b.n	800862e <HAL_I2S_DMAStop+0x276>
 800862a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	f003 0302 	and.w	r3, r3, #2
 8008634:	2b02      	cmp	r3, #2
 8008636:	d1de      	bne.n	80085f6 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008638:	e012      	b.n	8008660 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800863a:	f7fb fa03 	bl	8003a44 <HAL_GetTick>
 800863e:	4602      	mov	r2, r0
 8008640:	69bb      	ldr	r3, [r7, #24]
 8008642:	1ad3      	subs	r3, r2, r3
 8008644:	2b64      	cmp	r3, #100	@ 0x64
 8008646:	d90b      	bls.n	8008660 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800864c:	f043 0201 	orr.w	r2, r3, #1
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 800865c:	2301      	movs	r3, #1
 800865e:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a20      	ldr	r2, [pc, #128]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d101      	bne.n	800866e <HAL_I2S_DMAStop+0x2b6>
 800866a:	4b20      	ldr	r3, [pc, #128]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 800866c:	e001      	b.n	8008672 <HAL_I2S_DMAStop+0x2ba>
 800866e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008678:	2b80      	cmp	r3, #128	@ 0x80
 800867a:	d0de      	beq.n	800863a <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a19      	ldr	r2, [pc, #100]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d101      	bne.n	800868a <HAL_I2S_DMAStop+0x2d2>
 8008686:	4b19      	ldr	r3, [pc, #100]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 8008688:	e001      	b.n	800868e <HAL_I2S_DMAStop+0x2d6>
 800868a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800868e:	69da      	ldr	r2, [r3, #28]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4914      	ldr	r1, [pc, #80]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 8008696:	428b      	cmp	r3, r1
 8008698:	d101      	bne.n	800869e <HAL_I2S_DMAStop+0x2e6>
 800869a:	4b14      	ldr	r3, [pc, #80]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 800869c:	e001      	b.n	80086a2 <HAL_I2S_DMAStop+0x2ea>
 800869e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80086a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80086a6:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80086a8:	2300      	movs	r3, #0
 80086aa:	60fb      	str	r3, [r7, #12]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a0d      	ldr	r2, [pc, #52]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d101      	bne.n	80086ba <HAL_I2S_DMAStop+0x302>
 80086b6:	4b0d      	ldr	r3, [pc, #52]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 80086b8:	e001      	b.n	80086be <HAL_I2S_DMAStop+0x306>
 80086ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	60fb      	str	r3, [r7, #12]
 80086c2:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a07      	ldr	r2, [pc, #28]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d101      	bne.n	80086d2 <HAL_I2S_DMAStop+0x31a>
 80086ce:	4b07      	ldr	r3, [pc, #28]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 80086d0:	e001      	b.n	80086d6 <HAL_I2S_DMAStop+0x31e>
 80086d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80086d6:	685a      	ldr	r2, [r3, #4]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4902      	ldr	r1, [pc, #8]	@ (80086e8 <HAL_I2S_DMAStop+0x330>)
 80086de:	428b      	cmp	r3, r1
 80086e0:	d106      	bne.n	80086f0 <HAL_I2S_DMAStop+0x338>
 80086e2:	4b02      	ldr	r3, [pc, #8]	@ (80086ec <HAL_I2S_DMAStop+0x334>)
 80086e4:	e006      	b.n	80086f4 <HAL_I2S_DMAStop+0x33c>
 80086e6:	bf00      	nop
 80086e8:	40003800 	.word	0x40003800
 80086ec:	40003400 	.word	0x40003400
 80086f0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80086f4:	f022 0202 	bic.w	r2, r2, #2
 80086f8:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	69da      	ldr	r2, [r3, #28]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008708:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800870a:	2300      	movs	r3, #0
 800870c:	60bb      	str	r3, [r7, #8]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	68db      	ldr	r3, [r3, #12]
 8008714:	60bb      	str	r3, [r7, #8]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	60bb      	str	r3, [r7, #8]
 800871e:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	685a      	ldr	r2, [r3, #4]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f022 0201 	bic.w	r2, r2, #1
 800872e:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008738:	d10c      	bne.n	8008754 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800873e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2201      	movs	r2, #1
 800874a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 800874e:	2301      	movs	r3, #1
 8008750:	77fb      	strb	r3, [r7, #31]
 8008752:	e002      	b.n	800875a <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2201      	movs	r2, #1
 800875e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 8008762:	7ffb      	ldrb	r3, [r7, #31]
}
 8008764:	4618      	mov	r0, r3
 8008766:	3720      	adds	r7, #32
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 800876c:	b480      	push	{r7}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800877a:	b2db      	uxtb	r3, r3
}
 800877c:	4618      	mov	r0, r3
 800877e:	370c      	adds	r7, #12
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b084      	sub	sp, #16
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008794:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	69db      	ldr	r3, [r3, #28]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d10e      	bne.n	80087bc <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	685a      	ldr	r2, [r3, #4]
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f022 0202 	bic.w	r2, r2, #2
 80087ac:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2200      	movs	r2, #0
 80087b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	2201      	movs	r2, #1
 80087b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80087bc:	68f8      	ldr	r0, [r7, #12]
 80087be:	f7fa fc81 	bl	80030c4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80087c2:	bf00      	nop
 80087c4:	3710      	adds	r7, #16
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}

080087ca <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80087ca:	b580      	push	{r7, lr}
 80087cc:	b084      	sub	sp, #16
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087d6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80087d8:	68f8      	ldr	r0, [r7, #12]
 80087da:	f7fa fc85 	bl	80030e8 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80087de:	bf00      	nop
 80087e0:	3710      	adds	r7, #16
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}

080087e6 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80087e6:	b580      	push	{r7, lr}
 80087e8:	b084      	sub	sp, #16
 80087ea:	af00      	add	r7, sp, #0
 80087ec:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087f2:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	69db      	ldr	r3, [r3, #28]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d10e      	bne.n	800881a <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	685a      	ldr	r2, [r3, #4]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f022 0201 	bic.w	r2, r2, #1
 800880a:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	2200      	movs	r2, #0
 8008810:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2201      	movs	r2, #1
 8008816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 800881a:	68f8      	ldr	r0, [r7, #12]
 800881c:	f7fa fe90 	bl	8003540 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008820:	bf00      	nop
 8008822:	3710      	adds	r7, #16
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008834:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8008836:	68f8      	ldr	r0, [r7, #12]
 8008838:	f7fa fe8c 	bl	8003554 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800883c:	bf00      	nop
 800883e:	3710      	adds	r7, #16
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008850:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	685a      	ldr	r2, [r3, #4]
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f022 0203 	bic.w	r2, r2, #3
 8008860:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2200      	movs	r2, #0
 8008866:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2200      	movs	r2, #0
 800886c:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2201      	movs	r2, #1
 8008872:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800887a:	f043 0208 	orr.w	r2, r3, #8
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8008882:	68f8      	ldr	r0, [r7, #12]
 8008884:	f7fb f826 	bl	80038d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008888:	bf00      	nop
 800888a:	3710      	adds	r7, #16
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}

08008890 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b082      	sub	sp, #8
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800889c:	881a      	ldrh	r2, [r3, #0]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088a8:	1c9a      	adds	r2, r3, #2
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	3b01      	subs	r3, #1
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80088c0:	b29b      	uxth	r3, r3
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d10e      	bne.n	80088e4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	685a      	ldr	r2, [r3, #4]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80088d4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2201      	movs	r2, #1
 80088da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f7fa fbf0 	bl	80030c4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80088e4:	bf00      	nop
 80088e6:	3708      	adds	r7, #8
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bd80      	pop	{r7, pc}

080088ec <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b082      	sub	sp, #8
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	68da      	ldr	r2, [r3, #12]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088fe:	b292      	uxth	r2, r2
 8008900:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008906:	1c9a      	adds	r2, r3, #2
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008910:	b29b      	uxth	r3, r3
 8008912:	3b01      	subs	r3, #1
 8008914:	b29a      	uxth	r2, r3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800891e:	b29b      	uxth	r3, r3
 8008920:	2b00      	cmp	r3, #0
 8008922:	d10e      	bne.n	8008942 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	685a      	ldr	r2, [r3, #4]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008932:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f7fa fdff 	bl	8003540 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008942:	bf00      	nop
 8008944:	3708      	adds	r7, #8
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}

0800894a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800894a:	b580      	push	{r7, lr}
 800894c:	b086      	sub	sp, #24
 800894e:	af00      	add	r7, sp, #0
 8008950:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008960:	b2db      	uxtb	r3, r3
 8008962:	2b04      	cmp	r3, #4
 8008964:	d13a      	bne.n	80089dc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	f003 0301 	and.w	r3, r3, #1
 800896c:	2b01      	cmp	r3, #1
 800896e:	d109      	bne.n	8008984 <I2S_IRQHandler+0x3a>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800897a:	2b40      	cmp	r3, #64	@ 0x40
 800897c:	d102      	bne.n	8008984 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f7ff ffb4 	bl	80088ec <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800898a:	2b40      	cmp	r3, #64	@ 0x40
 800898c:	d126      	bne.n	80089dc <I2S_IRQHandler+0x92>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	f003 0320 	and.w	r3, r3, #32
 8008998:	2b20      	cmp	r3, #32
 800899a:	d11f      	bne.n	80089dc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	685a      	ldr	r2, [r3, #4]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80089aa:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80089ac:	2300      	movs	r3, #0
 80089ae:	613b      	str	r3, [r7, #16]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	613b      	str	r3, [r7, #16]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	613b      	str	r3, [r7, #16]
 80089c0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2201      	movs	r2, #1
 80089c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089ce:	f043 0202 	orr.w	r2, r3, #2
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f7fa ff7c 	bl	80038d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089e2:	b2db      	uxtb	r3, r3
 80089e4:	2b03      	cmp	r3, #3
 80089e6:	d136      	bne.n	8008a56 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	f003 0302 	and.w	r3, r3, #2
 80089ee:	2b02      	cmp	r3, #2
 80089f0:	d109      	bne.n	8008a06 <I2S_IRQHandler+0xbc>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089fc:	2b80      	cmp	r3, #128	@ 0x80
 80089fe:	d102      	bne.n	8008a06 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f7ff ff45 	bl	8008890 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	f003 0308 	and.w	r3, r3, #8
 8008a0c:	2b08      	cmp	r3, #8
 8008a0e:	d122      	bne.n	8008a56 <I2S_IRQHandler+0x10c>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	f003 0320 	and.w	r3, r3, #32
 8008a1a:	2b20      	cmp	r3, #32
 8008a1c:	d11b      	bne.n	8008a56 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008a2c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008a2e:	2300      	movs	r3, #0
 8008a30:	60fb      	str	r3, [r7, #12]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	689b      	ldr	r3, [r3, #8]
 8008a38:	60fb      	str	r3, [r7, #12]
 8008a3a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a48:	f043 0204 	orr.w	r2, r3, #4
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f7fa ff3f 	bl	80038d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008a56:	bf00      	nop
 8008a58:	3718      	adds	r7, #24
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}

08008a5e <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8008a5e:	b580      	push	{r7, lr}
 8008a60:	b086      	sub	sp, #24
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	60f8      	str	r0, [r7, #12]
 8008a66:	60b9      	str	r1, [r7, #8]
 8008a68:	603b      	str	r3, [r7, #0]
 8008a6a:	4613      	mov	r3, r2
 8008a6c:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8008a6e:	f7fa ffe9 	bl	8003a44 <HAL_GetTick>
 8008a72:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8008a74:	e018      	b.n	8008aa8 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a7c:	d014      	beq.n	8008aa8 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8008a7e:	f7fa ffe1 	bl	8003a44 <HAL_GetTick>
 8008a82:	4602      	mov	r2, r0
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	1ad3      	subs	r3, r2, r3
 8008a88:	683a      	ldr	r2, [r7, #0]
 8008a8a:	429a      	cmp	r2, r3
 8008a8c:	d902      	bls.n	8008a94 <I2S_WaitFlagStateUntilTimeout+0x36>
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d109      	bne.n	8008aa8 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8008aa4:	2303      	movs	r3, #3
 8008aa6:	e00f      	b.n	8008ac8 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	689a      	ldr	r2, [r3, #8]
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	4013      	ands	r3, r2
 8008ab2:	68ba      	ldr	r2, [r7, #8]
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	bf0c      	ite	eq
 8008ab8:	2301      	moveq	r3, #1
 8008aba:	2300      	movne	r3, #0
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	461a      	mov	r2, r3
 8008ac0:	79fb      	ldrb	r3, [r7, #7]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d1d7      	bne.n	8008a76 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8008ac6:	2300      	movs	r3, #0
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3718      	adds	r7, #24
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b088      	sub	sp, #32
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	4a92      	ldr	r2, [pc, #584]	@ (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d101      	bne.n	8008aee <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8008aea:	4b92      	ldr	r3, [pc, #584]	@ (8008d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008aec:	e001      	b.n	8008af2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8008aee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	4a8b      	ldr	r2, [pc, #556]	@ (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008b04:	4293      	cmp	r3, r2
 8008b06:	d101      	bne.n	8008b0c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8008b08:	4b8a      	ldr	r3, [pc, #552]	@ (8008d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008b0a:	e001      	b.n	8008b10 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8008b0c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008b10:	685b      	ldr	r3, [r3, #4]
 8008b12:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b1c:	d004      	beq.n	8008b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	f040 8099 	bne.w	8008c5a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8008b28:	69fb      	ldr	r3, [r7, #28]
 8008b2a:	f003 0302 	and.w	r3, r3, #2
 8008b2e:	2b02      	cmp	r3, #2
 8008b30:	d107      	bne.n	8008b42 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d002      	beq.n	8008b42 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 f925 	bl	8008d8c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8008b42:	69bb      	ldr	r3, [r7, #24]
 8008b44:	f003 0301 	and.w	r3, r3, #1
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d107      	bne.n	8008b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d002      	beq.n	8008b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 f9c8 	bl	8008eec <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b62:	2b40      	cmp	r3, #64	@ 0x40
 8008b64:	d13a      	bne.n	8008bdc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	f003 0320 	and.w	r3, r3, #32
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d035      	beq.n	8008bdc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a6e      	ldr	r2, [pc, #440]	@ (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d101      	bne.n	8008b7e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8008b7a:	4b6e      	ldr	r3, [pc, #440]	@ (8008d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008b7c:	e001      	b.n	8008b82 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8008b7e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008b82:	685a      	ldr	r2, [r3, #4]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4969      	ldr	r1, [pc, #420]	@ (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008b8a:	428b      	cmp	r3, r1
 8008b8c:	d101      	bne.n	8008b92 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8008b8e:	4b69      	ldr	r3, [pc, #420]	@ (8008d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008b90:	e001      	b.n	8008b96 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8008b92:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008b96:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008b9a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	685a      	ldr	r2, [r3, #4]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008baa:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008bac:	2300      	movs	r3, #0
 8008bae:	60fb      	str	r3, [r7, #12]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	60fb      	str	r3, [r7, #12]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	60fb      	str	r3, [r7, #12]
 8008bc0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bce:	f043 0202 	orr.w	r2, r3, #2
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f7fa fe7c 	bl	80038d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	f003 0308 	and.w	r3, r3, #8
 8008be2:	2b08      	cmp	r3, #8
 8008be4:	f040 80c3 	bne.w	8008d6e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	f003 0320 	and.w	r3, r3, #32
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	f000 80bd 	beq.w	8008d6e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	685a      	ldr	r2, [r3, #4]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008c02:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a49      	ldr	r2, [pc, #292]	@ (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d101      	bne.n	8008c12 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8008c0e:	4b49      	ldr	r3, [pc, #292]	@ (8008d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008c10:	e001      	b.n	8008c16 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8008c12:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008c16:	685a      	ldr	r2, [r3, #4]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4944      	ldr	r1, [pc, #272]	@ (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008c1e:	428b      	cmp	r3, r1
 8008c20:	d101      	bne.n	8008c26 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8008c22:	4b44      	ldr	r3, [pc, #272]	@ (8008d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008c24:	e001      	b.n	8008c2a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8008c26:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008c2a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008c2e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008c30:	2300      	movs	r3, #0
 8008c32:	60bb      	str	r3, [r7, #8]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	60bb      	str	r3, [r7, #8]
 8008c3c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2201      	movs	r2, #1
 8008c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c4a:	f043 0204 	orr.w	r2, r3, #4
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f7fa fe3e 	bl	80038d4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008c58:	e089      	b.n	8008d6e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	f003 0302 	and.w	r3, r3, #2
 8008c60:	2b02      	cmp	r3, #2
 8008c62:	d107      	bne.n	8008c74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d002      	beq.n	8008c74 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 f8be 	bl	8008df0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	f003 0301 	and.w	r3, r3, #1
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	d107      	bne.n	8008c8e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d002      	beq.n	8008c8e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f000 f8fd 	bl	8008e88 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008c8e:	69fb      	ldr	r3, [r7, #28]
 8008c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c94:	2b40      	cmp	r3, #64	@ 0x40
 8008c96:	d12f      	bne.n	8008cf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	f003 0320 	and.w	r3, r3, #32
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d02a      	beq.n	8008cf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	685a      	ldr	r2, [r3, #4]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008cb0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a1e      	ldr	r2, [pc, #120]	@ (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d101      	bne.n	8008cc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8008cbc:	4b1d      	ldr	r3, [pc, #116]	@ (8008d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008cbe:	e001      	b.n	8008cc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8008cc0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008cc4:	685a      	ldr	r2, [r3, #4]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4919      	ldr	r1, [pc, #100]	@ (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008ccc:	428b      	cmp	r3, r1
 8008cce:	d101      	bne.n	8008cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8008cd0:	4b18      	ldr	r3, [pc, #96]	@ (8008d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008cd2:	e001      	b.n	8008cd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8008cd4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008cd8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008cdc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cea:	f043 0202 	orr.w	r2, r3, #2
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f7fa fdee 	bl	80038d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	f003 0308 	and.w	r3, r3, #8
 8008cfe:	2b08      	cmp	r3, #8
 8008d00:	d136      	bne.n	8008d70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	f003 0320 	and.w	r3, r3, #32
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d031      	beq.n	8008d70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a07      	ldr	r2, [pc, #28]	@ (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d101      	bne.n	8008d1a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8008d16:	4b07      	ldr	r3, [pc, #28]	@ (8008d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008d18:	e001      	b.n	8008d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8008d1a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008d1e:	685a      	ldr	r2, [r3, #4]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4902      	ldr	r1, [pc, #8]	@ (8008d30 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8008d26:	428b      	cmp	r3, r1
 8008d28:	d106      	bne.n	8008d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8008d2a:	4b02      	ldr	r3, [pc, #8]	@ (8008d34 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8008d2c:	e006      	b.n	8008d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8008d2e:	bf00      	nop
 8008d30:	40003800 	.word	0x40003800
 8008d34:	40003400 	.word	0x40003400
 8008d38:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008d3c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008d40:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	685a      	ldr	r2, [r3, #4]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008d50:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2201      	movs	r2, #1
 8008d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d5e:	f043 0204 	orr.w	r2, r3, #4
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f7fa fdb4 	bl	80038d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008d6c:	e000      	b.n	8008d70 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008d6e:	bf00      	nop
}
 8008d70:	bf00      	nop
 8008d72:	3720      	adds	r7, #32
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d98:	1c99      	adds	r1, r3, #2
 8008d9a:	687a      	ldr	r2, [r7, #4]
 8008d9c:	6251      	str	r1, [r2, #36]	@ 0x24
 8008d9e:	881a      	ldrh	r2, [r3, #0]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008daa:	b29b      	uxth	r3, r3
 8008dac:	3b01      	subs	r3, #1
 8008dae:	b29a      	uxth	r2, r3
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d113      	bne.n	8008de6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	685a      	ldr	r2, [r3, #4]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008dcc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008dd2:	b29b      	uxth	r3, r3
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d106      	bne.n	8008de6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f7ff ffc9 	bl	8008d78 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008de6:	bf00      	nop
 8008de8:	3708      	adds	r7, #8
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
	...

08008df0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b082      	sub	sp, #8
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dfc:	1c99      	adds	r1, r3, #2
 8008dfe:	687a      	ldr	r2, [r7, #4]
 8008e00:	6251      	str	r1, [r2, #36]	@ 0x24
 8008e02:	8819      	ldrh	r1, [r3, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a1d      	ldr	r2, [pc, #116]	@ (8008e80 <I2SEx_TxISR_I2SExt+0x90>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d101      	bne.n	8008e12 <I2SEx_TxISR_I2SExt+0x22>
 8008e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8008e84 <I2SEx_TxISR_I2SExt+0x94>)
 8008e10:	e001      	b.n	8008e16 <I2SEx_TxISR_I2SExt+0x26>
 8008e12:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008e16:	460a      	mov	r2, r1
 8008e18:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	3b01      	subs	r3, #1
 8008e22:	b29a      	uxth	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d121      	bne.n	8008e76 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a12      	ldr	r2, [pc, #72]	@ (8008e80 <I2SEx_TxISR_I2SExt+0x90>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d101      	bne.n	8008e40 <I2SEx_TxISR_I2SExt+0x50>
 8008e3c:	4b11      	ldr	r3, [pc, #68]	@ (8008e84 <I2SEx_TxISR_I2SExt+0x94>)
 8008e3e:	e001      	b.n	8008e44 <I2SEx_TxISR_I2SExt+0x54>
 8008e40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008e44:	685a      	ldr	r2, [r3, #4]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	490d      	ldr	r1, [pc, #52]	@ (8008e80 <I2SEx_TxISR_I2SExt+0x90>)
 8008e4c:	428b      	cmp	r3, r1
 8008e4e:	d101      	bne.n	8008e54 <I2SEx_TxISR_I2SExt+0x64>
 8008e50:	4b0c      	ldr	r3, [pc, #48]	@ (8008e84 <I2SEx_TxISR_I2SExt+0x94>)
 8008e52:	e001      	b.n	8008e58 <I2SEx_TxISR_I2SExt+0x68>
 8008e54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008e58:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008e5c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d106      	bne.n	8008e76 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f7ff ff81 	bl	8008d78 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008e76:	bf00      	nop
 8008e78:	3708      	adds	r7, #8
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	bf00      	nop
 8008e80:	40003800 	.word	0x40003800
 8008e84:	40003400 	.word	0x40003400

08008e88 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b082      	sub	sp, #8
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	68d8      	ldr	r0, [r3, #12]
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e9a:	1c99      	adds	r1, r3, #2
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8008ea0:	b282      	uxth	r2, r0
 8008ea2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008ea8:	b29b      	uxth	r3, r3
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d113      	bne.n	8008ee4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	685a      	ldr	r2, [r3, #4]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008eca:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d106      	bne.n	8008ee4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f7ff ff4a 	bl	8008d78 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008ee4:	bf00      	nop
 8008ee6:	3708      	adds	r7, #8
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b082      	sub	sp, #8
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a20      	ldr	r2, [pc, #128]	@ (8008f7c <I2SEx_RxISR_I2SExt+0x90>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d101      	bne.n	8008f02 <I2SEx_RxISR_I2SExt+0x16>
 8008efe:	4b20      	ldr	r3, [pc, #128]	@ (8008f80 <I2SEx_RxISR_I2SExt+0x94>)
 8008f00:	e001      	b.n	8008f06 <I2SEx_RxISR_I2SExt+0x1a>
 8008f02:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008f06:	68d8      	ldr	r0, [r3, #12]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f0c:	1c99      	adds	r1, r3, #2
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8008f12:	b282      	uxth	r2, r0
 8008f14:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	3b01      	subs	r3, #1
 8008f1e:	b29a      	uxth	r2, r3
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d121      	bne.n	8008f72 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	4a12      	ldr	r2, [pc, #72]	@ (8008f7c <I2SEx_RxISR_I2SExt+0x90>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d101      	bne.n	8008f3c <I2SEx_RxISR_I2SExt+0x50>
 8008f38:	4b11      	ldr	r3, [pc, #68]	@ (8008f80 <I2SEx_RxISR_I2SExt+0x94>)
 8008f3a:	e001      	b.n	8008f40 <I2SEx_RxISR_I2SExt+0x54>
 8008f3c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008f40:	685a      	ldr	r2, [r3, #4]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	490d      	ldr	r1, [pc, #52]	@ (8008f7c <I2SEx_RxISR_I2SExt+0x90>)
 8008f48:	428b      	cmp	r3, r1
 8008f4a:	d101      	bne.n	8008f50 <I2SEx_RxISR_I2SExt+0x64>
 8008f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8008f80 <I2SEx_RxISR_I2SExt+0x94>)
 8008f4e:	e001      	b.n	8008f54 <I2SEx_RxISR_I2SExt+0x68>
 8008f50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8008f54:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008f58:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d106      	bne.n	8008f72 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2201      	movs	r2, #1
 8008f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f7ff ff03 	bl	8008d78 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008f72:	bf00      	nop
 8008f74:	3708      	adds	r7, #8
 8008f76:	46bd      	mov	sp, r7
 8008f78:	bd80      	pop	{r7, pc}
 8008f7a:	bf00      	nop
 8008f7c:	40003800 	.word	0x40003800
 8008f80:	40003400 	.word	0x40003400

08008f84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b086      	sub	sp, #24
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d101      	bne.n	8008f96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008f92:	2301      	movs	r3, #1
 8008f94:	e267      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f003 0301 	and.w	r3, r3, #1
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d075      	beq.n	800908e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008fa2:	4b88      	ldr	r3, [pc, #544]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008fa4:	689b      	ldr	r3, [r3, #8]
 8008fa6:	f003 030c 	and.w	r3, r3, #12
 8008faa:	2b04      	cmp	r3, #4
 8008fac:	d00c      	beq.n	8008fc8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008fae:	4b85      	ldr	r3, [pc, #532]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008fb0:	689b      	ldr	r3, [r3, #8]
 8008fb2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8008fb6:	2b08      	cmp	r3, #8
 8008fb8:	d112      	bne.n	8008fe0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008fba:	4b82      	ldr	r3, [pc, #520]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008fc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008fc6:	d10b      	bne.n	8008fe0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008fc8:	4b7e      	ldr	r3, [pc, #504]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d05b      	beq.n	800908c <HAL_RCC_OscConfig+0x108>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	685b      	ldr	r3, [r3, #4]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d157      	bne.n	800908c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e242      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fe8:	d106      	bne.n	8008ff8 <HAL_RCC_OscConfig+0x74>
 8008fea:	4b76      	ldr	r3, [pc, #472]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a75      	ldr	r2, [pc, #468]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008ff0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ff4:	6013      	str	r3, [r2, #0]
 8008ff6:	e01d      	b.n	8009034 <HAL_RCC_OscConfig+0xb0>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009000:	d10c      	bne.n	800901c <HAL_RCC_OscConfig+0x98>
 8009002:	4b70      	ldr	r3, [pc, #448]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a6f      	ldr	r2, [pc, #444]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009008:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800900c:	6013      	str	r3, [r2, #0]
 800900e:	4b6d      	ldr	r3, [pc, #436]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a6c      	ldr	r2, [pc, #432]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009014:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009018:	6013      	str	r3, [r2, #0]
 800901a:	e00b      	b.n	8009034 <HAL_RCC_OscConfig+0xb0>
 800901c:	4b69      	ldr	r3, [pc, #420]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4a68      	ldr	r2, [pc, #416]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009022:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009026:	6013      	str	r3, [r2, #0]
 8009028:	4b66      	ldr	r3, [pc, #408]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a65      	ldr	r2, [pc, #404]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 800902e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009032:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d013      	beq.n	8009064 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800903c:	f7fa fd02 	bl	8003a44 <HAL_GetTick>
 8009040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009042:	e008      	b.n	8009056 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009044:	f7fa fcfe 	bl	8003a44 <HAL_GetTick>
 8009048:	4602      	mov	r2, r0
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	1ad3      	subs	r3, r2, r3
 800904e:	2b64      	cmp	r3, #100	@ 0x64
 8009050:	d901      	bls.n	8009056 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009052:	2303      	movs	r3, #3
 8009054:	e207      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009056:	4b5b      	ldr	r3, [pc, #364]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800905e:	2b00      	cmp	r3, #0
 8009060:	d0f0      	beq.n	8009044 <HAL_RCC_OscConfig+0xc0>
 8009062:	e014      	b.n	800908e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009064:	f7fa fcee 	bl	8003a44 <HAL_GetTick>
 8009068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800906a:	e008      	b.n	800907e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800906c:	f7fa fcea 	bl	8003a44 <HAL_GetTick>
 8009070:	4602      	mov	r2, r0
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	1ad3      	subs	r3, r2, r3
 8009076:	2b64      	cmp	r3, #100	@ 0x64
 8009078:	d901      	bls.n	800907e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800907a:	2303      	movs	r3, #3
 800907c:	e1f3      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800907e:	4b51      	ldr	r3, [pc, #324]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009086:	2b00      	cmp	r3, #0
 8009088:	d1f0      	bne.n	800906c <HAL_RCC_OscConfig+0xe8>
 800908a:	e000      	b.n	800908e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800908c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f003 0302 	and.w	r3, r3, #2
 8009096:	2b00      	cmp	r3, #0
 8009098:	d063      	beq.n	8009162 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800909a:	4b4a      	ldr	r3, [pc, #296]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	f003 030c 	and.w	r3, r3, #12
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d00b      	beq.n	80090be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80090a6:	4b47      	ldr	r3, [pc, #284]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 80090a8:	689b      	ldr	r3, [r3, #8]
 80090aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80090ae:	2b08      	cmp	r3, #8
 80090b0:	d11c      	bne.n	80090ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80090b2:	4b44      	ldr	r3, [pc, #272]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d116      	bne.n	80090ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090be:	4b41      	ldr	r3, [pc, #260]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f003 0302 	and.w	r3, r3, #2
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d005      	beq.n	80090d6 <HAL_RCC_OscConfig+0x152>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	68db      	ldr	r3, [r3, #12]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d001      	beq.n	80090d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80090d2:	2301      	movs	r3, #1
 80090d4:	e1c7      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090d6:	4b3b      	ldr	r3, [pc, #236]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	691b      	ldr	r3, [r3, #16]
 80090e2:	00db      	lsls	r3, r3, #3
 80090e4:	4937      	ldr	r1, [pc, #220]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 80090e6:	4313      	orrs	r3, r2
 80090e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090ea:	e03a      	b.n	8009162 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d020      	beq.n	8009136 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80090f4:	4b34      	ldr	r3, [pc, #208]	@ (80091c8 <HAL_RCC_OscConfig+0x244>)
 80090f6:	2201      	movs	r2, #1
 80090f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090fa:	f7fa fca3 	bl	8003a44 <HAL_GetTick>
 80090fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009100:	e008      	b.n	8009114 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009102:	f7fa fc9f 	bl	8003a44 <HAL_GetTick>
 8009106:	4602      	mov	r2, r0
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	1ad3      	subs	r3, r2, r3
 800910c:	2b02      	cmp	r3, #2
 800910e:	d901      	bls.n	8009114 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e1a8      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009114:	4b2b      	ldr	r3, [pc, #172]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f003 0302 	and.w	r3, r3, #2
 800911c:	2b00      	cmp	r3, #0
 800911e:	d0f0      	beq.n	8009102 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009120:	4b28      	ldr	r3, [pc, #160]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	691b      	ldr	r3, [r3, #16]
 800912c:	00db      	lsls	r3, r3, #3
 800912e:	4925      	ldr	r1, [pc, #148]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009130:	4313      	orrs	r3, r2
 8009132:	600b      	str	r3, [r1, #0]
 8009134:	e015      	b.n	8009162 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009136:	4b24      	ldr	r3, [pc, #144]	@ (80091c8 <HAL_RCC_OscConfig+0x244>)
 8009138:	2200      	movs	r2, #0
 800913a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800913c:	f7fa fc82 	bl	8003a44 <HAL_GetTick>
 8009140:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009142:	e008      	b.n	8009156 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009144:	f7fa fc7e 	bl	8003a44 <HAL_GetTick>
 8009148:	4602      	mov	r2, r0
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	1ad3      	subs	r3, r2, r3
 800914e:	2b02      	cmp	r3, #2
 8009150:	d901      	bls.n	8009156 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009152:	2303      	movs	r3, #3
 8009154:	e187      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009156:	4b1b      	ldr	r3, [pc, #108]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f003 0302 	and.w	r3, r3, #2
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1f0      	bne.n	8009144 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f003 0308 	and.w	r3, r3, #8
 800916a:	2b00      	cmp	r3, #0
 800916c:	d036      	beq.n	80091dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	695b      	ldr	r3, [r3, #20]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d016      	beq.n	80091a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009176:	4b15      	ldr	r3, [pc, #84]	@ (80091cc <HAL_RCC_OscConfig+0x248>)
 8009178:	2201      	movs	r2, #1
 800917a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800917c:	f7fa fc62 	bl	8003a44 <HAL_GetTick>
 8009180:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009182:	e008      	b.n	8009196 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009184:	f7fa fc5e 	bl	8003a44 <HAL_GetTick>
 8009188:	4602      	mov	r2, r0
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	1ad3      	subs	r3, r2, r3
 800918e:	2b02      	cmp	r3, #2
 8009190:	d901      	bls.n	8009196 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009192:	2303      	movs	r3, #3
 8009194:	e167      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009196:	4b0b      	ldr	r3, [pc, #44]	@ (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009198:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800919a:	f003 0302 	and.w	r3, r3, #2
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d0f0      	beq.n	8009184 <HAL_RCC_OscConfig+0x200>
 80091a2:	e01b      	b.n	80091dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80091a4:	4b09      	ldr	r3, [pc, #36]	@ (80091cc <HAL_RCC_OscConfig+0x248>)
 80091a6:	2200      	movs	r2, #0
 80091a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80091aa:	f7fa fc4b 	bl	8003a44 <HAL_GetTick>
 80091ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80091b0:	e00e      	b.n	80091d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80091b2:	f7fa fc47 	bl	8003a44 <HAL_GetTick>
 80091b6:	4602      	mov	r2, r0
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	1ad3      	subs	r3, r2, r3
 80091bc:	2b02      	cmp	r3, #2
 80091be:	d907      	bls.n	80091d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80091c0:	2303      	movs	r3, #3
 80091c2:	e150      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
 80091c4:	40023800 	.word	0x40023800
 80091c8:	42470000 	.word	0x42470000
 80091cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80091d0:	4b88      	ldr	r3, [pc, #544]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 80091d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091d4:	f003 0302 	and.w	r3, r3, #2
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d1ea      	bne.n	80091b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f003 0304 	and.w	r3, r3, #4
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	f000 8097 	beq.w	8009318 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80091ea:	2300      	movs	r3, #0
 80091ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80091ee:	4b81      	ldr	r3, [pc, #516]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 80091f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d10f      	bne.n	800921a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80091fa:	2300      	movs	r3, #0
 80091fc:	60bb      	str	r3, [r7, #8]
 80091fe:	4b7d      	ldr	r3, [pc, #500]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009202:	4a7c      	ldr	r2, [pc, #496]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009204:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009208:	6413      	str	r3, [r2, #64]	@ 0x40
 800920a:	4b7a      	ldr	r3, [pc, #488]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 800920c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800920e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009212:	60bb      	str	r3, [r7, #8]
 8009214:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009216:	2301      	movs	r3, #1
 8009218:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800921a:	4b77      	ldr	r3, [pc, #476]	@ (80093f8 <HAL_RCC_OscConfig+0x474>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009222:	2b00      	cmp	r3, #0
 8009224:	d118      	bne.n	8009258 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009226:	4b74      	ldr	r3, [pc, #464]	@ (80093f8 <HAL_RCC_OscConfig+0x474>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4a73      	ldr	r2, [pc, #460]	@ (80093f8 <HAL_RCC_OscConfig+0x474>)
 800922c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009230:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009232:	f7fa fc07 	bl	8003a44 <HAL_GetTick>
 8009236:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009238:	e008      	b.n	800924c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800923a:	f7fa fc03 	bl	8003a44 <HAL_GetTick>
 800923e:	4602      	mov	r2, r0
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	1ad3      	subs	r3, r2, r3
 8009244:	2b02      	cmp	r3, #2
 8009246:	d901      	bls.n	800924c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009248:	2303      	movs	r3, #3
 800924a:	e10c      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800924c:	4b6a      	ldr	r3, [pc, #424]	@ (80093f8 <HAL_RCC_OscConfig+0x474>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009254:	2b00      	cmp	r3, #0
 8009256:	d0f0      	beq.n	800923a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	2b01      	cmp	r3, #1
 800925e:	d106      	bne.n	800926e <HAL_RCC_OscConfig+0x2ea>
 8009260:	4b64      	ldr	r3, [pc, #400]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009264:	4a63      	ldr	r2, [pc, #396]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009266:	f043 0301 	orr.w	r3, r3, #1
 800926a:	6713      	str	r3, [r2, #112]	@ 0x70
 800926c:	e01c      	b.n	80092a8 <HAL_RCC_OscConfig+0x324>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	689b      	ldr	r3, [r3, #8]
 8009272:	2b05      	cmp	r3, #5
 8009274:	d10c      	bne.n	8009290 <HAL_RCC_OscConfig+0x30c>
 8009276:	4b5f      	ldr	r3, [pc, #380]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800927a:	4a5e      	ldr	r2, [pc, #376]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 800927c:	f043 0304 	orr.w	r3, r3, #4
 8009280:	6713      	str	r3, [r2, #112]	@ 0x70
 8009282:	4b5c      	ldr	r3, [pc, #368]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009286:	4a5b      	ldr	r2, [pc, #364]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009288:	f043 0301 	orr.w	r3, r3, #1
 800928c:	6713      	str	r3, [r2, #112]	@ 0x70
 800928e:	e00b      	b.n	80092a8 <HAL_RCC_OscConfig+0x324>
 8009290:	4b58      	ldr	r3, [pc, #352]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009292:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009294:	4a57      	ldr	r2, [pc, #348]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009296:	f023 0301 	bic.w	r3, r3, #1
 800929a:	6713      	str	r3, [r2, #112]	@ 0x70
 800929c:	4b55      	ldr	r3, [pc, #340]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 800929e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092a0:	4a54      	ldr	r2, [pc, #336]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 80092a2:	f023 0304 	bic.w	r3, r3, #4
 80092a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d015      	beq.n	80092dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092b0:	f7fa fbc8 	bl	8003a44 <HAL_GetTick>
 80092b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092b6:	e00a      	b.n	80092ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092b8:	f7fa fbc4 	bl	8003a44 <HAL_GetTick>
 80092bc:	4602      	mov	r2, r0
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	1ad3      	subs	r3, r2, r3
 80092c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d901      	bls.n	80092ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80092ca:	2303      	movs	r3, #3
 80092cc:	e0cb      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092ce:	4b49      	ldr	r3, [pc, #292]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 80092d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092d2:	f003 0302 	and.w	r3, r3, #2
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d0ee      	beq.n	80092b8 <HAL_RCC_OscConfig+0x334>
 80092da:	e014      	b.n	8009306 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80092dc:	f7fa fbb2 	bl	8003a44 <HAL_GetTick>
 80092e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092e2:	e00a      	b.n	80092fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80092e4:	f7fa fbae 	bl	8003a44 <HAL_GetTick>
 80092e8:	4602      	mov	r2, r0
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	1ad3      	subs	r3, r2, r3
 80092ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d901      	bls.n	80092fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80092f6:	2303      	movs	r3, #3
 80092f8:	e0b5      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092fa:	4b3e      	ldr	r3, [pc, #248]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 80092fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092fe:	f003 0302 	and.w	r3, r3, #2
 8009302:	2b00      	cmp	r3, #0
 8009304:	d1ee      	bne.n	80092e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009306:	7dfb      	ldrb	r3, [r7, #23]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d105      	bne.n	8009318 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800930c:	4b39      	ldr	r3, [pc, #228]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 800930e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009310:	4a38      	ldr	r2, [pc, #224]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009312:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009316:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	699b      	ldr	r3, [r3, #24]
 800931c:	2b00      	cmp	r3, #0
 800931e:	f000 80a1 	beq.w	8009464 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009322:	4b34      	ldr	r3, [pc, #208]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	f003 030c 	and.w	r3, r3, #12
 800932a:	2b08      	cmp	r3, #8
 800932c:	d05c      	beq.n	80093e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	699b      	ldr	r3, [r3, #24]
 8009332:	2b02      	cmp	r3, #2
 8009334:	d141      	bne.n	80093ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009336:	4b31      	ldr	r3, [pc, #196]	@ (80093fc <HAL_RCC_OscConfig+0x478>)
 8009338:	2200      	movs	r2, #0
 800933a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800933c:	f7fa fb82 	bl	8003a44 <HAL_GetTick>
 8009340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009342:	e008      	b.n	8009356 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009344:	f7fa fb7e 	bl	8003a44 <HAL_GetTick>
 8009348:	4602      	mov	r2, r0
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	1ad3      	subs	r3, r2, r3
 800934e:	2b02      	cmp	r3, #2
 8009350:	d901      	bls.n	8009356 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009352:	2303      	movs	r3, #3
 8009354:	e087      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009356:	4b27      	ldr	r3, [pc, #156]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800935e:	2b00      	cmp	r3, #0
 8009360:	d1f0      	bne.n	8009344 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	69da      	ldr	r2, [r3, #28]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a1b      	ldr	r3, [r3, #32]
 800936a:	431a      	orrs	r2, r3
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009370:	019b      	lsls	r3, r3, #6
 8009372:	431a      	orrs	r2, r3
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009378:	085b      	lsrs	r3, r3, #1
 800937a:	3b01      	subs	r3, #1
 800937c:	041b      	lsls	r3, r3, #16
 800937e:	431a      	orrs	r2, r3
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009384:	061b      	lsls	r3, r3, #24
 8009386:	491b      	ldr	r1, [pc, #108]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009388:	4313      	orrs	r3, r2
 800938a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800938c:	4b1b      	ldr	r3, [pc, #108]	@ (80093fc <HAL_RCC_OscConfig+0x478>)
 800938e:	2201      	movs	r2, #1
 8009390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009392:	f7fa fb57 	bl	8003a44 <HAL_GetTick>
 8009396:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009398:	e008      	b.n	80093ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800939a:	f7fa fb53 	bl	8003a44 <HAL_GetTick>
 800939e:	4602      	mov	r2, r0
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	1ad3      	subs	r3, r2, r3
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d901      	bls.n	80093ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80093a8:	2303      	movs	r3, #3
 80093aa:	e05c      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093ac:	4b11      	ldr	r3, [pc, #68]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d0f0      	beq.n	800939a <HAL_RCC_OscConfig+0x416>
 80093b8:	e054      	b.n	8009464 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80093ba:	4b10      	ldr	r3, [pc, #64]	@ (80093fc <HAL_RCC_OscConfig+0x478>)
 80093bc:	2200      	movs	r2, #0
 80093be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80093c0:	f7fa fb40 	bl	8003a44 <HAL_GetTick>
 80093c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093c6:	e008      	b.n	80093da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093c8:	f7fa fb3c 	bl	8003a44 <HAL_GetTick>
 80093cc:	4602      	mov	r2, r0
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	1ad3      	subs	r3, r2, r3
 80093d2:	2b02      	cmp	r3, #2
 80093d4:	d901      	bls.n	80093da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80093d6:	2303      	movs	r3, #3
 80093d8:	e045      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093da:	4b06      	ldr	r3, [pc, #24]	@ (80093f4 <HAL_RCC_OscConfig+0x470>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d1f0      	bne.n	80093c8 <HAL_RCC_OscConfig+0x444>
 80093e6:	e03d      	b.n	8009464 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d107      	bne.n	8009400 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80093f0:	2301      	movs	r3, #1
 80093f2:	e038      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
 80093f4:	40023800 	.word	0x40023800
 80093f8:	40007000 	.word	0x40007000
 80093fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009400:	4b1b      	ldr	r3, [pc, #108]	@ (8009470 <HAL_RCC_OscConfig+0x4ec>)
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	699b      	ldr	r3, [r3, #24]
 800940a:	2b01      	cmp	r3, #1
 800940c:	d028      	beq.n	8009460 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009418:	429a      	cmp	r2, r3
 800941a:	d121      	bne.n	8009460 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009426:	429a      	cmp	r2, r3
 8009428:	d11a      	bne.n	8009460 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800942a:	68fa      	ldr	r2, [r7, #12]
 800942c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009430:	4013      	ands	r3, r2
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009436:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009438:	4293      	cmp	r3, r2
 800943a:	d111      	bne.n	8009460 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009446:	085b      	lsrs	r3, r3, #1
 8009448:	3b01      	subs	r3, #1
 800944a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800944c:	429a      	cmp	r2, r3
 800944e:	d107      	bne.n	8009460 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800945a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800945c:	429a      	cmp	r2, r3
 800945e:	d001      	beq.n	8009464 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009460:	2301      	movs	r3, #1
 8009462:	e000      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3718      	adds	r7, #24
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	40023800 	.word	0x40023800

08009474 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d101      	bne.n	8009488 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	e0cc      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009488:	4b68      	ldr	r3, [pc, #416]	@ (800962c <HAL_RCC_ClockConfig+0x1b8>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f003 0307 	and.w	r3, r3, #7
 8009490:	683a      	ldr	r2, [r7, #0]
 8009492:	429a      	cmp	r2, r3
 8009494:	d90c      	bls.n	80094b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009496:	4b65      	ldr	r3, [pc, #404]	@ (800962c <HAL_RCC_ClockConfig+0x1b8>)
 8009498:	683a      	ldr	r2, [r7, #0]
 800949a:	b2d2      	uxtb	r2, r2
 800949c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800949e:	4b63      	ldr	r3, [pc, #396]	@ (800962c <HAL_RCC_ClockConfig+0x1b8>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f003 0307 	and.w	r3, r3, #7
 80094a6:	683a      	ldr	r2, [r7, #0]
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d001      	beq.n	80094b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80094ac:	2301      	movs	r3, #1
 80094ae:	e0b8      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f003 0302 	and.w	r3, r3, #2
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d020      	beq.n	80094fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f003 0304 	and.w	r3, r3, #4
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d005      	beq.n	80094d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80094c8:	4b59      	ldr	r3, [pc, #356]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	4a58      	ldr	r2, [pc, #352]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80094d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f003 0308 	and.w	r3, r3, #8
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d005      	beq.n	80094ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80094e0:	4b53      	ldr	r3, [pc, #332]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094e2:	689b      	ldr	r3, [r3, #8]
 80094e4:	4a52      	ldr	r2, [pc, #328]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80094ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80094ec:	4b50      	ldr	r3, [pc, #320]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	689b      	ldr	r3, [r3, #8]
 80094f8:	494d      	ldr	r1, [pc, #308]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094fa:	4313      	orrs	r3, r2
 80094fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f003 0301 	and.w	r3, r3, #1
 8009506:	2b00      	cmp	r3, #0
 8009508:	d044      	beq.n	8009594 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	2b01      	cmp	r3, #1
 8009510:	d107      	bne.n	8009522 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009512:	4b47      	ldr	r3, [pc, #284]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800951a:	2b00      	cmp	r3, #0
 800951c:	d119      	bne.n	8009552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800951e:	2301      	movs	r3, #1
 8009520:	e07f      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	2b02      	cmp	r3, #2
 8009528:	d003      	beq.n	8009532 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800952e:	2b03      	cmp	r3, #3
 8009530:	d107      	bne.n	8009542 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009532:	4b3f      	ldr	r3, [pc, #252]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800953a:	2b00      	cmp	r3, #0
 800953c:	d109      	bne.n	8009552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800953e:	2301      	movs	r3, #1
 8009540:	e06f      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009542:	4b3b      	ldr	r3, [pc, #236]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f003 0302 	and.w	r3, r3, #2
 800954a:	2b00      	cmp	r3, #0
 800954c:	d101      	bne.n	8009552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	e067      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009552:	4b37      	ldr	r3, [pc, #220]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	f023 0203 	bic.w	r2, r3, #3
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	4934      	ldr	r1, [pc, #208]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009560:	4313      	orrs	r3, r2
 8009562:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009564:	f7fa fa6e 	bl	8003a44 <HAL_GetTick>
 8009568:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800956a:	e00a      	b.n	8009582 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800956c:	f7fa fa6a 	bl	8003a44 <HAL_GetTick>
 8009570:	4602      	mov	r2, r0
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	1ad3      	subs	r3, r2, r3
 8009576:	f241 3288 	movw	r2, #5000	@ 0x1388
 800957a:	4293      	cmp	r3, r2
 800957c:	d901      	bls.n	8009582 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800957e:	2303      	movs	r3, #3
 8009580:	e04f      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009582:	4b2b      	ldr	r3, [pc, #172]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	f003 020c 	and.w	r2, r3, #12
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	009b      	lsls	r3, r3, #2
 8009590:	429a      	cmp	r2, r3
 8009592:	d1eb      	bne.n	800956c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009594:	4b25      	ldr	r3, [pc, #148]	@ (800962c <HAL_RCC_ClockConfig+0x1b8>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f003 0307 	and.w	r3, r3, #7
 800959c:	683a      	ldr	r2, [r7, #0]
 800959e:	429a      	cmp	r2, r3
 80095a0:	d20c      	bcs.n	80095bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095a2:	4b22      	ldr	r3, [pc, #136]	@ (800962c <HAL_RCC_ClockConfig+0x1b8>)
 80095a4:	683a      	ldr	r2, [r7, #0]
 80095a6:	b2d2      	uxtb	r2, r2
 80095a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80095aa:	4b20      	ldr	r3, [pc, #128]	@ (800962c <HAL_RCC_ClockConfig+0x1b8>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f003 0307 	and.w	r3, r3, #7
 80095b2:	683a      	ldr	r2, [r7, #0]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d001      	beq.n	80095bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80095b8:	2301      	movs	r3, #1
 80095ba:	e032      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f003 0304 	and.w	r3, r3, #4
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d008      	beq.n	80095da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80095c8:	4b19      	ldr	r3, [pc, #100]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80095ca:	689b      	ldr	r3, [r3, #8]
 80095cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	68db      	ldr	r3, [r3, #12]
 80095d4:	4916      	ldr	r1, [pc, #88]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80095d6:	4313      	orrs	r3, r2
 80095d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f003 0308 	and.w	r3, r3, #8
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d009      	beq.n	80095fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80095e6:	4b12      	ldr	r3, [pc, #72]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80095e8:	689b      	ldr	r3, [r3, #8]
 80095ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	691b      	ldr	r3, [r3, #16]
 80095f2:	00db      	lsls	r3, r3, #3
 80095f4:	490e      	ldr	r1, [pc, #56]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80095f6:	4313      	orrs	r3, r2
 80095f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80095fa:	f000 f821 	bl	8009640 <HAL_RCC_GetSysClockFreq>
 80095fe:	4602      	mov	r2, r0
 8009600:	4b0b      	ldr	r3, [pc, #44]	@ (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	091b      	lsrs	r3, r3, #4
 8009606:	f003 030f 	and.w	r3, r3, #15
 800960a:	490a      	ldr	r1, [pc, #40]	@ (8009634 <HAL_RCC_ClockConfig+0x1c0>)
 800960c:	5ccb      	ldrb	r3, [r1, r3]
 800960e:	fa22 f303 	lsr.w	r3, r2, r3
 8009612:	4a09      	ldr	r2, [pc, #36]	@ (8009638 <HAL_RCC_ClockConfig+0x1c4>)
 8009614:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009616:	4b09      	ldr	r3, [pc, #36]	@ (800963c <HAL_RCC_ClockConfig+0x1c8>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4618      	mov	r0, r3
 800961c:	f7fa f9ce 	bl	80039bc <HAL_InitTick>

  return HAL_OK;
 8009620:	2300      	movs	r3, #0
}
 8009622:	4618      	mov	r0, r3
 8009624:	3710      	adds	r7, #16
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	40023c00 	.word	0x40023c00
 8009630:	40023800 	.word	0x40023800
 8009634:	080158dc 	.word	0x080158dc
 8009638:	200000c0 	.word	0x200000c0
 800963c:	200000c4 	.word	0x200000c4

08009640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009640:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009644:	b094      	sub	sp, #80	@ 0x50
 8009646:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009648:	2300      	movs	r3, #0
 800964a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800964c:	2300      	movs	r3, #0
 800964e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8009650:	2300      	movs	r3, #0
 8009652:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8009654:	2300      	movs	r3, #0
 8009656:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009658:	4b79      	ldr	r3, [pc, #484]	@ (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	f003 030c 	and.w	r3, r3, #12
 8009660:	2b08      	cmp	r3, #8
 8009662:	d00d      	beq.n	8009680 <HAL_RCC_GetSysClockFreq+0x40>
 8009664:	2b08      	cmp	r3, #8
 8009666:	f200 80e1 	bhi.w	800982c <HAL_RCC_GetSysClockFreq+0x1ec>
 800966a:	2b00      	cmp	r3, #0
 800966c:	d002      	beq.n	8009674 <HAL_RCC_GetSysClockFreq+0x34>
 800966e:	2b04      	cmp	r3, #4
 8009670:	d003      	beq.n	800967a <HAL_RCC_GetSysClockFreq+0x3a>
 8009672:	e0db      	b.n	800982c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009674:	4b73      	ldr	r3, [pc, #460]	@ (8009844 <HAL_RCC_GetSysClockFreq+0x204>)
 8009676:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009678:	e0db      	b.n	8009832 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800967a:	4b73      	ldr	r3, [pc, #460]	@ (8009848 <HAL_RCC_GetSysClockFreq+0x208>)
 800967c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800967e:	e0d8      	b.n	8009832 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009680:	4b6f      	ldr	r3, [pc, #444]	@ (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009688:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800968a:	4b6d      	ldr	r3, [pc, #436]	@ (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009692:	2b00      	cmp	r3, #0
 8009694:	d063      	beq.n	800975e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009696:	4b6a      	ldr	r3, [pc, #424]	@ (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	099b      	lsrs	r3, r3, #6
 800969c:	2200      	movs	r2, #0
 800969e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80096a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80096a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80096aa:	2300      	movs	r3, #0
 80096ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80096ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80096b2:	4622      	mov	r2, r4
 80096b4:	462b      	mov	r3, r5
 80096b6:	f04f 0000 	mov.w	r0, #0
 80096ba:	f04f 0100 	mov.w	r1, #0
 80096be:	0159      	lsls	r1, r3, #5
 80096c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80096c4:	0150      	lsls	r0, r2, #5
 80096c6:	4602      	mov	r2, r0
 80096c8:	460b      	mov	r3, r1
 80096ca:	4621      	mov	r1, r4
 80096cc:	1a51      	subs	r1, r2, r1
 80096ce:	6139      	str	r1, [r7, #16]
 80096d0:	4629      	mov	r1, r5
 80096d2:	eb63 0301 	sbc.w	r3, r3, r1
 80096d6:	617b      	str	r3, [r7, #20]
 80096d8:	f04f 0200 	mov.w	r2, #0
 80096dc:	f04f 0300 	mov.w	r3, #0
 80096e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80096e4:	4659      	mov	r1, fp
 80096e6:	018b      	lsls	r3, r1, #6
 80096e8:	4651      	mov	r1, sl
 80096ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80096ee:	4651      	mov	r1, sl
 80096f0:	018a      	lsls	r2, r1, #6
 80096f2:	4651      	mov	r1, sl
 80096f4:	ebb2 0801 	subs.w	r8, r2, r1
 80096f8:	4659      	mov	r1, fp
 80096fa:	eb63 0901 	sbc.w	r9, r3, r1
 80096fe:	f04f 0200 	mov.w	r2, #0
 8009702:	f04f 0300 	mov.w	r3, #0
 8009706:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800970a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800970e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009712:	4690      	mov	r8, r2
 8009714:	4699      	mov	r9, r3
 8009716:	4623      	mov	r3, r4
 8009718:	eb18 0303 	adds.w	r3, r8, r3
 800971c:	60bb      	str	r3, [r7, #8]
 800971e:	462b      	mov	r3, r5
 8009720:	eb49 0303 	adc.w	r3, r9, r3
 8009724:	60fb      	str	r3, [r7, #12]
 8009726:	f04f 0200 	mov.w	r2, #0
 800972a:	f04f 0300 	mov.w	r3, #0
 800972e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009732:	4629      	mov	r1, r5
 8009734:	024b      	lsls	r3, r1, #9
 8009736:	4621      	mov	r1, r4
 8009738:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800973c:	4621      	mov	r1, r4
 800973e:	024a      	lsls	r2, r1, #9
 8009740:	4610      	mov	r0, r2
 8009742:	4619      	mov	r1, r3
 8009744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009746:	2200      	movs	r2, #0
 8009748:	62bb      	str	r3, [r7, #40]	@ 0x28
 800974a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800974c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009750:	f7f6 fd3a 	bl	80001c8 <__aeabi_uldivmod>
 8009754:	4602      	mov	r2, r0
 8009756:	460b      	mov	r3, r1
 8009758:	4613      	mov	r3, r2
 800975a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800975c:	e058      	b.n	8009810 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800975e:	4b38      	ldr	r3, [pc, #224]	@ (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 8009760:	685b      	ldr	r3, [r3, #4]
 8009762:	099b      	lsrs	r3, r3, #6
 8009764:	2200      	movs	r2, #0
 8009766:	4618      	mov	r0, r3
 8009768:	4611      	mov	r1, r2
 800976a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800976e:	623b      	str	r3, [r7, #32]
 8009770:	2300      	movs	r3, #0
 8009772:	627b      	str	r3, [r7, #36]	@ 0x24
 8009774:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009778:	4642      	mov	r2, r8
 800977a:	464b      	mov	r3, r9
 800977c:	f04f 0000 	mov.w	r0, #0
 8009780:	f04f 0100 	mov.w	r1, #0
 8009784:	0159      	lsls	r1, r3, #5
 8009786:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800978a:	0150      	lsls	r0, r2, #5
 800978c:	4602      	mov	r2, r0
 800978e:	460b      	mov	r3, r1
 8009790:	4641      	mov	r1, r8
 8009792:	ebb2 0a01 	subs.w	sl, r2, r1
 8009796:	4649      	mov	r1, r9
 8009798:	eb63 0b01 	sbc.w	fp, r3, r1
 800979c:	f04f 0200 	mov.w	r2, #0
 80097a0:	f04f 0300 	mov.w	r3, #0
 80097a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80097a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80097ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80097b0:	ebb2 040a 	subs.w	r4, r2, sl
 80097b4:	eb63 050b 	sbc.w	r5, r3, fp
 80097b8:	f04f 0200 	mov.w	r2, #0
 80097bc:	f04f 0300 	mov.w	r3, #0
 80097c0:	00eb      	lsls	r3, r5, #3
 80097c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80097c6:	00e2      	lsls	r2, r4, #3
 80097c8:	4614      	mov	r4, r2
 80097ca:	461d      	mov	r5, r3
 80097cc:	4643      	mov	r3, r8
 80097ce:	18e3      	adds	r3, r4, r3
 80097d0:	603b      	str	r3, [r7, #0]
 80097d2:	464b      	mov	r3, r9
 80097d4:	eb45 0303 	adc.w	r3, r5, r3
 80097d8:	607b      	str	r3, [r7, #4]
 80097da:	f04f 0200 	mov.w	r2, #0
 80097de:	f04f 0300 	mov.w	r3, #0
 80097e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80097e6:	4629      	mov	r1, r5
 80097e8:	028b      	lsls	r3, r1, #10
 80097ea:	4621      	mov	r1, r4
 80097ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80097f0:	4621      	mov	r1, r4
 80097f2:	028a      	lsls	r2, r1, #10
 80097f4:	4610      	mov	r0, r2
 80097f6:	4619      	mov	r1, r3
 80097f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097fa:	2200      	movs	r2, #0
 80097fc:	61bb      	str	r3, [r7, #24]
 80097fe:	61fa      	str	r2, [r7, #28]
 8009800:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009804:	f7f6 fce0 	bl	80001c8 <__aeabi_uldivmod>
 8009808:	4602      	mov	r2, r0
 800980a:	460b      	mov	r3, r1
 800980c:	4613      	mov	r3, r2
 800980e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009810:	4b0b      	ldr	r3, [pc, #44]	@ (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	0c1b      	lsrs	r3, r3, #16
 8009816:	f003 0303 	and.w	r3, r3, #3
 800981a:	3301      	adds	r3, #1
 800981c:	005b      	lsls	r3, r3, #1
 800981e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8009820:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009822:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009824:	fbb2 f3f3 	udiv	r3, r2, r3
 8009828:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800982a:	e002      	b.n	8009832 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800982c:	4b05      	ldr	r3, [pc, #20]	@ (8009844 <HAL_RCC_GetSysClockFreq+0x204>)
 800982e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009830:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009832:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009834:	4618      	mov	r0, r3
 8009836:	3750      	adds	r7, #80	@ 0x50
 8009838:	46bd      	mov	sp, r7
 800983a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800983e:	bf00      	nop
 8009840:	40023800 	.word	0x40023800
 8009844:	00f42400 	.word	0x00f42400
 8009848:	007a1200 	.word	0x007a1200

0800984c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800984c:	b480      	push	{r7}
 800984e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009850:	4b03      	ldr	r3, [pc, #12]	@ (8009860 <HAL_RCC_GetHCLKFreq+0x14>)
 8009852:	681b      	ldr	r3, [r3, #0]
}
 8009854:	4618      	mov	r0, r3
 8009856:	46bd      	mov	sp, r7
 8009858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985c:	4770      	bx	lr
 800985e:	bf00      	nop
 8009860:	200000c0 	.word	0x200000c0

08009864 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009868:	f7ff fff0 	bl	800984c <HAL_RCC_GetHCLKFreq>
 800986c:	4602      	mov	r2, r0
 800986e:	4b05      	ldr	r3, [pc, #20]	@ (8009884 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	0a9b      	lsrs	r3, r3, #10
 8009874:	f003 0307 	and.w	r3, r3, #7
 8009878:	4903      	ldr	r1, [pc, #12]	@ (8009888 <HAL_RCC_GetPCLK1Freq+0x24>)
 800987a:	5ccb      	ldrb	r3, [r1, r3]
 800987c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009880:	4618      	mov	r0, r3
 8009882:	bd80      	pop	{r7, pc}
 8009884:	40023800 	.word	0x40023800
 8009888:	080158ec 	.word	0x080158ec

0800988c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b086      	sub	sp, #24
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009894:	2300      	movs	r3, #0
 8009896:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009898:	2300      	movs	r3, #0
 800989a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f003 0301 	and.w	r3, r3, #1
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d105      	bne.n	80098b4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d035      	beq.n	8009920 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80098b4:	4b62      	ldr	r3, [pc, #392]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80098b6:	2200      	movs	r2, #0
 80098b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80098ba:	f7fa f8c3 	bl	8003a44 <HAL_GetTick>
 80098be:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80098c0:	e008      	b.n	80098d4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80098c2:	f7fa f8bf 	bl	8003a44 <HAL_GetTick>
 80098c6:	4602      	mov	r2, r0
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	1ad3      	subs	r3, r2, r3
 80098cc:	2b02      	cmp	r3, #2
 80098ce:	d901      	bls.n	80098d4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80098d0:	2303      	movs	r3, #3
 80098d2:	e0b0      	b.n	8009a36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80098d4:	4b5b      	ldr	r3, [pc, #364]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d1f0      	bne.n	80098c2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	685b      	ldr	r3, [r3, #4]
 80098e4:	019a      	lsls	r2, r3, #6
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	071b      	lsls	r3, r3, #28
 80098ec:	4955      	ldr	r1, [pc, #340]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80098ee:	4313      	orrs	r3, r2
 80098f0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80098f4:	4b52      	ldr	r3, [pc, #328]	@ (8009a40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80098f6:	2201      	movs	r2, #1
 80098f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80098fa:	f7fa f8a3 	bl	8003a44 <HAL_GetTick>
 80098fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009900:	e008      	b.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009902:	f7fa f89f 	bl	8003a44 <HAL_GetTick>
 8009906:	4602      	mov	r2, r0
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	1ad3      	subs	r3, r2, r3
 800990c:	2b02      	cmp	r3, #2
 800990e:	d901      	bls.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009910:	2303      	movs	r3, #3
 8009912:	e090      	b.n	8009a36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009914:	4b4b      	ldr	r3, [pc, #300]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800991c:	2b00      	cmp	r3, #0
 800991e:	d0f0      	beq.n	8009902 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f003 0302 	and.w	r3, r3, #2
 8009928:	2b00      	cmp	r3, #0
 800992a:	f000 8083 	beq.w	8009a34 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800992e:	2300      	movs	r3, #0
 8009930:	60fb      	str	r3, [r7, #12]
 8009932:	4b44      	ldr	r3, [pc, #272]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009936:	4a43      	ldr	r2, [pc, #268]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009938:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800993c:	6413      	str	r3, [r2, #64]	@ 0x40
 800993e:	4b41      	ldr	r3, [pc, #260]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009942:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009946:	60fb      	str	r3, [r7, #12]
 8009948:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800994a:	4b3f      	ldr	r3, [pc, #252]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4a3e      	ldr	r2, [pc, #248]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009950:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009954:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009956:	f7fa f875 	bl	8003a44 <HAL_GetTick>
 800995a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800995c:	e008      	b.n	8009970 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800995e:	f7fa f871 	bl	8003a44 <HAL_GetTick>
 8009962:	4602      	mov	r2, r0
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	1ad3      	subs	r3, r2, r3
 8009968:	2b02      	cmp	r3, #2
 800996a:	d901      	bls.n	8009970 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800996c:	2303      	movs	r3, #3
 800996e:	e062      	b.n	8009a36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8009970:	4b35      	ldr	r3, [pc, #212]	@ (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009978:	2b00      	cmp	r3, #0
 800997a:	d0f0      	beq.n	800995e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800997c:	4b31      	ldr	r3, [pc, #196]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800997e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009980:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009984:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d02f      	beq.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0x160>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	68db      	ldr	r3, [r3, #12]
 8009990:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009994:	693a      	ldr	r2, [r7, #16]
 8009996:	429a      	cmp	r2, r3
 8009998:	d028      	beq.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800999a:	4b2a      	ldr	r3, [pc, #168]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800999c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800999e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80099a2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80099a4:	4b29      	ldr	r3, [pc, #164]	@ (8009a4c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80099a6:	2201      	movs	r2, #1
 80099a8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80099aa:	4b28      	ldr	r3, [pc, #160]	@ (8009a4c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80099ac:	2200      	movs	r2, #0
 80099ae:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80099b0:	4a24      	ldr	r2, [pc, #144]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80099b2:	693b      	ldr	r3, [r7, #16]
 80099b4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80099b6:	4b23      	ldr	r3, [pc, #140]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80099b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099ba:	f003 0301 	and.w	r3, r3, #1
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d114      	bne.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80099c2:	f7fa f83f 	bl	8003a44 <HAL_GetTick>
 80099c6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80099c8:	e00a      	b.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80099ca:	f7fa f83b 	bl	8003a44 <HAL_GetTick>
 80099ce:	4602      	mov	r2, r0
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	1ad3      	subs	r3, r2, r3
 80099d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099d8:	4293      	cmp	r3, r2
 80099da:	d901      	bls.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80099dc:	2303      	movs	r3, #3
 80099de:	e02a      	b.n	8009a36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80099e0:	4b18      	ldr	r3, [pc, #96]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80099e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099e4:	f003 0302 	and.w	r3, r3, #2
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d0ee      	beq.n	80099ca <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80099f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80099f8:	d10d      	bne.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80099fa:	4b12      	ldr	r3, [pc, #72]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80099fc:	689b      	ldr	r3, [r3, #8]
 80099fe:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	68db      	ldr	r3, [r3, #12]
 8009a06:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009a0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a0e:	490d      	ldr	r1, [pc, #52]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a10:	4313      	orrs	r3, r2
 8009a12:	608b      	str	r3, [r1, #8]
 8009a14:	e005      	b.n	8009a22 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8009a16:	4b0b      	ldr	r3, [pc, #44]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a18:	689b      	ldr	r3, [r3, #8]
 8009a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a1c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8009a20:	6093      	str	r3, [r2, #8]
 8009a22:	4b08      	ldr	r3, [pc, #32]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a24:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009a2e:	4905      	ldr	r1, [pc, #20]	@ (8009a44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009a30:	4313      	orrs	r3, r2
 8009a32:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8009a34:	2300      	movs	r3, #0
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3718      	adds	r7, #24
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}
 8009a3e:	bf00      	nop
 8009a40:	42470068 	.word	0x42470068
 8009a44:	40023800 	.word	0x40023800
 8009a48:	40007000 	.word	0x40007000
 8009a4c:	42470e40 	.word	0x42470e40

08009a50 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b085      	sub	sp, #20
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2203      	movs	r2, #3
 8009a5c:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8009a5e:	4b11      	ldr	r3, [pc, #68]	@ (8009aa4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009a60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a64:	099b      	lsrs	r3, r3, #6
 8009a66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8009aa4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009a70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a74:	0f1b      	lsrs	r3, r3, #28
 8009a76:	f003 0207 	and.w	r2, r3, #7
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8009a7e:	4b09      	ldr	r3, [pc, #36]	@ (8009aa4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009a86:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8009a88:	4b06      	ldr	r3, [pc, #24]	@ (8009aa4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a8c:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	431a      	orrs	r2, r3
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8009a98:	bf00      	nop
 8009a9a:	3714      	adds	r7, #20
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr
 8009aa4:	40023800 	.word	0x40023800

08009aa8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b087      	sub	sp, #28
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8009abc:	2300      	movs	r3, #0
 8009abe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d13f      	bne.n	8009b46 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8009ac6:	4b24      	ldr	r3, [pc, #144]	@ (8009b58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009ac8:	689b      	ldr	r3, [r3, #8]
 8009aca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009ace:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d006      	beq.n	8009ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009adc:	d12f      	bne.n	8009b3e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8009ade:	4b1f      	ldr	r3, [pc, #124]	@ (8009b5c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8009ae0:	617b      	str	r3, [r7, #20]
          break;
 8009ae2:	e02f      	b.n	8009b44 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8009ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8009b58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009aec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009af0:	d108      	bne.n	8009b04 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009af2:	4b19      	ldr	r3, [pc, #100]	@ (8009b58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009afa:	4a19      	ldr	r2, [pc, #100]	@ (8009b60 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8009afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b00:	613b      	str	r3, [r7, #16]
 8009b02:	e007      	b.n	8009b14 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8009b04:	4b14      	ldr	r3, [pc, #80]	@ (8009b58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009b06:	685b      	ldr	r3, [r3, #4]
 8009b08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009b0c:	4a15      	ldr	r2, [pc, #84]	@ (8009b64 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8009b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b12:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8009b14:	4b10      	ldr	r3, [pc, #64]	@ (8009b58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009b16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b1a:	099b      	lsrs	r3, r3, #6
 8009b1c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	fb02 f303 	mul.w	r3, r2, r3
 8009b26:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8009b28:	4b0b      	ldr	r3, [pc, #44]	@ (8009b58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009b2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b2e:	0f1b      	lsrs	r3, r3, #28
 8009b30:	f003 0307 	and.w	r3, r3, #7
 8009b34:	68ba      	ldr	r2, [r7, #8]
 8009b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b3a:	617b      	str	r3, [r7, #20]
          break;
 8009b3c:	e002      	b.n	8009b44 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	617b      	str	r3, [r7, #20]
          break;
 8009b42:	bf00      	nop
        }
      }
      break;
 8009b44:	e000      	b.n	8009b48 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8009b46:	bf00      	nop
    }
  }
  return frequency;
 8009b48:	697b      	ldr	r3, [r7, #20]
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	371c      	adds	r7, #28
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b54:	4770      	bx	lr
 8009b56:	bf00      	nop
 8009b58:	40023800 	.word	0x40023800
 8009b5c:	00bb8000 	.word	0x00bb8000
 8009b60:	007a1200 	.word	0x007a1200
 8009b64:	00f42400 	.word	0x00f42400

08009b68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b082      	sub	sp, #8
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d101      	bne.n	8009b7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009b76:	2301      	movs	r3, #1
 8009b78:	e083      	b.n	8009c82 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d108      	bne.n	8009b94 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	685b      	ldr	r3, [r3, #4]
 8009b86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009b8a:	d009      	beq.n	8009ba0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	61da      	str	r2, [r3, #28]
 8009b92:	e005      	b.n	8009ba0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2200      	movs	r2, #0
 8009b98:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d106      	bne.n	8009bba <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f000 f890 	bl	8009cda <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2202      	movs	r2, #2
 8009bbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009bd0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	689b      	ldr	r3, [r3, #8]
 8009bde:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009be2:	431a      	orrs	r2, r3
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	68db      	ldr	r3, [r3, #12]
 8009be8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009bec:	431a      	orrs	r2, r3
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	691b      	ldr	r3, [r3, #16]
 8009bf2:	f003 0302 	and.w	r3, r3, #2
 8009bf6:	431a      	orrs	r2, r3
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	695b      	ldr	r3, [r3, #20]
 8009bfc:	f003 0301 	and.w	r3, r3, #1
 8009c00:	431a      	orrs	r2, r3
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	699b      	ldr	r3, [r3, #24]
 8009c06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c0a:	431a      	orrs	r2, r3
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	69db      	ldr	r3, [r3, #28]
 8009c10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009c14:	431a      	orrs	r2, r3
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6a1b      	ldr	r3, [r3, #32]
 8009c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c1e:	ea42 0103 	orr.w	r1, r2, r3
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c26:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	430a      	orrs	r2, r1
 8009c30:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	699b      	ldr	r3, [r3, #24]
 8009c36:	0c1b      	lsrs	r3, r3, #16
 8009c38:	f003 0104 	and.w	r1, r3, #4
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c40:	f003 0210 	and.w	r2, r3, #16
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	430a      	orrs	r2, r1
 8009c4a:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c54:	d105      	bne.n	8009c62 <HAL_SPI_Init+0xfa>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	b292      	uxth	r2, r2
 8009c60:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	69da      	ldr	r2, [r3, #28]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009c70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2201      	movs	r2, #1
 8009c7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009c80:	2300      	movs	r3, #0
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3708      	adds	r7, #8
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}

08009c8a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8009c8a:	b580      	push	{r7, lr}
 8009c8c:	b082      	sub	sp, #8
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d101      	bne.n	8009c9c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8009c98:	2301      	movs	r3, #1
 8009c9a:	e01a      	b.n	8009cd2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2202      	movs	r2, #2
 8009ca0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	681a      	ldr	r2, [r3, #0]
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009cb2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f000 f81a 	bl	8009cee <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3708      	adds	r7, #8
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}

08009cda <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8009cda:	b480      	push	{r7}
 8009cdc:	b083      	sub	sp, #12
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8009ce2:	bf00      	nop
 8009ce4:	370c      	adds	r7, #12
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cec:	4770      	bx	lr

08009cee <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8009cee:	b480      	push	{r7}
 8009cf0:	b083      	sub	sp, #12
 8009cf2:	af00      	add	r7, sp, #0
 8009cf4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8009cf6:	bf00      	nop
 8009cf8:	370c      	adds	r7, #12
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d00:	4770      	bx	lr

08009d02 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009d02:	b580      	push	{r7, lr}
 8009d04:	b08e      	sub	sp, #56	@ 0x38
 8009d06:	af02      	add	r7, sp, #8
 8009d08:	60f8      	str	r0, [r7, #12]
 8009d0a:	60b9      	str	r1, [r7, #8]
 8009d0c:	607a      	str	r2, [r7, #4]
 8009d0e:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_TxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8009d10:	2300      	movs	r3, #0
 8009d12:	61bb      	str	r3, [r7, #24]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009d14:	2301      	movs	r3, #1
 8009d16:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009d18:	f7f9 fe94 	bl	8003a44 <HAL_GetTick>
 8009d1c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009d24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  tmp_mode            = hspi->Init.Mode;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	623b      	str	r3, [r7, #32]
  initial_TxXferCount = Size;
 8009d2e:	887b      	ldrh	r3, [r7, #2]
 8009d30:	83fb      	strh	r3, [r7, #30]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009d32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	d00d      	beq.n	8009d56 <HAL_SPI_TransmitReceive+0x54>
 8009d3a:	6a3b      	ldr	r3, [r7, #32]
 8009d3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009d40:	d107      	bne.n	8009d52 <HAL_SPI_TransmitReceive+0x50>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d103      	bne.n	8009d52 <HAL_SPI_TransmitReceive+0x50>
 8009d4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d4e:	2b04      	cmp	r3, #4
 8009d50:	d001      	beq.n	8009d56 <HAL_SPI_TransmitReceive+0x54>
  {
    return HAL_BUSY;
 8009d52:	2302      	movs	r3, #2
 8009d54:	e21c      	b.n	800a190 <HAL_SPI_TransmitReceive+0x48e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d005      	beq.n	8009d68 <HAL_SPI_TransmitReceive+0x66>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d002      	beq.n	8009d68 <HAL_SPI_TransmitReceive+0x66>
 8009d62:	887b      	ldrh	r3, [r7, #2]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d101      	bne.n	8009d6c <HAL_SPI_TransmitReceive+0x6a>
  {
    return HAL_ERROR;
 8009d68:	2301      	movs	r3, #1
 8009d6a:	e211      	b.n	800a190 <HAL_SPI_TransmitReceive+0x48e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009d72:	2b01      	cmp	r3, #1
 8009d74:	d101      	bne.n	8009d7a <HAL_SPI_TransmitReceive+0x78>
 8009d76:	2302      	movs	r3, #2
 8009d78:	e20a      	b.n	800a190 <HAL_SPI_TransmitReceive+0x48e>
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009d88:	b2db      	uxtb	r3, r3
 8009d8a:	2b04      	cmp	r3, #4
 8009d8c:	d003      	beq.n	8009d96 <HAL_SPI_TransmitReceive+0x94>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	2205      	movs	r2, #5
 8009d92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	687a      	ldr	r2, [r7, #4]
 8009da0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	887a      	ldrh	r2, [r7, #2]
 8009da6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	887a      	ldrh	r2, [r7, #2]
 8009dac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	68ba      	ldr	r2, [r7, #8]
 8009db2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	887a      	ldrh	r2, [r7, #2]
 8009db8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	887a      	ldrh	r2, [r7, #2]
 8009dbe:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009dd4:	d10f      	bne.n	8009df6 <HAL_SPI_TransmitReceive+0xf4>
  {
    SPI_RESET_CRC(hspi);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	681a      	ldr	r2, [r3, #0]
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009de4:	601a      	str	r2, [r3, #0]
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009df4:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e00:	2b40      	cmp	r3, #64	@ 0x40
 8009e02:	d007      	beq.n	8009e14 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	681a      	ldr	r2, [r3, #0]
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	68db      	ldr	r3, [r3, #12]
 8009e18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e1c:	f040 80a4 	bne.w	8009f68 <HAL_SPI_TransmitReceive+0x266>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	685b      	ldr	r3, [r3, #4]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d003      	beq.n	8009e30 <HAL_SPI_TransmitReceive+0x12e>
 8009e28:	8bfb      	ldrh	r3, [r7, #30]
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	f040 8091 	bne.w	8009f52 <HAL_SPI_TransmitReceive+0x250>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e34:	881a      	ldrh	r2, [r3, #0]
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e40:	1c9a      	adds	r2, r3, #2
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009e4a:	b29b      	uxth	r3, r3
 8009e4c:	3b01      	subs	r3, #1
 8009e4e:	b29a      	uxth	r2, r3
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	86da      	strh	r2, [r3, #54]	@ 0x36

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d179      	bne.n	8009f52 <HAL_SPI_TransmitReceive+0x250>
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009e66:	d174      	bne.n	8009f52 <HAL_SPI_TransmitReceive+0x250>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	681a      	ldr	r2, [r3, #0]
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009e76:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e78:	e06b      	b.n	8009f52 <HAL_SPI_TransmitReceive+0x250>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	f003 0302 	and.w	r3, r3, #2
 8009e84:	2b02      	cmp	r3, #2
 8009e86:	d12d      	bne.n	8009ee4 <HAL_SPI_TransmitReceive+0x1e2>
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009e8c:	b29b      	uxth	r3, r3
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d028      	beq.n	8009ee4 <HAL_SPI_TransmitReceive+0x1e2>
 8009e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d125      	bne.n	8009ee4 <HAL_SPI_TransmitReceive+0x1e2>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e9c:	881a      	ldrh	r2, [r3, #0]
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ea8:	1c9a      	adds	r2, r3, #2
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009eb2:	b29b      	uxth	r3, r3
 8009eb4:	3b01      	subs	r3, #1
 8009eb6:	b29a      	uxth	r2, r3
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009ec4:	b29b      	uxth	r3, r3
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d10c      	bne.n	8009ee4 <HAL_SPI_TransmitReceive+0x1e2>
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ece:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ed2:	d107      	bne.n	8009ee4 <HAL_SPI_TransmitReceive+0x1e2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009ee2:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	689b      	ldr	r3, [r3, #8]
 8009eea:	f003 0301 	and.w	r3, r3, #1
 8009eee:	2b01      	cmp	r3, #1
 8009ef0:	d119      	bne.n	8009f26 <HAL_SPI_TransmitReceive+0x224>
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d014      	beq.n	8009f26 <HAL_SPI_TransmitReceive+0x224>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	68da      	ldr	r2, [r3, #12]
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f06:	b292      	uxth	r2, r2
 8009f08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f0e:	1c9a      	adds	r2, r3, #2
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	3b01      	subs	r3, #1
 8009f1c:	b29a      	uxth	r2, r3
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009f22:	2301      	movs	r3, #1
 8009f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009f26:	f7f9 fd8d 	bl	8003a44 <HAL_GetTick>
 8009f2a:	4602      	mov	r2, r0
 8009f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f2e:	1ad3      	subs	r3, r2, r3
 8009f30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d80d      	bhi.n	8009f52 <HAL_SPI_TransmitReceive+0x250>
 8009f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f3c:	d009      	beq.n	8009f52 <HAL_SPI_TransmitReceive+0x250>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	2201      	movs	r2, #1
 8009f42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009f4e:	2303      	movs	r3, #3
 8009f50:	e11e      	b.n	800a190 <HAL_SPI_TransmitReceive+0x48e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f56:	b29b      	uxth	r3, r3
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d18e      	bne.n	8009e7a <HAL_SPI_TransmitReceive+0x178>
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d189      	bne.n	8009e7a <HAL_SPI_TransmitReceive+0x178>
 8009f66:	e0a7      	b.n	800a0b8 <HAL_SPI_TransmitReceive+0x3b6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	685b      	ldr	r3, [r3, #4]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d003      	beq.n	8009f78 <HAL_SPI_TransmitReceive+0x276>
 8009f70:	8bfb      	ldrh	r3, [r7, #30]
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	f040 8096 	bne.w	800a0a4 <HAL_SPI_TransmitReceive+0x3a2>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	330c      	adds	r3, #12
 8009f82:	7812      	ldrb	r2, [r2, #0]
 8009f84:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f8a:	1c5a      	adds	r2, r3, #1
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	3b01      	subs	r3, #1
 8009f98:	b29a      	uxth	r2, r3
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	86da      	strh	r2, [r3, #54]	@ 0x36

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fa2:	b29b      	uxth	r3, r3
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d17d      	bne.n	800a0a4 <HAL_SPI_TransmitReceive+0x3a2>
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009fb0:	d178      	bne.n	800a0a4 <HAL_SPI_TransmitReceive+0x3a2>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	681a      	ldr	r2, [r3, #0]
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009fc0:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009fc2:	e06f      	b.n	800a0a4 <HAL_SPI_TransmitReceive+0x3a2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	689b      	ldr	r3, [r3, #8]
 8009fca:	f003 0302 	and.w	r3, r3, #2
 8009fce:	2b02      	cmp	r3, #2
 8009fd0:	d12e      	bne.n	800a030 <HAL_SPI_TransmitReceive+0x32e>
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fd6:	b29b      	uxth	r3, r3
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d029      	beq.n	800a030 <HAL_SPI_TransmitReceive+0x32e>
 8009fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fde:	2b01      	cmp	r3, #1
 8009fe0:	d126      	bne.n	800a030 <HAL_SPI_TransmitReceive+0x32e>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	330c      	adds	r3, #12
 8009fec:	7812      	ldrb	r2, [r2, #0]
 8009fee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ff4:	1c5a      	adds	r2, r3, #1
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009ffe:	b29b      	uxth	r3, r3
 800a000:	3b01      	subs	r3, #1
 800a002:	b29a      	uxth	r2, r3
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a008:	2300      	movs	r3, #0
 800a00a:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a010:	b29b      	uxth	r3, r3
 800a012:	2b00      	cmp	r3, #0
 800a014:	d10c      	bne.n	800a030 <HAL_SPI_TransmitReceive+0x32e>
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a01a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a01e:	d107      	bne.n	800a030 <HAL_SPI_TransmitReceive+0x32e>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	681a      	ldr	r2, [r3, #0]
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a02e:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	689b      	ldr	r3, [r3, #8]
 800a036:	f003 0301 	and.w	r3, r3, #1
 800a03a:	2b01      	cmp	r3, #1
 800a03c:	d119      	bne.n	800a072 <HAL_SPI_TransmitReceive+0x370>
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a042:	b29b      	uxth	r3, r3
 800a044:	2b00      	cmp	r3, #0
 800a046:	d014      	beq.n	800a072 <HAL_SPI_TransmitReceive+0x370>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	68da      	ldr	r2, [r3, #12]
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a052:	b2d2      	uxtb	r2, r2
 800a054:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a05a:	1c5a      	adds	r2, r3, #1
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a064:	b29b      	uxth	r3, r3
 800a066:	3b01      	subs	r3, #1
 800a068:	b29a      	uxth	r2, r3
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a06e:	2301      	movs	r3, #1
 800a070:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a072:	f7f9 fce7 	bl	8003a44 <HAL_GetTick>
 800a076:	4602      	mov	r2, r0
 800a078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a07a:	1ad3      	subs	r3, r2, r3
 800a07c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a07e:	429a      	cmp	r2, r3
 800a080:	d803      	bhi.n	800a08a <HAL_SPI_TransmitReceive+0x388>
 800a082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a084:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a088:	d102      	bne.n	800a090 <HAL_SPI_TransmitReceive+0x38e>
 800a08a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d109      	bne.n	800a0a4 <HAL_SPI_TransmitReceive+0x3a2>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	2201      	movs	r2, #1
 800a094:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	2200      	movs	r2, #0
 800a09c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a0a0:	2303      	movs	r3, #3
 800a0a2:	e075      	b.n	800a190 <HAL_SPI_TransmitReceive+0x48e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d18a      	bne.n	8009fc4 <HAL_SPI_TransmitReceive+0x2c2>
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a0b2:	b29b      	uxth	r3, r3
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d185      	bne.n	8009fc4 <HAL_SPI_TransmitReceive+0x2c2>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0c0:	d11f      	bne.n	800a102 <HAL_SPI_TransmitReceive+0x400>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800a0c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0c4:	9300      	str	r3, [sp, #0]
 800a0c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	2101      	movs	r1, #1
 800a0cc:	68f8      	ldr	r0, [r7, #12]
 800a0ce:	f000 f871 	bl	800a1b4 <SPI_WaitFlagStateUntilTimeout>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d00f      	beq.n	800a0f8 <HAL_SPI_TransmitReceive+0x3f6>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0dc:	f043 0202 	orr.w	r2, r3, #2
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	655a      	str	r2, [r3, #84]	@ 0x54
      hspi->State = HAL_SPI_STATE_READY;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      __HAL_UNLOCK(hspi);
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      return HAL_TIMEOUT;
 800a0f4:	2303      	movs	r3, #3
 800a0f6:	e04b      	b.n	800a190 <HAL_SPI_TransmitReceive+0x48e>
    }
    /* Read CRC */
    tmpreg = READ_REG(hspi->Instance->DR);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	68db      	ldr	r3, [r3, #12]
 800a0fe:	61bb      	str	r3, [r7, #24]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 800a100:	69bb      	ldr	r3, [r7, #24]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	689b      	ldr	r3, [r3, #8]
 800a108:	f003 0310 	and.w	r3, r3, #16
 800a10c:	2b10      	cmp	r3, #16
 800a10e:	d110      	bne.n	800a132 <HAL_SPI_TransmitReceive+0x430>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a114:	f043 0202 	orr.w	r2, r3, #2
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800a124:	609a      	str	r2, [r3, #8]
    __HAL_UNLOCK(hspi);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	2200      	movs	r2, #0
 800a12a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a12e:	2301      	movs	r3, #1
 800a130:	e02e      	b.n	800a190 <HAL_SPI_TransmitReceive+0x48e>
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a132:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a134:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a136:	68f8      	ldr	r0, [r7, #12]
 800a138:	f000 f8c4 	bl	800a2c4 <SPI_EndRxTxTransaction>
 800a13c:	4603      	mov	r3, r0
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d008      	beq.n	800a154 <HAL_SPI_TransmitReceive+0x452>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2220      	movs	r2, #32
 800a146:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2200      	movs	r2, #0
 800a14c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a150:	2301      	movs	r3, #1
 800a152:	e01d      	b.n	800a190 <HAL_SPI_TransmitReceive+0x48e>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d10a      	bne.n	800a172 <HAL_SPI_TransmitReceive+0x470>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a15c:	2300      	movs	r3, #0
 800a15e:	617b      	str	r3, [r7, #20]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	68db      	ldr	r3, [r3, #12]
 800a166:	617b      	str	r3, [r7, #20]
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	689b      	ldr	r3, [r3, #8]
 800a16e:	617b      	str	r3, [r7, #20]
 800a170:	697b      	ldr	r3, [r7, #20]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	2201      	movs	r2, #1
 800a176:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	2200      	movs	r2, #0
 800a17e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a186:	2b00      	cmp	r3, #0
 800a188:	d001      	beq.n	800a18e <HAL_SPI_TransmitReceive+0x48c>
  {
    return HAL_ERROR;
 800a18a:	2301      	movs	r3, #1
 800a18c:	e000      	b.n	800a190 <HAL_SPI_TransmitReceive+0x48e>
  }
  else
  {
    return HAL_OK;
 800a18e:	2300      	movs	r3, #0
  }
}
 800a190:	4618      	mov	r0, r3
 800a192:	3730      	adds	r7, #48	@ 0x30
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}

0800a198 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800a198:	b480      	push	{r7}
 800a19a:	b083      	sub	sp, #12
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a1a6:	b2db      	uxtb	r3, r3
}
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	370c      	adds	r7, #12
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b2:	4770      	bx	lr

0800a1b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b088      	sub	sp, #32
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	60b9      	str	r1, [r7, #8]
 800a1be:	603b      	str	r3, [r7, #0]
 800a1c0:	4613      	mov	r3, r2
 800a1c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a1c4:	f7f9 fc3e 	bl	8003a44 <HAL_GetTick>
 800a1c8:	4602      	mov	r2, r0
 800a1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1cc:	1a9b      	subs	r3, r3, r2
 800a1ce:	683a      	ldr	r2, [r7, #0]
 800a1d0:	4413      	add	r3, r2
 800a1d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a1d4:	f7f9 fc36 	bl	8003a44 <HAL_GetTick>
 800a1d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a1da:	4b39      	ldr	r3, [pc, #228]	@ (800a2c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	015b      	lsls	r3, r3, #5
 800a1e0:	0d1b      	lsrs	r3, r3, #20
 800a1e2:	69fa      	ldr	r2, [r7, #28]
 800a1e4:	fb02 f303 	mul.w	r3, r2, r3
 800a1e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a1ea:	e054      	b.n	800a296 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1f2:	d050      	beq.n	800a296 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a1f4:	f7f9 fc26 	bl	8003a44 <HAL_GetTick>
 800a1f8:	4602      	mov	r2, r0
 800a1fa:	69bb      	ldr	r3, [r7, #24]
 800a1fc:	1ad3      	subs	r3, r2, r3
 800a1fe:	69fa      	ldr	r2, [r7, #28]
 800a200:	429a      	cmp	r2, r3
 800a202:	d902      	bls.n	800a20a <SPI_WaitFlagStateUntilTimeout+0x56>
 800a204:	69fb      	ldr	r3, [r7, #28]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d13d      	bne.n	800a286 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	685a      	ldr	r2, [r3, #4]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a218:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	685b      	ldr	r3, [r3, #4]
 800a21e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a222:	d111      	bne.n	800a248 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	689b      	ldr	r3, [r3, #8]
 800a228:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a22c:	d004      	beq.n	800a238 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a236:	d107      	bne.n	800a248 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a246:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a24c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a250:	d10f      	bne.n	800a272 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	681a      	ldr	r2, [r3, #0]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a260:	601a      	str	r2, [r3, #0]
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	681a      	ldr	r2, [r3, #0]
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a270:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	2201      	movs	r2, #1
 800a276:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	2200      	movs	r2, #0
 800a27e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a282:	2303      	movs	r3, #3
 800a284:	e017      	b.n	800a2b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d101      	bne.n	800a290 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a28c:	2300      	movs	r3, #0
 800a28e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a290:	697b      	ldr	r3, [r7, #20]
 800a292:	3b01      	subs	r3, #1
 800a294:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	689a      	ldr	r2, [r3, #8]
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	4013      	ands	r3, r2
 800a2a0:	68ba      	ldr	r2, [r7, #8]
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	bf0c      	ite	eq
 800a2a6:	2301      	moveq	r3, #1
 800a2a8:	2300      	movne	r3, #0
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	461a      	mov	r2, r3
 800a2ae:	79fb      	ldrb	r3, [r7, #7]
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d19b      	bne.n	800a1ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3720      	adds	r7, #32
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	200000c0 	.word	0x200000c0

0800a2c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b088      	sub	sp, #32
 800a2c8:	af02      	add	r7, sp, #8
 800a2ca:	60f8      	str	r0, [r7, #12]
 800a2cc:	60b9      	str	r1, [r7, #8]
 800a2ce:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	9300      	str	r3, [sp, #0]
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	2102      	movs	r1, #2
 800a2da:	68f8      	ldr	r0, [r7, #12]
 800a2dc:	f7ff ff6a 	bl	800a1b4 <SPI_WaitFlagStateUntilTimeout>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d007      	beq.n	800a2f6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2ea:	f043 0220 	orr.w	r2, r3, #32
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a2f2:	2303      	movs	r3, #3
 800a2f4:	e032      	b.n	800a35c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a2f6:	4b1b      	ldr	r3, [pc, #108]	@ (800a364 <SPI_EndRxTxTransaction+0xa0>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a1b      	ldr	r2, [pc, #108]	@ (800a368 <SPI_EndRxTxTransaction+0xa4>)
 800a2fc:	fba2 2303 	umull	r2, r3, r2, r3
 800a300:	0d5b      	lsrs	r3, r3, #21
 800a302:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a306:	fb02 f303 	mul.w	r3, r2, r3
 800a30a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a314:	d112      	bne.n	800a33c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	9300      	str	r3, [sp, #0]
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	2200      	movs	r2, #0
 800a31e:	2180      	movs	r1, #128	@ 0x80
 800a320:	68f8      	ldr	r0, [r7, #12]
 800a322:	f7ff ff47 	bl	800a1b4 <SPI_WaitFlagStateUntilTimeout>
 800a326:	4603      	mov	r3, r0
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d016      	beq.n	800a35a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a330:	f043 0220 	orr.w	r2, r3, #32
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a338:	2303      	movs	r3, #3
 800a33a:	e00f      	b.n	800a35c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d00a      	beq.n	800a358 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	3b01      	subs	r3, #1
 800a346:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	689b      	ldr	r3, [r3, #8]
 800a34e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a352:	2b80      	cmp	r3, #128	@ 0x80
 800a354:	d0f2      	beq.n	800a33c <SPI_EndRxTxTransaction+0x78>
 800a356:	e000      	b.n	800a35a <SPI_EndRxTxTransaction+0x96>
        break;
 800a358:	bf00      	nop
  }

  return HAL_OK;
 800a35a:	2300      	movs	r3, #0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3718      	adds	r7, #24
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	200000c0 	.word	0x200000c0
 800a368:	165e9f81 	.word	0x165e9f81

0800a36c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d101      	bne.n	800a37e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800a37a:	2301      	movs	r3, #1
 800a37c:	e041      	b.n	800a402 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a384:	b2db      	uxtb	r3, r3
 800a386:	2b00      	cmp	r3, #0
 800a388:	d106      	bne.n	800a398 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2200      	movs	r2, #0
 800a38e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f000 f839 	bl	800a40a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2202      	movs	r2, #2
 800a39c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681a      	ldr	r2, [r3, #0]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	3304      	adds	r3, #4
 800a3a8:	4619      	mov	r1, r3
 800a3aa:	4610      	mov	r0, r2
 800a3ac:	f000 fb06 	bl	800a9bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2201      	movs	r2, #1
 800a3c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2201      	movs	r2, #1
 800a3d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2201      	movs	r2, #1
 800a3dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2201      	movs	r2, #1
 800a3ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a400:	2300      	movs	r3, #0
}
 800a402:	4618      	mov	r0, r3
 800a404:	3708      	adds	r7, #8
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}

0800a40a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800a40a:	b480      	push	{r7}
 800a40c:	b083      	sub	sp, #12
 800a40e:	af00      	add	r7, sp, #0
 800a410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800a412:	bf00      	nop
 800a414:	370c      	adds	r7, #12
 800a416:	46bd      	mov	sp, r7
 800a418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41c:	4770      	bx	lr
	...

0800a420 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b084      	sub	sp, #16
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
 800a428:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a42a:	2300      	movs	r3, #0
 800a42c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d109      	bne.n	800a448 <HAL_TIM_OC_Start_IT+0x28>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a43a:	b2db      	uxtb	r3, r3
 800a43c:	2b01      	cmp	r3, #1
 800a43e:	bf14      	ite	ne
 800a440:	2301      	movne	r3, #1
 800a442:	2300      	moveq	r3, #0
 800a444:	b2db      	uxtb	r3, r3
 800a446:	e022      	b.n	800a48e <HAL_TIM_OC_Start_IT+0x6e>
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	2b04      	cmp	r3, #4
 800a44c:	d109      	bne.n	800a462 <HAL_TIM_OC_Start_IT+0x42>
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a454:	b2db      	uxtb	r3, r3
 800a456:	2b01      	cmp	r3, #1
 800a458:	bf14      	ite	ne
 800a45a:	2301      	movne	r3, #1
 800a45c:	2300      	moveq	r3, #0
 800a45e:	b2db      	uxtb	r3, r3
 800a460:	e015      	b.n	800a48e <HAL_TIM_OC_Start_IT+0x6e>
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	2b08      	cmp	r3, #8
 800a466:	d109      	bne.n	800a47c <HAL_TIM_OC_Start_IT+0x5c>
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a46e:	b2db      	uxtb	r3, r3
 800a470:	2b01      	cmp	r3, #1
 800a472:	bf14      	ite	ne
 800a474:	2301      	movne	r3, #1
 800a476:	2300      	moveq	r3, #0
 800a478:	b2db      	uxtb	r3, r3
 800a47a:	e008      	b.n	800a48e <HAL_TIM_OC_Start_IT+0x6e>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a482:	b2db      	uxtb	r3, r3
 800a484:	2b01      	cmp	r3, #1
 800a486:	bf14      	ite	ne
 800a488:	2301      	movne	r3, #1
 800a48a:	2300      	moveq	r3, #0
 800a48c:	b2db      	uxtb	r3, r3
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d001      	beq.n	800a496 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 800a492:	2301      	movs	r3, #1
 800a494:	e0c7      	b.n	800a626 <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d104      	bne.n	800a4a6 <HAL_TIM_OC_Start_IT+0x86>
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2202      	movs	r2, #2
 800a4a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a4a4:	e013      	b.n	800a4ce <HAL_TIM_OC_Start_IT+0xae>
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	2b04      	cmp	r3, #4
 800a4aa:	d104      	bne.n	800a4b6 <HAL_TIM_OC_Start_IT+0x96>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2202      	movs	r2, #2
 800a4b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a4b4:	e00b      	b.n	800a4ce <HAL_TIM_OC_Start_IT+0xae>
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	2b08      	cmp	r3, #8
 800a4ba:	d104      	bne.n	800a4c6 <HAL_TIM_OC_Start_IT+0xa6>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2202      	movs	r2, #2
 800a4c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a4c4:	e003      	b.n	800a4ce <HAL_TIM_OC_Start_IT+0xae>
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2202      	movs	r2, #2
 800a4ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	2b0c      	cmp	r3, #12
 800a4d2:	d841      	bhi.n	800a558 <HAL_TIM_OC_Start_IT+0x138>
 800a4d4:	a201      	add	r2, pc, #4	@ (adr r2, 800a4dc <HAL_TIM_OC_Start_IT+0xbc>)
 800a4d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4da:	bf00      	nop
 800a4dc:	0800a511 	.word	0x0800a511
 800a4e0:	0800a559 	.word	0x0800a559
 800a4e4:	0800a559 	.word	0x0800a559
 800a4e8:	0800a559 	.word	0x0800a559
 800a4ec:	0800a523 	.word	0x0800a523
 800a4f0:	0800a559 	.word	0x0800a559
 800a4f4:	0800a559 	.word	0x0800a559
 800a4f8:	0800a559 	.word	0x0800a559
 800a4fc:	0800a535 	.word	0x0800a535
 800a500:	0800a559 	.word	0x0800a559
 800a504:	0800a559 	.word	0x0800a559
 800a508:	0800a559 	.word	0x0800a559
 800a50c:	0800a547 	.word	0x0800a547
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	68da      	ldr	r2, [r3, #12]
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f042 0202 	orr.w	r2, r2, #2
 800a51e:	60da      	str	r2, [r3, #12]
      break;
 800a520:	e01d      	b.n	800a55e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	68da      	ldr	r2, [r3, #12]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f042 0204 	orr.w	r2, r2, #4
 800a530:	60da      	str	r2, [r3, #12]
      break;
 800a532:	e014      	b.n	800a55e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	68da      	ldr	r2, [r3, #12]
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f042 0208 	orr.w	r2, r2, #8
 800a542:	60da      	str	r2, [r3, #12]
      break;
 800a544:	e00b      	b.n	800a55e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	68da      	ldr	r2, [r3, #12]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f042 0210 	orr.w	r2, r2, #16
 800a554:	60da      	str	r2, [r3, #12]
      break;
 800a556:	e002      	b.n	800a55e <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800a558:	2301      	movs	r3, #1
 800a55a:	73fb      	strb	r3, [r7, #15]
      break;
 800a55c:	bf00      	nop
  }

  if (status == HAL_OK)
 800a55e:	7bfb      	ldrb	r3, [r7, #15]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d15f      	bne.n	800a624 <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	2201      	movs	r2, #1
 800a56a:	6839      	ldr	r1, [r7, #0]
 800a56c:	4618      	mov	r0, r3
 800a56e:	f000 fc81 	bl	800ae74 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4a2e      	ldr	r2, [pc, #184]	@ (800a630 <HAL_TIM_OC_Start_IT+0x210>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	d004      	beq.n	800a586 <HAL_TIM_OC_Start_IT+0x166>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a2c      	ldr	r2, [pc, #176]	@ (800a634 <HAL_TIM_OC_Start_IT+0x214>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d101      	bne.n	800a58a <HAL_TIM_OC_Start_IT+0x16a>
 800a586:	2301      	movs	r3, #1
 800a588:	e000      	b.n	800a58c <HAL_TIM_OC_Start_IT+0x16c>
 800a58a:	2300      	movs	r3, #0
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d007      	beq.n	800a5a0 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a59e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a22      	ldr	r2, [pc, #136]	@ (800a630 <HAL_TIM_OC_Start_IT+0x210>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d022      	beq.n	800a5f0 <HAL_TIM_OC_Start_IT+0x1d0>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5b2:	d01d      	beq.n	800a5f0 <HAL_TIM_OC_Start_IT+0x1d0>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	4a1f      	ldr	r2, [pc, #124]	@ (800a638 <HAL_TIM_OC_Start_IT+0x218>)
 800a5ba:	4293      	cmp	r3, r2
 800a5bc:	d018      	beq.n	800a5f0 <HAL_TIM_OC_Start_IT+0x1d0>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	4a1e      	ldr	r2, [pc, #120]	@ (800a63c <HAL_TIM_OC_Start_IT+0x21c>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d013      	beq.n	800a5f0 <HAL_TIM_OC_Start_IT+0x1d0>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a1c      	ldr	r2, [pc, #112]	@ (800a640 <HAL_TIM_OC_Start_IT+0x220>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d00e      	beq.n	800a5f0 <HAL_TIM_OC_Start_IT+0x1d0>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4a17      	ldr	r2, [pc, #92]	@ (800a634 <HAL_TIM_OC_Start_IT+0x214>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d009      	beq.n	800a5f0 <HAL_TIM_OC_Start_IT+0x1d0>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a18      	ldr	r2, [pc, #96]	@ (800a644 <HAL_TIM_OC_Start_IT+0x224>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d004      	beq.n	800a5f0 <HAL_TIM_OC_Start_IT+0x1d0>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a17      	ldr	r2, [pc, #92]	@ (800a648 <HAL_TIM_OC_Start_IT+0x228>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d111      	bne.n	800a614 <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	689b      	ldr	r3, [r3, #8]
 800a5f6:	f003 0307 	and.w	r3, r3, #7
 800a5fa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5fc:	68bb      	ldr	r3, [r7, #8]
 800a5fe:	2b06      	cmp	r3, #6
 800a600:	d010      	beq.n	800a624 <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f042 0201 	orr.w	r2, r2, #1
 800a610:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a612:	e007      	b.n	800a624 <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f042 0201 	orr.w	r2, r2, #1
 800a622:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800a624:	7bfb      	ldrb	r3, [r7, #15]
}
 800a626:	4618      	mov	r0, r3
 800a628:	3710      	adds	r7, #16
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	40010000 	.word	0x40010000
 800a634:	40010400 	.word	0x40010400
 800a638:	40000400 	.word	0x40000400
 800a63c:	40000800 	.word	0x40000800
 800a640:	40000c00 	.word	0x40000c00
 800a644:	40014000 	.word	0x40014000
 800a648:	40001800 	.word	0x40001800

0800a64c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b084      	sub	sp, #16
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	68db      	ldr	r3, [r3, #12]
 800a65a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	691b      	ldr	r3, [r3, #16]
 800a662:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	f003 0302 	and.w	r3, r3, #2
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d020      	beq.n	800a6b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	f003 0302 	and.w	r3, r3, #2
 800a674:	2b00      	cmp	r3, #0
 800a676:	d01b      	beq.n	800a6b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	f06f 0202 	mvn.w	r2, #2
 800a680:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2201      	movs	r2, #1
 800a686:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	699b      	ldr	r3, [r3, #24]
 800a68e:	f003 0303 	and.w	r3, r3, #3
 800a692:	2b00      	cmp	r3, #0
 800a694:	d003      	beq.n	800a69e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f000 f972 	bl	800a980 <HAL_TIM_IC_CaptureCallback>
 800a69c:	e005      	b.n	800a6aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f7f6 f916 	bl	80008d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f000 f975 	bl	800a994 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	f003 0304 	and.w	r3, r3, #4
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d020      	beq.n	800a6fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	f003 0304 	and.w	r3, r3, #4
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d01b      	beq.n	800a6fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f06f 0204 	mvn.w	r2, #4
 800a6cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2202      	movs	r2, #2
 800a6d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	699b      	ldr	r3, [r3, #24]
 800a6da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d003      	beq.n	800a6ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 f94c 	bl	800a980 <HAL_TIM_IC_CaptureCallback>
 800a6e8:	e005      	b.n	800a6f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f7f6 f8f0 	bl	80008d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 f94f 	bl	800a994 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	f003 0308 	and.w	r3, r3, #8
 800a702:	2b00      	cmp	r3, #0
 800a704:	d020      	beq.n	800a748 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f003 0308 	and.w	r3, r3, #8
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d01b      	beq.n	800a748 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f06f 0208 	mvn.w	r2, #8
 800a718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2204      	movs	r2, #4
 800a71e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	69db      	ldr	r3, [r3, #28]
 800a726:	f003 0303 	and.w	r3, r3, #3
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d003      	beq.n	800a736 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f000 f926 	bl	800a980 <HAL_TIM_IC_CaptureCallback>
 800a734:	e005      	b.n	800a742 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f7f6 f8ca 	bl	80008d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f000 f929 	bl	800a994 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2200      	movs	r2, #0
 800a746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	f003 0310 	and.w	r3, r3, #16
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d020      	beq.n	800a794 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	f003 0310 	and.w	r3, r3, #16
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d01b      	beq.n	800a794 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f06f 0210 	mvn.w	r2, #16
 800a764:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2208      	movs	r2, #8
 800a76a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	69db      	ldr	r3, [r3, #28]
 800a772:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a776:	2b00      	cmp	r3, #0
 800a778:	d003      	beq.n	800a782 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f000 f900 	bl	800a980 <HAL_TIM_IC_CaptureCallback>
 800a780:	e005      	b.n	800a78e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f7f6 f8a4 	bl	80008d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f000 f903 	bl	800a994 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2200      	movs	r2, #0
 800a792:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	f003 0301 	and.w	r3, r3, #1
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d00c      	beq.n	800a7b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	f003 0301 	and.w	r3, r3, #1
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d007      	beq.n	800a7b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f06f 0201 	mvn.w	r2, #1
 800a7b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f000 f8da 	bl	800a96c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d00c      	beq.n	800a7dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d007      	beq.n	800a7dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a7d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f000 fb7b 	bl	800aed2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d00c      	beq.n	800a800 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d007      	beq.n	800a800 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a7f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 f8d4 	bl	800a9a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	f003 0320 	and.w	r3, r3, #32
 800a806:	2b00      	cmp	r3, #0
 800a808:	d00c      	beq.n	800a824 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	f003 0320 	and.w	r3, r3, #32
 800a810:	2b00      	cmp	r3, #0
 800a812:	d007      	beq.n	800a824 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f06f 0220 	mvn.w	r2, #32
 800a81c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 fb4d 	bl	800aebe <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a824:	bf00      	nop
 800a826:	3710      	adds	r7, #16
 800a828:	46bd      	mov	sp, r7
 800a82a:	bd80      	pop	{r7, pc}

0800a82c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b086      	sub	sp, #24
 800a830:	af00      	add	r7, sp, #0
 800a832:	60f8      	str	r0, [r7, #12]
 800a834:	60b9      	str	r1, [r7, #8]
 800a836:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a838:	2300      	movs	r3, #0
 800a83a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a842:	2b01      	cmp	r3, #1
 800a844:	d101      	bne.n	800a84a <HAL_TIM_OC_ConfigChannel+0x1e>
 800a846:	2302      	movs	r3, #2
 800a848:	e048      	b.n	800a8dc <HAL_TIM_OC_ConfigChannel+0xb0>
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2201      	movs	r2, #1
 800a84e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2b0c      	cmp	r3, #12
 800a856:	d839      	bhi.n	800a8cc <HAL_TIM_OC_ConfigChannel+0xa0>
 800a858:	a201      	add	r2, pc, #4	@ (adr r2, 800a860 <HAL_TIM_OC_ConfigChannel+0x34>)
 800a85a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a85e:	bf00      	nop
 800a860:	0800a895 	.word	0x0800a895
 800a864:	0800a8cd 	.word	0x0800a8cd
 800a868:	0800a8cd 	.word	0x0800a8cd
 800a86c:	0800a8cd 	.word	0x0800a8cd
 800a870:	0800a8a3 	.word	0x0800a8a3
 800a874:	0800a8cd 	.word	0x0800a8cd
 800a878:	0800a8cd 	.word	0x0800a8cd
 800a87c:	0800a8cd 	.word	0x0800a8cd
 800a880:	0800a8b1 	.word	0x0800a8b1
 800a884:	0800a8cd 	.word	0x0800a8cd
 800a888:	0800a8cd 	.word	0x0800a8cd
 800a88c:	0800a8cd 	.word	0x0800a8cd
 800a890:	0800a8bf 	.word	0x0800a8bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	68b9      	ldr	r1, [r7, #8]
 800a89a:	4618      	mov	r0, r3
 800a89c:	f000 f93a 	bl	800ab14 <TIM_OC1_SetConfig>
      break;
 800a8a0:	e017      	b.n	800a8d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	68b9      	ldr	r1, [r7, #8]
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f000 f9a3 	bl	800abf4 <TIM_OC2_SetConfig>
      break;
 800a8ae:	e010      	b.n	800a8d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	68b9      	ldr	r1, [r7, #8]
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f000 fa12 	bl	800ace0 <TIM_OC3_SetConfig>
      break;
 800a8bc:	e009      	b.n	800a8d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	68b9      	ldr	r1, [r7, #8]
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	f000 fa7f 	bl	800adc8 <TIM_OC4_SetConfig>
      break;
 800a8ca:	e002      	b.n	800a8d2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	75fb      	strb	r3, [r7, #23]
      break;
 800a8d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a8da:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3718      	adds	r7, #24
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}

0800a8e4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b085      	sub	sp, #20
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	2b0c      	cmp	r3, #12
 800a8f6:	d831      	bhi.n	800a95c <HAL_TIM_ReadCapturedValue+0x78>
 800a8f8:	a201      	add	r2, pc, #4	@ (adr r2, 800a900 <HAL_TIM_ReadCapturedValue+0x1c>)
 800a8fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8fe:	bf00      	nop
 800a900:	0800a935 	.word	0x0800a935
 800a904:	0800a95d 	.word	0x0800a95d
 800a908:	0800a95d 	.word	0x0800a95d
 800a90c:	0800a95d 	.word	0x0800a95d
 800a910:	0800a93f 	.word	0x0800a93f
 800a914:	0800a95d 	.word	0x0800a95d
 800a918:	0800a95d 	.word	0x0800a95d
 800a91c:	0800a95d 	.word	0x0800a95d
 800a920:	0800a949 	.word	0x0800a949
 800a924:	0800a95d 	.word	0x0800a95d
 800a928:	0800a95d 	.word	0x0800a95d
 800a92c:	0800a95d 	.word	0x0800a95d
 800a930:	0800a953 	.word	0x0800a953
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a93a:	60fb      	str	r3, [r7, #12]

      break;
 800a93c:	e00f      	b.n	800a95e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a944:	60fb      	str	r3, [r7, #12]

      break;
 800a946:	e00a      	b.n	800a95e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a94e:	60fb      	str	r3, [r7, #12]

      break;
 800a950:	e005      	b.n	800a95e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a958:	60fb      	str	r3, [r7, #12]

      break;
 800a95a:	e000      	b.n	800a95e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800a95c:	bf00      	nop
  }

  return tmpreg;
 800a95e:	68fb      	ldr	r3, [r7, #12]
}
 800a960:	4618      	mov	r0, r3
 800a962:	3714      	adds	r7, #20
 800a964:	46bd      	mov	sp, r7
 800a966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96a:	4770      	bx	lr

0800a96c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b083      	sub	sp, #12
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a974:	bf00      	nop
 800a976:	370c      	adds	r7, #12
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr

0800a980 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a980:	b480      	push	{r7}
 800a982:	b083      	sub	sp, #12
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a988:	bf00      	nop
 800a98a:	370c      	adds	r7, #12
 800a98c:	46bd      	mov	sp, r7
 800a98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a992:	4770      	bx	lr

0800a994 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a994:	b480      	push	{r7}
 800a996:	b083      	sub	sp, #12
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a99c:	bf00      	nop
 800a99e:	370c      	adds	r7, #12
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr

0800a9a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b083      	sub	sp, #12
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a9b0:	bf00      	nop
 800a9b2:	370c      	adds	r7, #12
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ba:	4770      	bx	lr

0800a9bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b085      	sub	sp, #20
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
 800a9c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	4a46      	ldr	r2, [pc, #280]	@ (800aae8 <TIM_Base_SetConfig+0x12c>)
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d013      	beq.n	800a9fc <TIM_Base_SetConfig+0x40>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9da:	d00f      	beq.n	800a9fc <TIM_Base_SetConfig+0x40>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	4a43      	ldr	r2, [pc, #268]	@ (800aaec <TIM_Base_SetConfig+0x130>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d00b      	beq.n	800a9fc <TIM_Base_SetConfig+0x40>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	4a42      	ldr	r2, [pc, #264]	@ (800aaf0 <TIM_Base_SetConfig+0x134>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d007      	beq.n	800a9fc <TIM_Base_SetConfig+0x40>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	4a41      	ldr	r2, [pc, #260]	@ (800aaf4 <TIM_Base_SetConfig+0x138>)
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d003      	beq.n	800a9fc <TIM_Base_SetConfig+0x40>
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	4a40      	ldr	r2, [pc, #256]	@ (800aaf8 <TIM_Base_SetConfig+0x13c>)
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d108      	bne.n	800aa0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	685b      	ldr	r3, [r3, #4]
 800aa08:	68fa      	ldr	r2, [r7, #12]
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	4a35      	ldr	r2, [pc, #212]	@ (800aae8 <TIM_Base_SetConfig+0x12c>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d02b      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa1c:	d027      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	4a32      	ldr	r2, [pc, #200]	@ (800aaec <TIM_Base_SetConfig+0x130>)
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d023      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	4a31      	ldr	r2, [pc, #196]	@ (800aaf0 <TIM_Base_SetConfig+0x134>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d01f      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	4a30      	ldr	r2, [pc, #192]	@ (800aaf4 <TIM_Base_SetConfig+0x138>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d01b      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	4a2f      	ldr	r2, [pc, #188]	@ (800aaf8 <TIM_Base_SetConfig+0x13c>)
 800aa3a:	4293      	cmp	r3, r2
 800aa3c:	d017      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	4a2e      	ldr	r2, [pc, #184]	@ (800aafc <TIM_Base_SetConfig+0x140>)
 800aa42:	4293      	cmp	r3, r2
 800aa44:	d013      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	4a2d      	ldr	r2, [pc, #180]	@ (800ab00 <TIM_Base_SetConfig+0x144>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d00f      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	4a2c      	ldr	r2, [pc, #176]	@ (800ab04 <TIM_Base_SetConfig+0x148>)
 800aa52:	4293      	cmp	r3, r2
 800aa54:	d00b      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	4a2b      	ldr	r2, [pc, #172]	@ (800ab08 <TIM_Base_SetConfig+0x14c>)
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d007      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	4a2a      	ldr	r2, [pc, #168]	@ (800ab0c <TIM_Base_SetConfig+0x150>)
 800aa62:	4293      	cmp	r3, r2
 800aa64:	d003      	beq.n	800aa6e <TIM_Base_SetConfig+0xb2>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	4a29      	ldr	r2, [pc, #164]	@ (800ab10 <TIM_Base_SetConfig+0x154>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d108      	bne.n	800aa80 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	68db      	ldr	r3, [r3, #12]
 800aa7a:	68fa      	ldr	r2, [r7, #12]
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	695b      	ldr	r3, [r3, #20]
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	68fa      	ldr	r2, [r7, #12]
 800aa92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	689a      	ldr	r2, [r3, #8]
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	4a10      	ldr	r2, [pc, #64]	@ (800aae8 <TIM_Base_SetConfig+0x12c>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d003      	beq.n	800aab4 <TIM_Base_SetConfig+0xf8>
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	4a12      	ldr	r2, [pc, #72]	@ (800aaf8 <TIM_Base_SetConfig+0x13c>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d103      	bne.n	800aabc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	691a      	ldr	r2, [r3, #16]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2201      	movs	r2, #1
 800aac0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	691b      	ldr	r3, [r3, #16]
 800aac6:	f003 0301 	and.w	r3, r3, #1
 800aaca:	2b01      	cmp	r3, #1
 800aacc:	d105      	bne.n	800aada <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	691b      	ldr	r3, [r3, #16]
 800aad2:	f023 0201 	bic.w	r2, r3, #1
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	611a      	str	r2, [r3, #16]
  }
}
 800aada:	bf00      	nop
 800aadc:	3714      	adds	r7, #20
 800aade:	46bd      	mov	sp, r7
 800aae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae4:	4770      	bx	lr
 800aae6:	bf00      	nop
 800aae8:	40010000 	.word	0x40010000
 800aaec:	40000400 	.word	0x40000400
 800aaf0:	40000800 	.word	0x40000800
 800aaf4:	40000c00 	.word	0x40000c00
 800aaf8:	40010400 	.word	0x40010400
 800aafc:	40014000 	.word	0x40014000
 800ab00:	40014400 	.word	0x40014400
 800ab04:	40014800 	.word	0x40014800
 800ab08:	40001800 	.word	0x40001800
 800ab0c:	40001c00 	.word	0x40001c00
 800ab10:	40002000 	.word	0x40002000

0800ab14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b087      	sub	sp, #28
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
 800ab1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6a1b      	ldr	r3, [r3, #32]
 800ab22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	6a1b      	ldr	r3, [r3, #32]
 800ab28:	f023 0201 	bic.w	r2, r3, #1
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	685b      	ldr	r3, [r3, #4]
 800ab34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	699b      	ldr	r3, [r3, #24]
 800ab3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	f023 0303 	bic.w	r3, r3, #3
 800ab4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	68fa      	ldr	r2, [r7, #12]
 800ab52:	4313      	orrs	r3, r2
 800ab54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ab56:	697b      	ldr	r3, [r7, #20]
 800ab58:	f023 0302 	bic.w	r3, r3, #2
 800ab5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	689b      	ldr	r3, [r3, #8]
 800ab62:	697a      	ldr	r2, [r7, #20]
 800ab64:	4313      	orrs	r3, r2
 800ab66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	4a20      	ldr	r2, [pc, #128]	@ (800abec <TIM_OC1_SetConfig+0xd8>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d003      	beq.n	800ab78 <TIM_OC1_SetConfig+0x64>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	4a1f      	ldr	r2, [pc, #124]	@ (800abf0 <TIM_OC1_SetConfig+0xdc>)
 800ab74:	4293      	cmp	r3, r2
 800ab76:	d10c      	bne.n	800ab92 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	f023 0308 	bic.w	r3, r3, #8
 800ab7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	68db      	ldr	r3, [r3, #12]
 800ab84:	697a      	ldr	r2, [r7, #20]
 800ab86:	4313      	orrs	r3, r2
 800ab88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	f023 0304 	bic.w	r3, r3, #4
 800ab90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	4a15      	ldr	r2, [pc, #84]	@ (800abec <TIM_OC1_SetConfig+0xd8>)
 800ab96:	4293      	cmp	r3, r2
 800ab98:	d003      	beq.n	800aba2 <TIM_OC1_SetConfig+0x8e>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	4a14      	ldr	r2, [pc, #80]	@ (800abf0 <TIM_OC1_SetConfig+0xdc>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d111      	bne.n	800abc6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aba8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800abb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	695b      	ldr	r3, [r3, #20]
 800abb6:	693a      	ldr	r2, [r7, #16]
 800abb8:	4313      	orrs	r3, r2
 800abba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	699b      	ldr	r3, [r3, #24]
 800abc0:	693a      	ldr	r2, [r7, #16]
 800abc2:	4313      	orrs	r3, r2
 800abc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	693a      	ldr	r2, [r7, #16]
 800abca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	68fa      	ldr	r2, [r7, #12]
 800abd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	685a      	ldr	r2, [r3, #4]
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	697a      	ldr	r2, [r7, #20]
 800abde:	621a      	str	r2, [r3, #32]
}
 800abe0:	bf00      	nop
 800abe2:	371c      	adds	r7, #28
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr
 800abec:	40010000 	.word	0x40010000
 800abf0:	40010400 	.word	0x40010400

0800abf4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800abf4:	b480      	push	{r7}
 800abf6:	b087      	sub	sp, #28
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
 800abfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6a1b      	ldr	r3, [r3, #32]
 800ac02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6a1b      	ldr	r3, [r3, #32]
 800ac08:	f023 0210 	bic.w	r2, r3, #16
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	699b      	ldr	r3, [r3, #24]
 800ac1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	021b      	lsls	r3, r3, #8
 800ac32:	68fa      	ldr	r2, [r7, #12]
 800ac34:	4313      	orrs	r3, r2
 800ac36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ac38:	697b      	ldr	r3, [r7, #20]
 800ac3a:	f023 0320 	bic.w	r3, r3, #32
 800ac3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	011b      	lsls	r3, r3, #4
 800ac46:	697a      	ldr	r2, [r7, #20]
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	4a22      	ldr	r2, [pc, #136]	@ (800acd8 <TIM_OC2_SetConfig+0xe4>)
 800ac50:	4293      	cmp	r3, r2
 800ac52:	d003      	beq.n	800ac5c <TIM_OC2_SetConfig+0x68>
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	4a21      	ldr	r2, [pc, #132]	@ (800acdc <TIM_OC2_SetConfig+0xe8>)
 800ac58:	4293      	cmp	r3, r2
 800ac5a:	d10d      	bne.n	800ac78 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	68db      	ldr	r3, [r3, #12]
 800ac68:	011b      	lsls	r3, r3, #4
 800ac6a:	697a      	ldr	r2, [r7, #20]
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	4a17      	ldr	r2, [pc, #92]	@ (800acd8 <TIM_OC2_SetConfig+0xe4>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	d003      	beq.n	800ac88 <TIM_OC2_SetConfig+0x94>
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	4a16      	ldr	r2, [pc, #88]	@ (800acdc <TIM_OC2_SetConfig+0xe8>)
 800ac84:	4293      	cmp	r3, r2
 800ac86:	d113      	bne.n	800acb0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ac8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ac90:	693b      	ldr	r3, [r7, #16]
 800ac92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ac96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	695b      	ldr	r3, [r3, #20]
 800ac9c:	009b      	lsls	r3, r3, #2
 800ac9e:	693a      	ldr	r2, [r7, #16]
 800aca0:	4313      	orrs	r3, r2
 800aca2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	699b      	ldr	r3, [r3, #24]
 800aca8:	009b      	lsls	r3, r3, #2
 800acaa:	693a      	ldr	r2, [r7, #16]
 800acac:	4313      	orrs	r3, r2
 800acae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	693a      	ldr	r2, [r7, #16]
 800acb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	68fa      	ldr	r2, [r7, #12]
 800acba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	685a      	ldr	r2, [r3, #4]
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	697a      	ldr	r2, [r7, #20]
 800acc8:	621a      	str	r2, [r3, #32]
}
 800acca:	bf00      	nop
 800accc:	371c      	adds	r7, #28
 800acce:	46bd      	mov	sp, r7
 800acd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd4:	4770      	bx	lr
 800acd6:	bf00      	nop
 800acd8:	40010000 	.word	0x40010000
 800acdc:	40010400 	.word	0x40010400

0800ace0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b087      	sub	sp, #28
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6a1b      	ldr	r3, [r3, #32]
 800acee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6a1b      	ldr	r3, [r3, #32]
 800acf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	685b      	ldr	r3, [r3, #4]
 800ad00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	69db      	ldr	r3, [r3, #28]
 800ad06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	f023 0303 	bic.w	r3, r3, #3
 800ad16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	68fa      	ldr	r2, [r7, #12]
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ad28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	689b      	ldr	r3, [r3, #8]
 800ad2e:	021b      	lsls	r3, r3, #8
 800ad30:	697a      	ldr	r2, [r7, #20]
 800ad32:	4313      	orrs	r3, r2
 800ad34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	4a21      	ldr	r2, [pc, #132]	@ (800adc0 <TIM_OC3_SetConfig+0xe0>)
 800ad3a:	4293      	cmp	r3, r2
 800ad3c:	d003      	beq.n	800ad46 <TIM_OC3_SetConfig+0x66>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	4a20      	ldr	r2, [pc, #128]	@ (800adc4 <TIM_OC3_SetConfig+0xe4>)
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d10d      	bne.n	800ad62 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ad4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	68db      	ldr	r3, [r3, #12]
 800ad52:	021b      	lsls	r3, r3, #8
 800ad54:	697a      	ldr	r2, [r7, #20]
 800ad56:	4313      	orrs	r3, r2
 800ad58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ad60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4a16      	ldr	r2, [pc, #88]	@ (800adc0 <TIM_OC3_SetConfig+0xe0>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d003      	beq.n	800ad72 <TIM_OC3_SetConfig+0x92>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	4a15      	ldr	r2, [pc, #84]	@ (800adc4 <TIM_OC3_SetConfig+0xe4>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d113      	bne.n	800ad9a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ad78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ad80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	695b      	ldr	r3, [r3, #20]
 800ad86:	011b      	lsls	r3, r3, #4
 800ad88:	693a      	ldr	r2, [r7, #16]
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	699b      	ldr	r3, [r3, #24]
 800ad92:	011b      	lsls	r3, r3, #4
 800ad94:	693a      	ldr	r2, [r7, #16]
 800ad96:	4313      	orrs	r3, r2
 800ad98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	693a      	ldr	r2, [r7, #16]
 800ad9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	68fa      	ldr	r2, [r7, #12]
 800ada4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	685a      	ldr	r2, [r3, #4]
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	697a      	ldr	r2, [r7, #20]
 800adb2:	621a      	str	r2, [r3, #32]
}
 800adb4:	bf00      	nop
 800adb6:	371c      	adds	r7, #28
 800adb8:	46bd      	mov	sp, r7
 800adba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbe:	4770      	bx	lr
 800adc0:	40010000 	.word	0x40010000
 800adc4:	40010400 	.word	0x40010400

0800adc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800adc8:	b480      	push	{r7}
 800adca:	b087      	sub	sp, #28
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
 800add0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6a1b      	ldr	r3, [r3, #32]
 800add6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6a1b      	ldr	r3, [r3, #32]
 800addc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	685b      	ldr	r3, [r3, #4]
 800ade8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	69db      	ldr	r3, [r3, #28]
 800adee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800adfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	021b      	lsls	r3, r3, #8
 800ae06:	68fa      	ldr	r2, [r7, #12]
 800ae08:	4313      	orrs	r3, r2
 800ae0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ae12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	689b      	ldr	r3, [r3, #8]
 800ae18:	031b      	lsls	r3, r3, #12
 800ae1a:	693a      	ldr	r2, [r7, #16]
 800ae1c:	4313      	orrs	r3, r2
 800ae1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	4a12      	ldr	r2, [pc, #72]	@ (800ae6c <TIM_OC4_SetConfig+0xa4>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d003      	beq.n	800ae30 <TIM_OC4_SetConfig+0x68>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	4a11      	ldr	r2, [pc, #68]	@ (800ae70 <TIM_OC4_SetConfig+0xa8>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d109      	bne.n	800ae44 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ae36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	695b      	ldr	r3, [r3, #20]
 800ae3c:	019b      	lsls	r3, r3, #6
 800ae3e:	697a      	ldr	r2, [r7, #20]
 800ae40:	4313      	orrs	r3, r2
 800ae42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	697a      	ldr	r2, [r7, #20]
 800ae48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	68fa      	ldr	r2, [r7, #12]
 800ae4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	685a      	ldr	r2, [r3, #4]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	693a      	ldr	r2, [r7, #16]
 800ae5c:	621a      	str	r2, [r3, #32]
}
 800ae5e:	bf00      	nop
 800ae60:	371c      	adds	r7, #28
 800ae62:	46bd      	mov	sp, r7
 800ae64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae68:	4770      	bx	lr
 800ae6a:	bf00      	nop
 800ae6c:	40010000 	.word	0x40010000
 800ae70:	40010400 	.word	0x40010400

0800ae74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ae74:	b480      	push	{r7}
 800ae76:	b087      	sub	sp, #28
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	60f8      	str	r0, [r7, #12]
 800ae7c:	60b9      	str	r1, [r7, #8]
 800ae7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	f003 031f 	and.w	r3, r3, #31
 800ae86:	2201      	movs	r2, #1
 800ae88:	fa02 f303 	lsl.w	r3, r2, r3
 800ae8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	6a1a      	ldr	r2, [r3, #32]
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	43db      	mvns	r3, r3
 800ae96:	401a      	ands	r2, r3
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	6a1a      	ldr	r2, [r3, #32]
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	f003 031f 	and.w	r3, r3, #31
 800aea6:	6879      	ldr	r1, [r7, #4]
 800aea8:	fa01 f303 	lsl.w	r3, r1, r3
 800aeac:	431a      	orrs	r2, r3
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	621a      	str	r2, [r3, #32]
}
 800aeb2:	bf00      	nop
 800aeb4:	371c      	adds	r7, #28
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebc:	4770      	bx	lr

0800aebe <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aebe:	b480      	push	{r7}
 800aec0:	b083      	sub	sp, #12
 800aec2:	af00      	add	r7, sp, #0
 800aec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aec6:	bf00      	nop
 800aec8:	370c      	adds	r7, #12
 800aeca:	46bd      	mov	sp, r7
 800aecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed0:	4770      	bx	lr

0800aed2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aed2:	b480      	push	{r7}
 800aed4:	b083      	sub	sp, #12
 800aed6:	af00      	add	r7, sp, #0
 800aed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aeda:	bf00      	nop
 800aedc:	370c      	adds	r7, #12
 800aede:	46bd      	mov	sp, r7
 800aee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee4:	4770      	bx	lr

0800aee6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aee6:	b084      	sub	sp, #16
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b084      	sub	sp, #16
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	f107 001c 	add.w	r0, r7, #28
 800aef4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aef8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800aefc:	2b01      	cmp	r3, #1
 800aefe:	d123      	bne.n	800af48 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af04:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	68db      	ldr	r3, [r3, #12]
 800af10:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800af14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af18:	687a      	ldr	r2, [r7, #4]
 800af1a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800af28:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d105      	bne.n	800af3c <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	68db      	ldr	r3, [r3, #12]
 800af34:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f000 f9dc 	bl	800b2fa <USB_CoreReset>
 800af42:	4603      	mov	r3, r0
 800af44:	73fb      	strb	r3, [r7, #15]
 800af46:	e01b      	b.n	800af80 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	68db      	ldr	r3, [r3, #12]
 800af4c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800af54:	6878      	ldr	r0, [r7, #4]
 800af56:	f000 f9d0 	bl	800b2fa <USB_CoreReset>
 800af5a:	4603      	mov	r3, r0
 800af5c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800af5e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800af62:	2b00      	cmp	r3, #0
 800af64:	d106      	bne.n	800af74 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af6a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	639a      	str	r2, [r3, #56]	@ 0x38
 800af72:	e005      	b.n	800af80 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af78:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800af80:	7fbb      	ldrb	r3, [r7, #30]
 800af82:	2b01      	cmp	r3, #1
 800af84:	d10b      	bne.n	800af9e <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	689b      	ldr	r3, [r3, #8]
 800af8a:	f043 0206 	orr.w	r2, r3, #6
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	689b      	ldr	r3, [r3, #8]
 800af96:	f043 0220 	orr.w	r2, r3, #32
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800af9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800afa0:	4618      	mov	r0, r3
 800afa2:	3710      	adds	r7, #16
 800afa4:	46bd      	mov	sp, r7
 800afa6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800afaa:	b004      	add	sp, #16
 800afac:	4770      	bx	lr

0800afae <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800afae:	b480      	push	{r7}
 800afb0:	b083      	sub	sp, #12
 800afb2:	af00      	add	r7, sp, #0
 800afb4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	689b      	ldr	r3, [r3, #8]
 800afba:	f043 0201 	orr.w	r2, r3, #1
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800afc2:	2300      	movs	r3, #0
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	370c      	adds	r7, #12
 800afc8:	46bd      	mov	sp, r7
 800afca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afce:	4770      	bx	lr

0800afd0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800afd0:	b480      	push	{r7}
 800afd2:	b083      	sub	sp, #12
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	689b      	ldr	r3, [r3, #8]
 800afdc:	f023 0201 	bic.w	r2, r3, #1
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800afe4:	2300      	movs	r3, #0
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	370c      	adds	r7, #12
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr

0800aff2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800aff2:	b580      	push	{r7, lr}
 800aff4:	b084      	sub	sp, #16
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	6078      	str	r0, [r7, #4]
 800affa:	460b      	mov	r3, r1
 800affc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800affe:	2300      	movs	r3, #0
 800b000:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	68db      	ldr	r3, [r3, #12]
 800b006:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b00e:	78fb      	ldrb	r3, [r7, #3]
 800b010:	2b01      	cmp	r3, #1
 800b012:	d115      	bne.n	800b040 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	68db      	ldr	r3, [r3, #12]
 800b018:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b020:	200a      	movs	r0, #10
 800b022:	f7f8 fd1b 	bl	8003a5c <HAL_Delay>
      ms += 10U;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	330a      	adds	r3, #10
 800b02a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 f956 	bl	800b2de <USB_GetMode>
 800b032:	4603      	mov	r3, r0
 800b034:	2b01      	cmp	r3, #1
 800b036:	d01e      	beq.n	800b076 <USB_SetCurrentMode+0x84>
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2bc7      	cmp	r3, #199	@ 0xc7
 800b03c:	d9f0      	bls.n	800b020 <USB_SetCurrentMode+0x2e>
 800b03e:	e01a      	b.n	800b076 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b040:	78fb      	ldrb	r3, [r7, #3]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d115      	bne.n	800b072 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b052:	200a      	movs	r0, #10
 800b054:	f7f8 fd02 	bl	8003a5c <HAL_Delay>
      ms += 10U;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	330a      	adds	r3, #10
 800b05c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f000 f93d 	bl	800b2de <USB_GetMode>
 800b064:	4603      	mov	r3, r0
 800b066:	2b00      	cmp	r3, #0
 800b068:	d005      	beq.n	800b076 <USB_SetCurrentMode+0x84>
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	2bc7      	cmp	r3, #199	@ 0xc7
 800b06e:	d9f0      	bls.n	800b052 <USB_SetCurrentMode+0x60>
 800b070:	e001      	b.n	800b076 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b072:	2301      	movs	r3, #1
 800b074:	e005      	b.n	800b082 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	2bc8      	cmp	r3, #200	@ 0xc8
 800b07a:	d101      	bne.n	800b080 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b07c:	2301      	movs	r3, #1
 800b07e:	e000      	b.n	800b082 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b080:	2300      	movs	r3, #0
}
 800b082:	4618      	mov	r0, r3
 800b084:	3710      	adds	r7, #16
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}

0800b08a <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b08a:	b480      	push	{r7}
 800b08c:	b085      	sub	sp, #20
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
 800b092:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b094:	2300      	movs	r3, #0
 800b096:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	3301      	adds	r3, #1
 800b09c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b0a4:	d901      	bls.n	800b0aa <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b0a6:	2303      	movs	r3, #3
 800b0a8:	e01b      	b.n	800b0e2 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	691b      	ldr	r3, [r3, #16]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	daf2      	bge.n	800b098 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	019b      	lsls	r3, r3, #6
 800b0ba:	f043 0220 	orr.w	r2, r3, #32
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	3301      	adds	r3, #1
 800b0c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b0ce:	d901      	bls.n	800b0d4 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b0d0:	2303      	movs	r3, #3
 800b0d2:	e006      	b.n	800b0e2 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	691b      	ldr	r3, [r3, #16]
 800b0d8:	f003 0320 	and.w	r3, r3, #32
 800b0dc:	2b20      	cmp	r3, #32
 800b0de:	d0f0      	beq.n	800b0c2 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b0e0:	2300      	movs	r3, #0
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3714      	adds	r7, #20
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ec:	4770      	bx	lr

0800b0ee <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b0ee:	b480      	push	{r7}
 800b0f0:	b085      	sub	sp, #20
 800b0f2:	af00      	add	r7, sp, #0
 800b0f4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	3301      	adds	r3, #1
 800b0fe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b106:	d901      	bls.n	800b10c <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b108:	2303      	movs	r3, #3
 800b10a:	e018      	b.n	800b13e <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	691b      	ldr	r3, [r3, #16]
 800b110:	2b00      	cmp	r3, #0
 800b112:	daf2      	bge.n	800b0fa <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b114:	2300      	movs	r3, #0
 800b116:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2210      	movs	r2, #16
 800b11c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	3301      	adds	r3, #1
 800b122:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b12a:	d901      	bls.n	800b130 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b12c:	2303      	movs	r3, #3
 800b12e:	e006      	b.n	800b13e <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	691b      	ldr	r3, [r3, #16]
 800b134:	f003 0310 	and.w	r3, r3, #16
 800b138:	2b10      	cmp	r3, #16
 800b13a:	d0f0      	beq.n	800b11e <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b13c:	2300      	movs	r3, #0
}
 800b13e:	4618      	mov	r0, r3
 800b140:	3714      	adds	r7, #20
 800b142:	46bd      	mov	sp, r7
 800b144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b148:	4770      	bx	lr

0800b14a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b14a:	b480      	push	{r7}
 800b14c:	b089      	sub	sp, #36	@ 0x24
 800b14e:	af00      	add	r7, sp, #0
 800b150:	60f8      	str	r0, [r7, #12]
 800b152:	60b9      	str	r1, [r7, #8]
 800b154:	4611      	mov	r1, r2
 800b156:	461a      	mov	r2, r3
 800b158:	460b      	mov	r3, r1
 800b15a:	71fb      	strb	r3, [r7, #7]
 800b15c:	4613      	mov	r3, r2
 800b15e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b168:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d123      	bne.n	800b1b8 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b170:	88bb      	ldrh	r3, [r7, #4]
 800b172:	3303      	adds	r3, #3
 800b174:	089b      	lsrs	r3, r3, #2
 800b176:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b178:	2300      	movs	r3, #0
 800b17a:	61bb      	str	r3, [r7, #24]
 800b17c:	e018      	b.n	800b1b0 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b17e:	79fb      	ldrb	r3, [r7, #7]
 800b180:	031a      	lsls	r2, r3, #12
 800b182:	697b      	ldr	r3, [r7, #20]
 800b184:	4413      	add	r3, r2
 800b186:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b18a:	461a      	mov	r2, r3
 800b18c:	69fb      	ldr	r3, [r7, #28]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b192:	69fb      	ldr	r3, [r7, #28]
 800b194:	3301      	adds	r3, #1
 800b196:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b198:	69fb      	ldr	r3, [r7, #28]
 800b19a:	3301      	adds	r3, #1
 800b19c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b19e:	69fb      	ldr	r3, [r7, #28]
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b1a4:	69fb      	ldr	r3, [r7, #28]
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b1aa:	69bb      	ldr	r3, [r7, #24]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	61bb      	str	r3, [r7, #24]
 800b1b0:	69ba      	ldr	r2, [r7, #24]
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	d3e2      	bcc.n	800b17e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b1b8:	2300      	movs	r3, #0
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3724      	adds	r7, #36	@ 0x24
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c4:	4770      	bx	lr

0800b1c6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b1c6:	b480      	push	{r7}
 800b1c8:	b08b      	sub	sp, #44	@ 0x2c
 800b1ca:	af00      	add	r7, sp, #0
 800b1cc:	60f8      	str	r0, [r7, #12]
 800b1ce:	60b9      	str	r1, [r7, #8]
 800b1d0:	4613      	mov	r3, r2
 800b1d2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b1dc:	88fb      	ldrh	r3, [r7, #6]
 800b1de:	089b      	lsrs	r3, r3, #2
 800b1e0:	b29b      	uxth	r3, r3
 800b1e2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b1e4:	88fb      	ldrh	r3, [r7, #6]
 800b1e6:	f003 0303 	and.w	r3, r3, #3
 800b1ea:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	623b      	str	r3, [r7, #32]
 800b1f0:	e014      	b.n	800b21c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b1f2:	69bb      	ldr	r3, [r7, #24]
 800b1f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b1f8:	681a      	ldr	r2, [r3, #0]
 800b1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1fc:	601a      	str	r2, [r3, #0]
    pDest++;
 800b1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b200:	3301      	adds	r3, #1
 800b202:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b206:	3301      	adds	r3, #1
 800b208:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b20a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b20c:	3301      	adds	r3, #1
 800b20e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b212:	3301      	adds	r3, #1
 800b214:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b216:	6a3b      	ldr	r3, [r7, #32]
 800b218:	3301      	adds	r3, #1
 800b21a:	623b      	str	r3, [r7, #32]
 800b21c:	6a3a      	ldr	r2, [r7, #32]
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	429a      	cmp	r2, r3
 800b222:	d3e6      	bcc.n	800b1f2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b224:	8bfb      	ldrh	r3, [r7, #30]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d01e      	beq.n	800b268 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b22a:	2300      	movs	r3, #0
 800b22c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b22e:	69bb      	ldr	r3, [r7, #24]
 800b230:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b234:	461a      	mov	r2, r3
 800b236:	f107 0310 	add.w	r3, r7, #16
 800b23a:	6812      	ldr	r2, [r2, #0]
 800b23c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b23e:	693a      	ldr	r2, [r7, #16]
 800b240:	6a3b      	ldr	r3, [r7, #32]
 800b242:	b2db      	uxtb	r3, r3
 800b244:	00db      	lsls	r3, r3, #3
 800b246:	fa22 f303 	lsr.w	r3, r2, r3
 800b24a:	b2da      	uxtb	r2, r3
 800b24c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b24e:	701a      	strb	r2, [r3, #0]
      i++;
 800b250:	6a3b      	ldr	r3, [r7, #32]
 800b252:	3301      	adds	r3, #1
 800b254:	623b      	str	r3, [r7, #32]
      pDest++;
 800b256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b258:	3301      	adds	r3, #1
 800b25a:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b25c:	8bfb      	ldrh	r3, [r7, #30]
 800b25e:	3b01      	subs	r3, #1
 800b260:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b262:	8bfb      	ldrh	r3, [r7, #30]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d1ea      	bne.n	800b23e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b26a:	4618      	mov	r0, r3
 800b26c:	372c      	adds	r7, #44	@ 0x2c
 800b26e:	46bd      	mov	sp, r7
 800b270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b274:	4770      	bx	lr

0800b276 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b276:	b480      	push	{r7}
 800b278:	b085      	sub	sp, #20
 800b27a:	af00      	add	r7, sp, #0
 800b27c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	695b      	ldr	r3, [r3, #20]
 800b282:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	699b      	ldr	r3, [r3, #24]
 800b288:	68fa      	ldr	r2, [r7, #12]
 800b28a:	4013      	ands	r3, r2
 800b28c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b28e:	68fb      	ldr	r3, [r7, #12]
}
 800b290:	4618      	mov	r0, r3
 800b292:	3714      	adds	r7, #20
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr

0800b29c <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b085      	sub	sp, #20
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	460b      	mov	r3, r1
 800b2a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800b2ac:	78fb      	ldrb	r3, [r7, #3]
 800b2ae:	015a      	lsls	r2, r3, #5
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	4413      	add	r3, r2
 800b2b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b2b8:	689b      	ldr	r3, [r3, #8]
 800b2ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800b2bc:	78fb      	ldrb	r3, [r7, #3]
 800b2be:	015a      	lsls	r2, r3, #5
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	4413      	add	r3, r2
 800b2c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b2c8:	68db      	ldr	r3, [r3, #12]
 800b2ca:	68ba      	ldr	r2, [r7, #8]
 800b2cc:	4013      	ands	r3, r2
 800b2ce:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b2d0:	68bb      	ldr	r3, [r7, #8]
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3714      	adds	r7, #20
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr

0800b2de <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b2de:	b480      	push	{r7}
 800b2e0:	b083      	sub	sp, #12
 800b2e2:	af00      	add	r7, sp, #0
 800b2e4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	695b      	ldr	r3, [r3, #20]
 800b2ea:	f003 0301 	and.w	r3, r3, #1
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	370c      	adds	r7, #12
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f8:	4770      	bx	lr

0800b2fa <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b2fa:	b480      	push	{r7}
 800b2fc:	b085      	sub	sp, #20
 800b2fe:	af00      	add	r7, sp, #0
 800b300:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b302:	2300      	movs	r3, #0
 800b304:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	3301      	adds	r3, #1
 800b30a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b312:	d901      	bls.n	800b318 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b314:	2303      	movs	r3, #3
 800b316:	e01b      	b.n	800b350 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	691b      	ldr	r3, [r3, #16]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	daf2      	bge.n	800b306 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b320:	2300      	movs	r3, #0
 800b322:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	691b      	ldr	r3, [r3, #16]
 800b328:	f043 0201 	orr.w	r2, r3, #1
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	3301      	adds	r3, #1
 800b334:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b33c:	d901      	bls.n	800b342 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b33e:	2303      	movs	r3, #3
 800b340:	e006      	b.n	800b350 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	691b      	ldr	r3, [r3, #16]
 800b346:	f003 0301 	and.w	r3, r3, #1
 800b34a:	2b01      	cmp	r3, #1
 800b34c:	d0f0      	beq.n	800b330 <USB_CoreReset+0x36>

  return HAL_OK;
 800b34e:	2300      	movs	r3, #0
}
 800b350:	4618      	mov	r0, r3
 800b352:	3714      	adds	r7, #20
 800b354:	46bd      	mov	sp, r7
 800b356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35a:	4770      	bx	lr

0800b35c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b35c:	b084      	sub	sp, #16
 800b35e:	b580      	push	{r7, lr}
 800b360:	b086      	sub	sp, #24
 800b362:	af00      	add	r7, sp, #0
 800b364:	6078      	str	r0, [r7, #4]
 800b366:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b36a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b36e:	2300      	movs	r3, #0
 800b370:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b37c:	461a      	mov	r2, r3
 800b37e:	2300      	movs	r3, #0
 800b380:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b386:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b392:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b39e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	68db      	ldr	r3, [r3, #12]
 800b3aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d119      	bne.n	800b3e6 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800b3b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b3b6:	2b01      	cmp	r3, #1
 800b3b8:	d10a      	bne.n	800b3d0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	68fa      	ldr	r2, [r7, #12]
 800b3c4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b3c8:	f043 0304 	orr.w	r3, r3, #4
 800b3cc:	6013      	str	r3, [r2, #0]
 800b3ce:	e014      	b.n	800b3fa <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	68fa      	ldr	r2, [r7, #12]
 800b3da:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b3de:	f023 0304 	bic.w	r3, r3, #4
 800b3e2:	6013      	str	r3, [r2, #0]
 800b3e4:	e009      	b.n	800b3fa <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	68fa      	ldr	r2, [r7, #12]
 800b3f0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b3f4:	f023 0304 	bic.w	r3, r3, #4
 800b3f8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b3fa:	2110      	movs	r1, #16
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f7ff fe44 	bl	800b08a <USB_FlushTxFifo>
 800b402:	4603      	mov	r3, r0
 800b404:	2b00      	cmp	r3, #0
 800b406:	d001      	beq.n	800b40c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800b408:	2301      	movs	r3, #1
 800b40a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f7ff fe6e 	bl	800b0ee <USB_FlushRxFifo>
 800b412:	4603      	mov	r3, r0
 800b414:	2b00      	cmp	r3, #0
 800b416:	d001      	beq.n	800b41c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800b418:	2301      	movs	r3, #1
 800b41a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800b41c:	2300      	movs	r3, #0
 800b41e:	613b      	str	r3, [r7, #16]
 800b420:	e015      	b.n	800b44e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	015a      	lsls	r2, r3, #5
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	4413      	add	r3, r2
 800b42a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b42e:	461a      	mov	r2, r3
 800b430:	f04f 33ff 	mov.w	r3, #4294967295
 800b434:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800b436:	693b      	ldr	r3, [r7, #16]
 800b438:	015a      	lsls	r2, r3, #5
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	4413      	add	r3, r2
 800b43e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b442:	461a      	mov	r2, r3
 800b444:	2300      	movs	r3, #0
 800b446:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800b448:	693b      	ldr	r3, [r7, #16]
 800b44a:	3301      	adds	r3, #1
 800b44c:	613b      	str	r3, [r7, #16]
 800b44e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b452:	461a      	mov	r2, r3
 800b454:	693b      	ldr	r3, [r7, #16]
 800b456:	4293      	cmp	r3, r2
 800b458:	d3e3      	bcc.n	800b422 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2200      	movs	r2, #0
 800b45e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f04f 32ff 	mov.w	r2, #4294967295
 800b466:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	4a18      	ldr	r2, [pc, #96]	@ (800b4cc <USB_HostInit+0x170>)
 800b46c:	4293      	cmp	r3, r2
 800b46e:	d10b      	bne.n	800b488 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b476:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	4a15      	ldr	r2, [pc, #84]	@ (800b4d0 <USB_HostInit+0x174>)
 800b47c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	4a14      	ldr	r2, [pc, #80]	@ (800b4d4 <USB_HostInit+0x178>)
 800b482:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800b486:	e009      	b.n	800b49c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	2280      	movs	r2, #128	@ 0x80
 800b48c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	4a11      	ldr	r2, [pc, #68]	@ (800b4d8 <USB_HostInit+0x17c>)
 800b492:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	4a11      	ldr	r2, [pc, #68]	@ (800b4dc <USB_HostInit+0x180>)
 800b498:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b49c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d105      	bne.n	800b4b0 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	699b      	ldr	r3, [r3, #24]
 800b4a8:	f043 0210 	orr.w	r2, r3, #16
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	699a      	ldr	r2, [r3, #24]
 800b4b4:	4b0a      	ldr	r3, [pc, #40]	@ (800b4e0 <USB_HostInit+0x184>)
 800b4b6:	4313      	orrs	r3, r2
 800b4b8:	687a      	ldr	r2, [r7, #4]
 800b4ba:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800b4bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	3718      	adds	r7, #24
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b4c8:	b004      	add	sp, #16
 800b4ca:	4770      	bx	lr
 800b4cc:	40040000 	.word	0x40040000
 800b4d0:	01000200 	.word	0x01000200
 800b4d4:	00e00300 	.word	0x00e00300
 800b4d8:	00600080 	.word	0x00600080
 800b4dc:	004000e0 	.word	0x004000e0
 800b4e0:	a3200008 	.word	0xa3200008

0800b4e4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b085      	sub	sp, #20
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
 800b4ec:	460b      	mov	r3, r1
 800b4ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	68fa      	ldr	r2, [r7, #12]
 800b4fe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b502:	f023 0303 	bic.w	r3, r3, #3
 800b506:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b50e:	681a      	ldr	r2, [r3, #0]
 800b510:	78fb      	ldrb	r3, [r7, #3]
 800b512:	f003 0303 	and.w	r3, r3, #3
 800b516:	68f9      	ldr	r1, [r7, #12]
 800b518:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800b51c:	4313      	orrs	r3, r2
 800b51e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800b520:	78fb      	ldrb	r3, [r7, #3]
 800b522:	2b01      	cmp	r3, #1
 800b524:	d107      	bne.n	800b536 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b52c:	461a      	mov	r2, r3
 800b52e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800b532:	6053      	str	r3, [r2, #4]
 800b534:	e00c      	b.n	800b550 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800b536:	78fb      	ldrb	r3, [r7, #3]
 800b538:	2b02      	cmp	r3, #2
 800b53a:	d107      	bne.n	800b54c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b542:	461a      	mov	r2, r3
 800b544:	f241 7370 	movw	r3, #6000	@ 0x1770
 800b548:	6053      	str	r3, [r2, #4]
 800b54a:	e001      	b.n	800b550 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800b54c:	2301      	movs	r3, #1
 800b54e:	e000      	b.n	800b552 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800b550:	2300      	movs	r3, #0
}
 800b552:	4618      	mov	r0, r3
 800b554:	3714      	adds	r7, #20
 800b556:	46bd      	mov	sp, r7
 800b558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55c:	4770      	bx	lr

0800b55e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800b55e:	b580      	push	{r7, lr}
 800b560:	b084      	sub	sp, #16
 800b562:	af00      	add	r7, sp, #0
 800b564:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800b56a:	2300      	movs	r3, #0
 800b56c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800b57e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	68fa      	ldr	r2, [r7, #12]
 800b584:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800b588:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b58c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800b58e:	2064      	movs	r0, #100	@ 0x64
 800b590:	f7f8 fa64 	bl	8003a5c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	68fa      	ldr	r2, [r7, #12]
 800b598:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800b59c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b5a0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800b5a2:	200a      	movs	r0, #10
 800b5a4:	f7f8 fa5a 	bl	8003a5c <HAL_Delay>

  return HAL_OK;
 800b5a8:	2300      	movs	r3, #0
}
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	3710      	adds	r7, #16
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}

0800b5b2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800b5b2:	b480      	push	{r7}
 800b5b4:	b085      	sub	sp, #20
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	6078      	str	r0, [r7, #4]
 800b5ba:	460b      	mov	r3, r1
 800b5bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800b5d6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d109      	bne.n	800b5f6 <USB_DriveVbus+0x44>
 800b5e2:	78fb      	ldrb	r3, [r7, #3]
 800b5e4:	2b01      	cmp	r3, #1
 800b5e6:	d106      	bne.n	800b5f6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	68fa      	ldr	r2, [r7, #12]
 800b5ec:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800b5f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b5f4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800b5f6:	68bb      	ldr	r3, [r7, #8]
 800b5f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b5fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b600:	d109      	bne.n	800b616 <USB_DriveVbus+0x64>
 800b602:	78fb      	ldrb	r3, [r7, #3]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d106      	bne.n	800b616 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800b608:	68bb      	ldr	r3, [r7, #8]
 800b60a:	68fa      	ldr	r2, [r7, #12]
 800b60c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800b610:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b614:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800b616:	2300      	movs	r3, #0
}
 800b618:	4618      	mov	r0, r3
 800b61a:	3714      	adds	r7, #20
 800b61c:	46bd      	mov	sp, r7
 800b61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b622:	4770      	bx	lr

0800b624 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800b624:	b480      	push	{r7}
 800b626:	b085      	sub	sp, #20
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800b630:	2300      	movs	r3, #0
 800b632:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800b63e:	68bb      	ldr	r3, [r7, #8]
 800b640:	0c5b      	lsrs	r3, r3, #17
 800b642:	f003 0303 	and.w	r3, r3, #3
}
 800b646:	4618      	mov	r0, r3
 800b648:	3714      	adds	r7, #20
 800b64a:	46bd      	mov	sp, r7
 800b64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b650:	4770      	bx	lr

0800b652 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800b652:	b480      	push	{r7}
 800b654:	b085      	sub	sp, #20
 800b656:	af00      	add	r7, sp, #0
 800b658:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b664:	689b      	ldr	r3, [r3, #8]
 800b666:	b29b      	uxth	r3, r3
}
 800b668:	4618      	mov	r0, r3
 800b66a:	3714      	adds	r7, #20
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr

0800b674 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b088      	sub	sp, #32
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	4608      	mov	r0, r1
 800b67e:	4611      	mov	r1, r2
 800b680:	461a      	mov	r2, r3
 800b682:	4603      	mov	r3, r0
 800b684:	70fb      	strb	r3, [r7, #3]
 800b686:	460b      	mov	r3, r1
 800b688:	70bb      	strb	r3, [r7, #2]
 800b68a:	4613      	mov	r3, r2
 800b68c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800b68e:	2300      	movs	r3, #0
 800b690:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800b696:	78fb      	ldrb	r3, [r7, #3]
 800b698:	015a      	lsls	r2, r3, #5
 800b69a:	693b      	ldr	r3, [r7, #16]
 800b69c:	4413      	add	r3, r2
 800b69e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	f04f 33ff 	mov.w	r3, #4294967295
 800b6a8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800b6aa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b6ae:	2b03      	cmp	r3, #3
 800b6b0:	d87c      	bhi.n	800b7ac <USB_HC_Init+0x138>
 800b6b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b6b8 <USB_HC_Init+0x44>)
 800b6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6b8:	0800b6c9 	.word	0x0800b6c9
 800b6bc:	0800b76f 	.word	0x0800b76f
 800b6c0:	0800b6c9 	.word	0x0800b6c9
 800b6c4:	0800b731 	.word	0x0800b731
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b6c8:	78fb      	ldrb	r3, [r7, #3]
 800b6ca:	015a      	lsls	r2, r3, #5
 800b6cc:	693b      	ldr	r3, [r7, #16]
 800b6ce:	4413      	add	r3, r2
 800b6d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b6d4:	461a      	mov	r2, r3
 800b6d6:	f240 439d 	movw	r3, #1181	@ 0x49d
 800b6da:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800b6dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	da10      	bge.n	800b706 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b6e4:	78fb      	ldrb	r3, [r7, #3]
 800b6e6:	015a      	lsls	r2, r3, #5
 800b6e8:	693b      	ldr	r3, [r7, #16]
 800b6ea:	4413      	add	r3, r2
 800b6ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b6f0:	68db      	ldr	r3, [r3, #12]
 800b6f2:	78fa      	ldrb	r2, [r7, #3]
 800b6f4:	0151      	lsls	r1, r2, #5
 800b6f6:	693a      	ldr	r2, [r7, #16]
 800b6f8:	440a      	add	r2, r1
 800b6fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b6fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b702:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800b704:	e055      	b.n	800b7b2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	4a6f      	ldr	r2, [pc, #444]	@ (800b8c8 <USB_HC_Init+0x254>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d151      	bne.n	800b7b2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800b70e:	78fb      	ldrb	r3, [r7, #3]
 800b710:	015a      	lsls	r2, r3, #5
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	4413      	add	r3, r2
 800b716:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b71a:	68db      	ldr	r3, [r3, #12]
 800b71c:	78fa      	ldrb	r2, [r7, #3]
 800b71e:	0151      	lsls	r1, r2, #5
 800b720:	693a      	ldr	r2, [r7, #16]
 800b722:	440a      	add	r2, r1
 800b724:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b728:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800b72c:	60d3      	str	r3, [r2, #12]
      break;
 800b72e:	e040      	b.n	800b7b2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b730:	78fb      	ldrb	r3, [r7, #3]
 800b732:	015a      	lsls	r2, r3, #5
 800b734:	693b      	ldr	r3, [r7, #16]
 800b736:	4413      	add	r3, r2
 800b738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b73c:	461a      	mov	r2, r3
 800b73e:	f240 639d 	movw	r3, #1693	@ 0x69d
 800b742:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800b744:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	da34      	bge.n	800b7b6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b74c:	78fb      	ldrb	r3, [r7, #3]
 800b74e:	015a      	lsls	r2, r3, #5
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	4413      	add	r3, r2
 800b754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b758:	68db      	ldr	r3, [r3, #12]
 800b75a:	78fa      	ldrb	r2, [r7, #3]
 800b75c:	0151      	lsls	r1, r2, #5
 800b75e:	693a      	ldr	r2, [r7, #16]
 800b760:	440a      	add	r2, r1
 800b762:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b766:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b76a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800b76c:	e023      	b.n	800b7b6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b76e:	78fb      	ldrb	r3, [r7, #3]
 800b770:	015a      	lsls	r2, r3, #5
 800b772:	693b      	ldr	r3, [r7, #16]
 800b774:	4413      	add	r3, r2
 800b776:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b77a:	461a      	mov	r2, r3
 800b77c:	f240 2325 	movw	r3, #549	@ 0x225
 800b780:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800b782:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b786:	2b00      	cmp	r3, #0
 800b788:	da17      	bge.n	800b7ba <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800b78a:	78fb      	ldrb	r3, [r7, #3]
 800b78c:	015a      	lsls	r2, r3, #5
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	4413      	add	r3, r2
 800b792:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b796:	68db      	ldr	r3, [r3, #12]
 800b798:	78fa      	ldrb	r2, [r7, #3]
 800b79a:	0151      	lsls	r1, r2, #5
 800b79c:	693a      	ldr	r2, [r7, #16]
 800b79e:	440a      	add	r2, r1
 800b7a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b7a4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800b7a8:	60d3      	str	r3, [r2, #12]
      }
      break;
 800b7aa:	e006      	b.n	800b7ba <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	77fb      	strb	r3, [r7, #31]
      break;
 800b7b0:	e004      	b.n	800b7bc <USB_HC_Init+0x148>
      break;
 800b7b2:	bf00      	nop
 800b7b4:	e002      	b.n	800b7bc <USB_HC_Init+0x148>
      break;
 800b7b6:	bf00      	nop
 800b7b8:	e000      	b.n	800b7bc <USB_HC_Init+0x148>
      break;
 800b7ba:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800b7bc:	78fb      	ldrb	r3, [r7, #3]
 800b7be:	015a      	lsls	r2, r3, #5
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	4413      	add	r3, r2
 800b7c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b7c8:	461a      	mov	r2, r3
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800b7ce:	78fb      	ldrb	r3, [r7, #3]
 800b7d0:	015a      	lsls	r2, r3, #5
 800b7d2:	693b      	ldr	r3, [r7, #16]
 800b7d4:	4413      	add	r3, r2
 800b7d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b7da:	68db      	ldr	r3, [r3, #12]
 800b7dc:	78fa      	ldrb	r2, [r7, #3]
 800b7de:	0151      	lsls	r1, r2, #5
 800b7e0:	693a      	ldr	r2, [r7, #16]
 800b7e2:	440a      	add	r2, r1
 800b7e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b7e8:	f043 0302 	orr.w	r3, r3, #2
 800b7ec:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800b7ee:	693b      	ldr	r3, [r7, #16]
 800b7f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b7f4:	699a      	ldr	r2, [r3, #24]
 800b7f6:	78fb      	ldrb	r3, [r7, #3]
 800b7f8:	f003 030f 	and.w	r3, r3, #15
 800b7fc:	2101      	movs	r1, #1
 800b7fe:	fa01 f303 	lsl.w	r3, r1, r3
 800b802:	6939      	ldr	r1, [r7, #16]
 800b804:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800b808:	4313      	orrs	r3, r2
 800b80a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	699b      	ldr	r3, [r3, #24]
 800b810:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800b818:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	da03      	bge.n	800b828 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800b820:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b824:	61bb      	str	r3, [r7, #24]
 800b826:	e001      	b.n	800b82c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800b828:	2300      	movs	r3, #0
 800b82a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800b82c:	6878      	ldr	r0, [r7, #4]
 800b82e:	f7ff fef9 	bl	800b624 <USB_GetHostSpeed>
 800b832:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800b834:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b838:	2b02      	cmp	r3, #2
 800b83a:	d106      	bne.n	800b84a <USB_HC_Init+0x1d6>
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	2b02      	cmp	r3, #2
 800b840:	d003      	beq.n	800b84a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800b842:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800b846:	617b      	str	r3, [r7, #20]
 800b848:	e001      	b.n	800b84e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800b84a:	2300      	movs	r3, #0
 800b84c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b84e:	787b      	ldrb	r3, [r7, #1]
 800b850:	059b      	lsls	r3, r3, #22
 800b852:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b856:	78bb      	ldrb	r3, [r7, #2]
 800b858:	02db      	lsls	r3, r3, #11
 800b85a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b85e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b860:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b864:	049b      	lsls	r3, r3, #18
 800b866:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b86a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800b86c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800b86e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b872:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800b874:	69bb      	ldr	r3, [r7, #24]
 800b876:	431a      	orrs	r2, r3
 800b878:	697b      	ldr	r3, [r7, #20]
 800b87a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b87c:	78fa      	ldrb	r2, [r7, #3]
 800b87e:	0151      	lsls	r1, r2, #5
 800b880:	693a      	ldr	r2, [r7, #16]
 800b882:	440a      	add	r2, r1
 800b884:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800b888:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b88c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800b88e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b892:	2b03      	cmp	r3, #3
 800b894:	d003      	beq.n	800b89e <USB_HC_Init+0x22a>
 800b896:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	d10f      	bne.n	800b8be <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800b89e:	78fb      	ldrb	r3, [r7, #3]
 800b8a0:	015a      	lsls	r2, r3, #5
 800b8a2:	693b      	ldr	r3, [r7, #16]
 800b8a4:	4413      	add	r3, r2
 800b8a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	78fa      	ldrb	r2, [r7, #3]
 800b8ae:	0151      	lsls	r1, r2, #5
 800b8b0:	693a      	ldr	r2, [r7, #16]
 800b8b2:	440a      	add	r2, r1
 800b8b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b8b8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b8bc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800b8be:	7ffb      	ldrb	r3, [r7, #31]
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3720      	adds	r7, #32
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}
 800b8c8:	40040000 	.word	0x40040000

0800b8cc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b08c      	sub	sp, #48	@ 0x30
 800b8d0:	af02      	add	r7, sp, #8
 800b8d2:	60f8      	str	r0, [r7, #12]
 800b8d4:	60b9      	str	r1, [r7, #8]
 800b8d6:	4613      	mov	r3, r2
 800b8d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	785b      	ldrb	r3, [r3, #1]
 800b8e2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800b8e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b8e8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	4a5d      	ldr	r2, [pc, #372]	@ (800ba64 <USB_HC_StartXfer+0x198>)
 800b8ee:	4293      	cmp	r3, r2
 800b8f0:	d12f      	bne.n	800b952 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800b8f2:	79fb      	ldrb	r3, [r7, #7]
 800b8f4:	2b01      	cmp	r3, #1
 800b8f6:	d11c      	bne.n	800b932 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	7c9b      	ldrb	r3, [r3, #18]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d003      	beq.n	800b908 <USB_HC_StartXfer+0x3c>
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	7c9b      	ldrb	r3, [r3, #18]
 800b904:	2b02      	cmp	r3, #2
 800b906:	d124      	bne.n	800b952 <USB_HC_StartXfer+0x86>
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	799b      	ldrb	r3, [r3, #6]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d120      	bne.n	800b952 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800b910:	69fb      	ldr	r3, [r7, #28]
 800b912:	015a      	lsls	r2, r3, #5
 800b914:	6a3b      	ldr	r3, [r7, #32]
 800b916:	4413      	add	r3, r2
 800b918:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b91c:	68db      	ldr	r3, [r3, #12]
 800b91e:	69fa      	ldr	r2, [r7, #28]
 800b920:	0151      	lsls	r1, r2, #5
 800b922:	6a3a      	ldr	r2, [r7, #32]
 800b924:	440a      	add	r2, r1
 800b926:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800b92a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b92e:	60d3      	str	r3, [r2, #12]
 800b930:	e00f      	b.n	800b952 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	791b      	ldrb	r3, [r3, #4]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d10b      	bne.n	800b952 <USB_HC_StartXfer+0x86>
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	795b      	ldrb	r3, [r3, #5]
 800b93e:	2b01      	cmp	r3, #1
 800b940:	d107      	bne.n	800b952 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	785b      	ldrb	r3, [r3, #1]
 800b946:	4619      	mov	r1, r3
 800b948:	68f8      	ldr	r0, [r7, #12]
 800b94a:	f000 fb6b 	bl	800c024 <USB_DoPing>
        return HAL_OK;
 800b94e:	2300      	movs	r3, #0
 800b950:	e232      	b.n	800bdb8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	799b      	ldrb	r3, [r3, #6]
 800b956:	2b01      	cmp	r3, #1
 800b958:	d158      	bne.n	800ba0c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800b95a:	2301      	movs	r3, #1
 800b95c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	78db      	ldrb	r3, [r3, #3]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d007      	beq.n	800b976 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800b966:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b968:	68ba      	ldr	r2, [r7, #8]
 800b96a:	8a92      	ldrh	r2, [r2, #20]
 800b96c:	fb03 f202 	mul.w	r2, r3, r2
 800b970:	68bb      	ldr	r3, [r7, #8]
 800b972:	61da      	str	r2, [r3, #28]
 800b974:	e07c      	b.n	800ba70 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	7c9b      	ldrb	r3, [r3, #18]
 800b97a:	2b01      	cmp	r3, #1
 800b97c:	d130      	bne.n	800b9e0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	6a1b      	ldr	r3, [r3, #32]
 800b982:	2bbc      	cmp	r3, #188	@ 0xbc
 800b984:	d918      	bls.n	800b9b8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800b986:	68bb      	ldr	r3, [r7, #8]
 800b988:	8a9b      	ldrh	r3, [r3, #20]
 800b98a:	461a      	mov	r2, r3
 800b98c:	68bb      	ldr	r3, [r7, #8]
 800b98e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	69da      	ldr	r2, [r3, #28]
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	68db      	ldr	r3, [r3, #12]
 800b99c:	2b01      	cmp	r3, #1
 800b99e:	d003      	beq.n	800b9a8 <USB_HC_StartXfer+0xdc>
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	68db      	ldr	r3, [r3, #12]
 800b9a4:	2b02      	cmp	r3, #2
 800b9a6:	d103      	bne.n	800b9b0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	2202      	movs	r2, #2
 800b9ac:	60da      	str	r2, [r3, #12]
 800b9ae:	e05f      	b.n	800ba70 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800b9b0:	68bb      	ldr	r3, [r7, #8]
 800b9b2:	2201      	movs	r2, #1
 800b9b4:	60da      	str	r2, [r3, #12]
 800b9b6:	e05b      	b.n	800ba70 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	6a1a      	ldr	r2, [r3, #32]
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	68db      	ldr	r3, [r3, #12]
 800b9c4:	2b01      	cmp	r3, #1
 800b9c6:	d007      	beq.n	800b9d8 <USB_HC_StartXfer+0x10c>
 800b9c8:	68bb      	ldr	r3, [r7, #8]
 800b9ca:	68db      	ldr	r3, [r3, #12]
 800b9cc:	2b02      	cmp	r3, #2
 800b9ce:	d003      	beq.n	800b9d8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	2204      	movs	r2, #4
 800b9d4:	60da      	str	r2, [r3, #12]
 800b9d6:	e04b      	b.n	800ba70 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800b9d8:	68bb      	ldr	r3, [r7, #8]
 800b9da:	2203      	movs	r2, #3
 800b9dc:	60da      	str	r2, [r3, #12]
 800b9de:	e047      	b.n	800ba70 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800b9e0:	79fb      	ldrb	r3, [r7, #7]
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d10d      	bne.n	800ba02 <USB_HC_StartXfer+0x136>
 800b9e6:	68bb      	ldr	r3, [r7, #8]
 800b9e8:	6a1b      	ldr	r3, [r3, #32]
 800b9ea:	68ba      	ldr	r2, [r7, #8]
 800b9ec:	8a92      	ldrh	r2, [r2, #20]
 800b9ee:	4293      	cmp	r3, r2
 800b9f0:	d907      	bls.n	800ba02 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800b9f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b9f4:	68ba      	ldr	r2, [r7, #8]
 800b9f6:	8a92      	ldrh	r2, [r2, #20]
 800b9f8:	fb03 f202 	mul.w	r2, r3, r2
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	61da      	str	r2, [r3, #28]
 800ba00:	e036      	b.n	800ba70 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	6a1a      	ldr	r2, [r3, #32]
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	61da      	str	r2, [r3, #28]
 800ba0a:	e031      	b.n	800ba70 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800ba0c:	68bb      	ldr	r3, [r7, #8]
 800ba0e:	6a1b      	ldr	r3, [r3, #32]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d018      	beq.n	800ba46 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	6a1b      	ldr	r3, [r3, #32]
 800ba18:	68ba      	ldr	r2, [r7, #8]
 800ba1a:	8a92      	ldrh	r2, [r2, #20]
 800ba1c:	4413      	add	r3, r2
 800ba1e:	3b01      	subs	r3, #1
 800ba20:	68ba      	ldr	r2, [r7, #8]
 800ba22:	8a92      	ldrh	r2, [r2, #20]
 800ba24:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba28:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800ba2a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ba2c:	8b7b      	ldrh	r3, [r7, #26]
 800ba2e:	429a      	cmp	r2, r3
 800ba30:	d90b      	bls.n	800ba4a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800ba32:	8b7b      	ldrh	r3, [r7, #26]
 800ba34:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ba36:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ba38:	68ba      	ldr	r2, [r7, #8]
 800ba3a:	8a92      	ldrh	r2, [r2, #20]
 800ba3c:	fb03 f202 	mul.w	r2, r3, r2
 800ba40:	68bb      	ldr	r3, [r7, #8]
 800ba42:	61da      	str	r2, [r3, #28]
 800ba44:	e001      	b.n	800ba4a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800ba46:	2301      	movs	r3, #1
 800ba48:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	78db      	ldrb	r3, [r3, #3]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d00a      	beq.n	800ba68 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800ba52:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ba54:	68ba      	ldr	r2, [r7, #8]
 800ba56:	8a92      	ldrh	r2, [r2, #20]
 800ba58:	fb03 f202 	mul.w	r2, r3, r2
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	61da      	str	r2, [r3, #28]
 800ba60:	e006      	b.n	800ba70 <USB_HC_StartXfer+0x1a4>
 800ba62:	bf00      	nop
 800ba64:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800ba68:	68bb      	ldr	r3, [r7, #8]
 800ba6a:	6a1a      	ldr	r2, [r3, #32]
 800ba6c:	68bb      	ldr	r3, [r7, #8]
 800ba6e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ba70:	68bb      	ldr	r3, [r7, #8]
 800ba72:	69db      	ldr	r3, [r3, #28]
 800ba74:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ba78:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ba7a:	04d9      	lsls	r1, r3, #19
 800ba7c:	4ba3      	ldr	r3, [pc, #652]	@ (800bd0c <USB_HC_StartXfer+0x440>)
 800ba7e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ba80:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	7d9b      	ldrb	r3, [r3, #22]
 800ba86:	075b      	lsls	r3, r3, #29
 800ba88:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ba8c:	69f9      	ldr	r1, [r7, #28]
 800ba8e:	0148      	lsls	r0, r1, #5
 800ba90:	6a39      	ldr	r1, [r7, #32]
 800ba92:	4401      	add	r1, r0
 800ba94:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ba98:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800ba9a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800ba9c:	79fb      	ldrb	r3, [r7, #7]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d009      	beq.n	800bab6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	6999      	ldr	r1, [r3, #24]
 800baa6:	69fb      	ldr	r3, [r7, #28]
 800baa8:	015a      	lsls	r2, r3, #5
 800baaa:	6a3b      	ldr	r3, [r7, #32]
 800baac:	4413      	add	r3, r2
 800baae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bab2:	460a      	mov	r2, r1
 800bab4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800bab6:	6a3b      	ldr	r3, [r7, #32]
 800bab8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800babc:	689b      	ldr	r3, [r3, #8]
 800babe:	f003 0301 	and.w	r3, r3, #1
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	bf0c      	ite	eq
 800bac6:	2301      	moveq	r3, #1
 800bac8:	2300      	movne	r3, #0
 800baca:	b2db      	uxtb	r3, r3
 800bacc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800bace:	69fb      	ldr	r3, [r7, #28]
 800bad0:	015a      	lsls	r2, r3, #5
 800bad2:	6a3b      	ldr	r3, [r7, #32]
 800bad4:	4413      	add	r3, r2
 800bad6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	69fa      	ldr	r2, [r7, #28]
 800bade:	0151      	lsls	r1, r2, #5
 800bae0:	6a3a      	ldr	r2, [r7, #32]
 800bae2:	440a      	add	r2, r1
 800bae4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bae8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800baec:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800baee:	69fb      	ldr	r3, [r7, #28]
 800baf0:	015a      	lsls	r2, r3, #5
 800baf2:	6a3b      	ldr	r3, [r7, #32]
 800baf4:	4413      	add	r3, r2
 800baf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bafa:	681a      	ldr	r2, [r3, #0]
 800bafc:	7e7b      	ldrb	r3, [r7, #25]
 800bafe:	075b      	lsls	r3, r3, #29
 800bb00:	69f9      	ldr	r1, [r7, #28]
 800bb02:	0148      	lsls	r0, r1, #5
 800bb04:	6a39      	ldr	r1, [r7, #32]
 800bb06:	4401      	add	r1, r0
 800bb08:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800bb0c:	4313      	orrs	r3, r2
 800bb0e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	799b      	ldrb	r3, [r3, #6]
 800bb14:	2b01      	cmp	r3, #1
 800bb16:	f040 80c3 	bne.w	800bca0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800bb1a:	68bb      	ldr	r3, [r7, #8]
 800bb1c:	7c5b      	ldrb	r3, [r3, #17]
 800bb1e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800bb20:	68ba      	ldr	r2, [r7, #8]
 800bb22:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800bb24:	4313      	orrs	r3, r2
 800bb26:	69fa      	ldr	r2, [r7, #28]
 800bb28:	0151      	lsls	r1, r2, #5
 800bb2a:	6a3a      	ldr	r2, [r7, #32]
 800bb2c:	440a      	add	r2, r1
 800bb2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800bb32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800bb36:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800bb38:	69fb      	ldr	r3, [r7, #28]
 800bb3a:	015a      	lsls	r2, r3, #5
 800bb3c:	6a3b      	ldr	r3, [r7, #32]
 800bb3e:	4413      	add	r3, r2
 800bb40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bb44:	68db      	ldr	r3, [r3, #12]
 800bb46:	69fa      	ldr	r2, [r7, #28]
 800bb48:	0151      	lsls	r1, r2, #5
 800bb4a:	6a3a      	ldr	r2, [r7, #32]
 800bb4c:	440a      	add	r2, r1
 800bb4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bb52:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800bb56:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	79db      	ldrb	r3, [r3, #7]
 800bb5c:	2b01      	cmp	r3, #1
 800bb5e:	d123      	bne.n	800bba8 <USB_HC_StartXfer+0x2dc>
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	78db      	ldrb	r3, [r3, #3]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d11f      	bne.n	800bba8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800bb68:	69fb      	ldr	r3, [r7, #28]
 800bb6a:	015a      	lsls	r2, r3, #5
 800bb6c:	6a3b      	ldr	r3, [r7, #32]
 800bb6e:	4413      	add	r3, r2
 800bb70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bb74:	685b      	ldr	r3, [r3, #4]
 800bb76:	69fa      	ldr	r2, [r7, #28]
 800bb78:	0151      	lsls	r1, r2, #5
 800bb7a:	6a3a      	ldr	r2, [r7, #32]
 800bb7c:	440a      	add	r2, r1
 800bb7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bb82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb86:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800bb88:	69fb      	ldr	r3, [r7, #28]
 800bb8a:	015a      	lsls	r2, r3, #5
 800bb8c:	6a3b      	ldr	r3, [r7, #32]
 800bb8e:	4413      	add	r3, r2
 800bb90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bb94:	68db      	ldr	r3, [r3, #12]
 800bb96:	69fa      	ldr	r2, [r7, #28]
 800bb98:	0151      	lsls	r1, r2, #5
 800bb9a:	6a3a      	ldr	r2, [r7, #32]
 800bb9c:	440a      	add	r2, r1
 800bb9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bba6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	7c9b      	ldrb	r3, [r3, #18]
 800bbac:	2b01      	cmp	r3, #1
 800bbae:	d003      	beq.n	800bbb8 <USB_HC_StartXfer+0x2ec>
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	7c9b      	ldrb	r3, [r3, #18]
 800bbb4:	2b03      	cmp	r3, #3
 800bbb6:	d117      	bne.n	800bbe8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800bbbc:	2b01      	cmp	r3, #1
 800bbbe:	d113      	bne.n	800bbe8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	78db      	ldrb	r3, [r3, #3]
 800bbc4:	2b01      	cmp	r3, #1
 800bbc6:	d10f      	bne.n	800bbe8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800bbc8:	69fb      	ldr	r3, [r7, #28]
 800bbca:	015a      	lsls	r2, r3, #5
 800bbcc:	6a3b      	ldr	r3, [r7, #32]
 800bbce:	4413      	add	r3, r2
 800bbd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	69fa      	ldr	r2, [r7, #28]
 800bbd8:	0151      	lsls	r1, r2, #5
 800bbda:	6a3a      	ldr	r2, [r7, #32]
 800bbdc:	440a      	add	r2, r1
 800bbde:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bbe2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bbe6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	7c9b      	ldrb	r3, [r3, #18]
 800bbec:	2b01      	cmp	r3, #1
 800bbee:	d162      	bne.n	800bcb6 <USB_HC_StartXfer+0x3ea>
 800bbf0:	68bb      	ldr	r3, [r7, #8]
 800bbf2:	78db      	ldrb	r3, [r3, #3]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d15e      	bne.n	800bcb6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800bbf8:	68bb      	ldr	r3, [r7, #8]
 800bbfa:	68db      	ldr	r3, [r3, #12]
 800bbfc:	3b01      	subs	r3, #1
 800bbfe:	2b03      	cmp	r3, #3
 800bc00:	d858      	bhi.n	800bcb4 <USB_HC_StartXfer+0x3e8>
 800bc02:	a201      	add	r2, pc, #4	@ (adr r2, 800bc08 <USB_HC_StartXfer+0x33c>)
 800bc04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc08:	0800bc19 	.word	0x0800bc19
 800bc0c:	0800bc3b 	.word	0x0800bc3b
 800bc10:	0800bc5d 	.word	0x0800bc5d
 800bc14:	0800bc7f 	.word	0x0800bc7f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800bc18:	69fb      	ldr	r3, [r7, #28]
 800bc1a:	015a      	lsls	r2, r3, #5
 800bc1c:	6a3b      	ldr	r3, [r7, #32]
 800bc1e:	4413      	add	r3, r2
 800bc20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bc24:	685b      	ldr	r3, [r3, #4]
 800bc26:	69fa      	ldr	r2, [r7, #28]
 800bc28:	0151      	lsls	r1, r2, #5
 800bc2a:	6a3a      	ldr	r2, [r7, #32]
 800bc2c:	440a      	add	r2, r1
 800bc2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bc32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bc36:	6053      	str	r3, [r2, #4]
          break;
 800bc38:	e03d      	b.n	800bcb6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800bc3a:	69fb      	ldr	r3, [r7, #28]
 800bc3c:	015a      	lsls	r2, r3, #5
 800bc3e:	6a3b      	ldr	r3, [r7, #32]
 800bc40:	4413      	add	r3, r2
 800bc42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bc46:	685b      	ldr	r3, [r3, #4]
 800bc48:	69fa      	ldr	r2, [r7, #28]
 800bc4a:	0151      	lsls	r1, r2, #5
 800bc4c:	6a3a      	ldr	r2, [r7, #32]
 800bc4e:	440a      	add	r2, r1
 800bc50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bc54:	f043 030e 	orr.w	r3, r3, #14
 800bc58:	6053      	str	r3, [r2, #4]
          break;
 800bc5a:	e02c      	b.n	800bcb6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800bc5c:	69fb      	ldr	r3, [r7, #28]
 800bc5e:	015a      	lsls	r2, r3, #5
 800bc60:	6a3b      	ldr	r3, [r7, #32]
 800bc62:	4413      	add	r3, r2
 800bc64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bc68:	685b      	ldr	r3, [r3, #4]
 800bc6a:	69fa      	ldr	r2, [r7, #28]
 800bc6c:	0151      	lsls	r1, r2, #5
 800bc6e:	6a3a      	ldr	r2, [r7, #32]
 800bc70:	440a      	add	r2, r1
 800bc72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bc76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bc7a:	6053      	str	r3, [r2, #4]
          break;
 800bc7c:	e01b      	b.n	800bcb6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800bc7e:	69fb      	ldr	r3, [r7, #28]
 800bc80:	015a      	lsls	r2, r3, #5
 800bc82:	6a3b      	ldr	r3, [r7, #32]
 800bc84:	4413      	add	r3, r2
 800bc86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bc8a:	685b      	ldr	r3, [r3, #4]
 800bc8c:	69fa      	ldr	r2, [r7, #28]
 800bc8e:	0151      	lsls	r1, r2, #5
 800bc90:	6a3a      	ldr	r2, [r7, #32]
 800bc92:	440a      	add	r2, r1
 800bc94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bc98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bc9c:	6053      	str	r3, [r2, #4]
          break;
 800bc9e:	e00a      	b.n	800bcb6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800bca0:	69fb      	ldr	r3, [r7, #28]
 800bca2:	015a      	lsls	r2, r3, #5
 800bca4:	6a3b      	ldr	r3, [r7, #32]
 800bca6:	4413      	add	r3, r2
 800bca8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bcac:	461a      	mov	r2, r3
 800bcae:	2300      	movs	r3, #0
 800bcb0:	6053      	str	r3, [r2, #4]
 800bcb2:	e000      	b.n	800bcb6 <USB_HC_StartXfer+0x3ea>
          break;
 800bcb4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800bcb6:	69fb      	ldr	r3, [r7, #28]
 800bcb8:	015a      	lsls	r2, r3, #5
 800bcba:	6a3b      	ldr	r3, [r7, #32]
 800bcbc:	4413      	add	r3, r2
 800bcbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800bccc:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	78db      	ldrb	r3, [r3, #3]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d004      	beq.n	800bce0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800bcd6:	693b      	ldr	r3, [r7, #16]
 800bcd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bcdc:	613b      	str	r3, [r7, #16]
 800bcde:	e003      	b.n	800bce8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bce6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bcee:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800bcf0:	69fb      	ldr	r3, [r7, #28]
 800bcf2:	015a      	lsls	r2, r3, #5
 800bcf4:	6a3b      	ldr	r3, [r7, #32]
 800bcf6:	4413      	add	r3, r2
 800bcf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bcfc:	461a      	mov	r2, r3
 800bcfe:	693b      	ldr	r3, [r7, #16]
 800bd00:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800bd02:	79fb      	ldrb	r3, [r7, #7]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d003      	beq.n	800bd10 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	e055      	b.n	800bdb8 <USB_HC_StartXfer+0x4ec>
 800bd0c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800bd10:	68bb      	ldr	r3, [r7, #8]
 800bd12:	78db      	ldrb	r3, [r3, #3]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d14e      	bne.n	800bdb6 <USB_HC_StartXfer+0x4ea>
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	6a1b      	ldr	r3, [r3, #32]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d04a      	beq.n	800bdb6 <USB_HC_StartXfer+0x4ea>
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	79db      	ldrb	r3, [r3, #7]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d146      	bne.n	800bdb6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	7c9b      	ldrb	r3, [r3, #18]
 800bd2c:	2b03      	cmp	r3, #3
 800bd2e:	d831      	bhi.n	800bd94 <USB_HC_StartXfer+0x4c8>
 800bd30:	a201      	add	r2, pc, #4	@ (adr r2, 800bd38 <USB_HC_StartXfer+0x46c>)
 800bd32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd36:	bf00      	nop
 800bd38:	0800bd49 	.word	0x0800bd49
 800bd3c:	0800bd6d 	.word	0x0800bd6d
 800bd40:	0800bd49 	.word	0x0800bd49
 800bd44:	0800bd6d 	.word	0x0800bd6d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	6a1b      	ldr	r3, [r3, #32]
 800bd4c:	3303      	adds	r3, #3
 800bd4e:	089b      	lsrs	r3, r3, #2
 800bd50:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800bd52:	8afa      	ldrh	r2, [r7, #22]
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd58:	b29b      	uxth	r3, r3
 800bd5a:	429a      	cmp	r2, r3
 800bd5c:	d91c      	bls.n	800bd98 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	699b      	ldr	r3, [r3, #24]
 800bd62:	f043 0220 	orr.w	r2, r3, #32
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	619a      	str	r2, [r3, #24]
        }
        break;
 800bd6a:	e015      	b.n	800bd98 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	6a1b      	ldr	r3, [r3, #32]
 800bd70:	3303      	adds	r3, #3
 800bd72:	089b      	lsrs	r3, r3, #2
 800bd74:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800bd76:	8afa      	ldrh	r2, [r7, #22]
 800bd78:	6a3b      	ldr	r3, [r7, #32]
 800bd7a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bd7e:	691b      	ldr	r3, [r3, #16]
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	429a      	cmp	r2, r3
 800bd84:	d90a      	bls.n	800bd9c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	699b      	ldr	r3, [r3, #24]
 800bd8a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	619a      	str	r2, [r3, #24]
        }
        break;
 800bd92:	e003      	b.n	800bd9c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800bd94:	bf00      	nop
 800bd96:	e002      	b.n	800bd9e <USB_HC_StartXfer+0x4d2>
        break;
 800bd98:	bf00      	nop
 800bd9a:	e000      	b.n	800bd9e <USB_HC_StartXfer+0x4d2>
        break;
 800bd9c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800bd9e:	68bb      	ldr	r3, [r7, #8]
 800bda0:	6999      	ldr	r1, [r3, #24]
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	785a      	ldrb	r2, [r3, #1]
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	6a1b      	ldr	r3, [r3, #32]
 800bdaa:	b29b      	uxth	r3, r3
 800bdac:	2000      	movs	r0, #0
 800bdae:	9000      	str	r0, [sp, #0]
 800bdb0:	68f8      	ldr	r0, [r7, #12]
 800bdb2:	f7ff f9ca 	bl	800b14a <USB_WritePacket>
  }

  return HAL_OK;
 800bdb6:	2300      	movs	r3, #0
}
 800bdb8:	4618      	mov	r0, r3
 800bdba:	3728      	adds	r7, #40	@ 0x28
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	bd80      	pop	{r7, pc}

0800bdc0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bdc0:	b480      	push	{r7}
 800bdc2:	b085      	sub	sp, #20
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bdd2:	695b      	ldr	r3, [r3, #20]
 800bdd4:	b29b      	uxth	r3, r3
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3714      	adds	r7, #20
 800bdda:	46bd      	mov	sp, r7
 800bddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde0:	4770      	bx	lr

0800bde2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800bde2:	b480      	push	{r7}
 800bde4:	b089      	sub	sp, #36	@ 0x24
 800bde6:	af00      	add	r7, sp, #0
 800bde8:	6078      	str	r0, [r7, #4]
 800bdea:	460b      	mov	r3, r1
 800bdec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800bdf2:	78fb      	ldrb	r3, [r7, #3]
 800bdf4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800bdfa:	69bb      	ldr	r3, [r7, #24]
 800bdfc:	015a      	lsls	r2, r3, #5
 800bdfe:	69fb      	ldr	r3, [r7, #28]
 800be00:	4413      	add	r3, r2
 800be02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	0c9b      	lsrs	r3, r3, #18
 800be0a:	f003 0303 	and.w	r3, r3, #3
 800be0e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800be10:	69bb      	ldr	r3, [r7, #24]
 800be12:	015a      	lsls	r2, r3, #5
 800be14:	69fb      	ldr	r3, [r7, #28]
 800be16:	4413      	add	r3, r2
 800be18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	0fdb      	lsrs	r3, r3, #31
 800be20:	f003 0301 	and.w	r3, r3, #1
 800be24:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800be26:	69bb      	ldr	r3, [r7, #24]
 800be28:	015a      	lsls	r2, r3, #5
 800be2a:	69fb      	ldr	r3, [r7, #28]
 800be2c:	4413      	add	r3, r2
 800be2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800be32:	685b      	ldr	r3, [r3, #4]
 800be34:	0fdb      	lsrs	r3, r3, #31
 800be36:	f003 0301 	and.w	r3, r3, #1
 800be3a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	689b      	ldr	r3, [r3, #8]
 800be40:	f003 0320 	and.w	r3, r3, #32
 800be44:	2b20      	cmp	r3, #32
 800be46:	d10d      	bne.n	800be64 <USB_HC_Halt+0x82>
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d10a      	bne.n	800be64 <USB_HC_Halt+0x82>
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d005      	beq.n	800be60 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800be54:	697b      	ldr	r3, [r7, #20]
 800be56:	2b01      	cmp	r3, #1
 800be58:	d002      	beq.n	800be60 <USB_HC_Halt+0x7e>
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	2b03      	cmp	r3, #3
 800be5e:	d101      	bne.n	800be64 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800be60:	2300      	movs	r3, #0
 800be62:	e0d8      	b.n	800c016 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800be64:	697b      	ldr	r3, [r7, #20]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d002      	beq.n	800be70 <USB_HC_Halt+0x8e>
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	2b02      	cmp	r3, #2
 800be6e:	d173      	bne.n	800bf58 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800be70:	69bb      	ldr	r3, [r7, #24]
 800be72:	015a      	lsls	r2, r3, #5
 800be74:	69fb      	ldr	r3, [r7, #28]
 800be76:	4413      	add	r3, r2
 800be78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	69ba      	ldr	r2, [r7, #24]
 800be80:	0151      	lsls	r1, r2, #5
 800be82:	69fa      	ldr	r2, [r7, #28]
 800be84:	440a      	add	r2, r1
 800be86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800be8a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800be8e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	689b      	ldr	r3, [r3, #8]
 800be94:	f003 0320 	and.w	r3, r3, #32
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d14a      	bne.n	800bf32 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bea0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d133      	bne.n	800bf10 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800bea8:	69bb      	ldr	r3, [r7, #24]
 800beaa:	015a      	lsls	r2, r3, #5
 800beac:	69fb      	ldr	r3, [r7, #28]
 800beae:	4413      	add	r3, r2
 800beb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	69ba      	ldr	r2, [r7, #24]
 800beb8:	0151      	lsls	r1, r2, #5
 800beba:	69fa      	ldr	r2, [r7, #28]
 800bebc:	440a      	add	r2, r1
 800bebe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bec2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bec6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800bec8:	69bb      	ldr	r3, [r7, #24]
 800beca:	015a      	lsls	r2, r3, #5
 800becc:	69fb      	ldr	r3, [r7, #28]
 800bece:	4413      	add	r3, r2
 800bed0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	69ba      	ldr	r2, [r7, #24]
 800bed8:	0151      	lsls	r1, r2, #5
 800beda:	69fa      	ldr	r2, [r7, #28]
 800bedc:	440a      	add	r2, r1
 800bede:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bee2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bee6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	3301      	adds	r3, #1
 800beec:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bef4:	d82e      	bhi.n	800bf54 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800bef6:	69bb      	ldr	r3, [r7, #24]
 800bef8:	015a      	lsls	r2, r3, #5
 800befa:	69fb      	ldr	r3, [r7, #28]
 800befc:	4413      	add	r3, r2
 800befe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bf08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bf0c:	d0ec      	beq.n	800bee8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800bf0e:	e081      	b.n	800c014 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800bf10:	69bb      	ldr	r3, [r7, #24]
 800bf12:	015a      	lsls	r2, r3, #5
 800bf14:	69fb      	ldr	r3, [r7, #28]
 800bf16:	4413      	add	r3, r2
 800bf18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	69ba      	ldr	r2, [r7, #24]
 800bf20:	0151      	lsls	r1, r2, #5
 800bf22:	69fa      	ldr	r2, [r7, #28]
 800bf24:	440a      	add	r2, r1
 800bf26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bf2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bf2e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800bf30:	e070      	b.n	800c014 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800bf32:	69bb      	ldr	r3, [r7, #24]
 800bf34:	015a      	lsls	r2, r3, #5
 800bf36:	69fb      	ldr	r3, [r7, #28]
 800bf38:	4413      	add	r3, r2
 800bf3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	69ba      	ldr	r2, [r7, #24]
 800bf42:	0151      	lsls	r1, r2, #5
 800bf44:	69fa      	ldr	r2, [r7, #28]
 800bf46:	440a      	add	r2, r1
 800bf48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bf4c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bf50:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800bf52:	e05f      	b.n	800c014 <USB_HC_Halt+0x232>
            break;
 800bf54:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800bf56:	e05d      	b.n	800c014 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800bf58:	69bb      	ldr	r3, [r7, #24]
 800bf5a:	015a      	lsls	r2, r3, #5
 800bf5c:	69fb      	ldr	r3, [r7, #28]
 800bf5e:	4413      	add	r3, r2
 800bf60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	69ba      	ldr	r2, [r7, #24]
 800bf68:	0151      	lsls	r1, r2, #5
 800bf6a:	69fa      	ldr	r2, [r7, #28]
 800bf6c:	440a      	add	r2, r1
 800bf6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bf72:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bf76:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800bf78:	69fb      	ldr	r3, [r7, #28]
 800bf7a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bf7e:	691b      	ldr	r3, [r3, #16]
 800bf80:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d133      	bne.n	800bff0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800bf88:	69bb      	ldr	r3, [r7, #24]
 800bf8a:	015a      	lsls	r2, r3, #5
 800bf8c:	69fb      	ldr	r3, [r7, #28]
 800bf8e:	4413      	add	r3, r2
 800bf90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	69ba      	ldr	r2, [r7, #24]
 800bf98:	0151      	lsls	r1, r2, #5
 800bf9a:	69fa      	ldr	r2, [r7, #28]
 800bf9c:	440a      	add	r2, r1
 800bf9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bfa2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bfa6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800bfa8:	69bb      	ldr	r3, [r7, #24]
 800bfaa:	015a      	lsls	r2, r3, #5
 800bfac:	69fb      	ldr	r3, [r7, #28]
 800bfae:	4413      	add	r3, r2
 800bfb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	69ba      	ldr	r2, [r7, #24]
 800bfb8:	0151      	lsls	r1, r2, #5
 800bfba:	69fa      	ldr	r2, [r7, #28]
 800bfbc:	440a      	add	r2, r1
 800bfbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800bfc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bfc6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	3301      	adds	r3, #1
 800bfcc:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bfd4:	d81d      	bhi.n	800c012 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800bfd6:	69bb      	ldr	r3, [r7, #24]
 800bfd8:	015a      	lsls	r2, r3, #5
 800bfda:	69fb      	ldr	r3, [r7, #28]
 800bfdc:	4413      	add	r3, r2
 800bfde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bfe8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bfec:	d0ec      	beq.n	800bfc8 <USB_HC_Halt+0x1e6>
 800bfee:	e011      	b.n	800c014 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800bff0:	69bb      	ldr	r3, [r7, #24]
 800bff2:	015a      	lsls	r2, r3, #5
 800bff4:	69fb      	ldr	r3, [r7, #28]
 800bff6:	4413      	add	r3, r2
 800bff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	69ba      	ldr	r2, [r7, #24]
 800c000:	0151      	lsls	r1, r2, #5
 800c002:	69fa      	ldr	r2, [r7, #28]
 800c004:	440a      	add	r2, r1
 800c006:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c00a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800c00e:	6013      	str	r3, [r2, #0]
 800c010:	e000      	b.n	800c014 <USB_HC_Halt+0x232>
          break;
 800c012:	bf00      	nop
    }
  }

  return HAL_OK;
 800c014:	2300      	movs	r3, #0
}
 800c016:	4618      	mov	r0, r3
 800c018:	3724      	adds	r7, #36	@ 0x24
 800c01a:	46bd      	mov	sp, r7
 800c01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c020:	4770      	bx	lr
	...

0800c024 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800c024:	b480      	push	{r7}
 800c026:	b087      	sub	sp, #28
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
 800c02c:	460b      	mov	r3, r1
 800c02e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800c034:	78fb      	ldrb	r3, [r7, #3]
 800c036:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800c038:	2301      	movs	r3, #1
 800c03a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	04da      	lsls	r2, r3, #19
 800c040:	4b15      	ldr	r3, [pc, #84]	@ (800c098 <USB_DoPing+0x74>)
 800c042:	4013      	ands	r3, r2
 800c044:	693a      	ldr	r2, [r7, #16]
 800c046:	0151      	lsls	r1, r2, #5
 800c048:	697a      	ldr	r2, [r7, #20]
 800c04a:	440a      	add	r2, r1
 800c04c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800c050:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800c054:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	015a      	lsls	r2, r3, #5
 800c05a:	697b      	ldr	r3, [r7, #20]
 800c05c:	4413      	add	r3, r2
 800c05e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800c066:	68bb      	ldr	r3, [r7, #8]
 800c068:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c06c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800c074:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800c076:	693b      	ldr	r3, [r7, #16]
 800c078:	015a      	lsls	r2, r3, #5
 800c07a:	697b      	ldr	r3, [r7, #20]
 800c07c:	4413      	add	r3, r2
 800c07e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c082:	461a      	mov	r2, r3
 800c084:	68bb      	ldr	r3, [r7, #8]
 800c086:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800c088:	2300      	movs	r3, #0
}
 800c08a:	4618      	mov	r0, r3
 800c08c:	371c      	adds	r7, #28
 800c08e:	46bd      	mov	sp, r7
 800c090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c094:	4770      	bx	lr
 800c096:	bf00      	nop
 800c098:	1ff80000 	.word	0x1ff80000

0800c09c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b088      	sub	sp, #32
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f7fe ff8d 	bl	800afd0 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c0b6:	2110      	movs	r1, #16
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f7fe ffe6 	bl	800b08a <USB_FlushTxFifo>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d001      	beq.n	800c0c8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	f7ff f810 	bl	800b0ee <USB_FlushRxFifo>
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d001      	beq.n	800c0d8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800c0d4:	2301      	movs	r3, #1
 800c0d6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800c0d8:	2300      	movs	r3, #0
 800c0da:	61bb      	str	r3, [r7, #24]
 800c0dc:	e01f      	b.n	800c11e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800c0de:	69bb      	ldr	r3, [r7, #24]
 800c0e0:	015a      	lsls	r2, r3, #5
 800c0e2:	697b      	ldr	r3, [r7, #20]
 800c0e4:	4413      	add	r3, r2
 800c0e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c0f4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c0fc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c104:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800c106:	69bb      	ldr	r3, [r7, #24]
 800c108:	015a      	lsls	r2, r3, #5
 800c10a:	697b      	ldr	r3, [r7, #20]
 800c10c:	4413      	add	r3, r2
 800c10e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c112:	461a      	mov	r2, r3
 800c114:	693b      	ldr	r3, [r7, #16]
 800c116:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800c118:	69bb      	ldr	r3, [r7, #24]
 800c11a:	3301      	adds	r3, #1
 800c11c:	61bb      	str	r3, [r7, #24]
 800c11e:	69bb      	ldr	r3, [r7, #24]
 800c120:	2b0f      	cmp	r3, #15
 800c122:	d9dc      	bls.n	800c0de <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800c124:	2300      	movs	r3, #0
 800c126:	61bb      	str	r3, [r7, #24]
 800c128:	e034      	b.n	800c194 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800c12a:	69bb      	ldr	r3, [r7, #24]
 800c12c:	015a      	lsls	r2, r3, #5
 800c12e:	697b      	ldr	r3, [r7, #20]
 800c130:	4413      	add	r3, r2
 800c132:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800c13a:	693b      	ldr	r3, [r7, #16]
 800c13c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c140:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800c148:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800c14a:	693b      	ldr	r3, [r7, #16]
 800c14c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c150:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800c152:	69bb      	ldr	r3, [r7, #24]
 800c154:	015a      	lsls	r2, r3, #5
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	4413      	add	r3, r2
 800c15a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c15e:	461a      	mov	r2, r3
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	3301      	adds	r3, #1
 800c168:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c170:	d80c      	bhi.n	800c18c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c172:	69bb      	ldr	r3, [r7, #24]
 800c174:	015a      	lsls	r2, r3, #5
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	4413      	add	r3, r2
 800c17a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c184:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c188:	d0ec      	beq.n	800c164 <USB_StopHost+0xc8>
 800c18a:	e000      	b.n	800c18e <USB_StopHost+0xf2>
        break;
 800c18c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800c18e:	69bb      	ldr	r3, [r7, #24]
 800c190:	3301      	adds	r3, #1
 800c192:	61bb      	str	r3, [r7, #24]
 800c194:	69bb      	ldr	r3, [r7, #24]
 800c196:	2b0f      	cmp	r3, #15
 800c198:	d9c7      	bls.n	800c12a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800c19a:	697b      	ldr	r3, [r7, #20]
 800c19c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c1a0:	461a      	mov	r2, r3
 800c1a2:	f04f 33ff 	mov.w	r3, #4294967295
 800c1a6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	f04f 32ff 	mov.w	r2, #4294967295
 800c1ae:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800c1b0:	6878      	ldr	r0, [r7, #4]
 800c1b2:	f7fe fefc 	bl	800afae <USB_EnableGlobalInt>

  return ret;
 800c1b6:	7ffb      	ldrb	r3, [r7, #31]
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	3720      	adds	r7, #32
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	bd80      	pop	{r7, pc}

0800c1c0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b084      	sub	sp, #16
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c1ca:	79fb      	ldrb	r3, [r7, #7]
 800c1cc:	4a08      	ldr	r2, [pc, #32]	@ (800c1f0 <disk_status+0x30>)
 800c1ce:	009b      	lsls	r3, r3, #2
 800c1d0:	4413      	add	r3, r2
 800c1d2:	685b      	ldr	r3, [r3, #4]
 800c1d4:	685b      	ldr	r3, [r3, #4]
 800c1d6:	79fa      	ldrb	r2, [r7, #7]
 800c1d8:	4905      	ldr	r1, [pc, #20]	@ (800c1f0 <disk_status+0x30>)
 800c1da:	440a      	add	r2, r1
 800c1dc:	7b12      	ldrb	r2, [r2, #12]
 800c1de:	4610      	mov	r0, r2
 800c1e0:	4798      	blx	r3
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c1e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3710      	adds	r7, #16
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}
 800c1f0:	20004ad4 	.word	0x20004ad4

0800c1f4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b084      	sub	sp, #16
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c1fe:	2300      	movs	r3, #0
 800c200:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c202:	79fb      	ldrb	r3, [r7, #7]
 800c204:	4a0e      	ldr	r2, [pc, #56]	@ (800c240 <disk_initialize+0x4c>)
 800c206:	5cd3      	ldrb	r3, [r2, r3]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d114      	bne.n	800c236 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c20c:	79fb      	ldrb	r3, [r7, #7]
 800c20e:	4a0c      	ldr	r2, [pc, #48]	@ (800c240 <disk_initialize+0x4c>)
 800c210:	009b      	lsls	r3, r3, #2
 800c212:	4413      	add	r3, r2
 800c214:	685b      	ldr	r3, [r3, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	79fa      	ldrb	r2, [r7, #7]
 800c21a:	4909      	ldr	r1, [pc, #36]	@ (800c240 <disk_initialize+0x4c>)
 800c21c:	440a      	add	r2, r1
 800c21e:	7b12      	ldrb	r2, [r2, #12]
 800c220:	4610      	mov	r0, r2
 800c222:	4798      	blx	r3
 800c224:	4603      	mov	r3, r0
 800c226:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800c228:	7bfb      	ldrb	r3, [r7, #15]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d103      	bne.n	800c236 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800c22e:	79fb      	ldrb	r3, [r7, #7]
 800c230:	4a03      	ldr	r2, [pc, #12]	@ (800c240 <disk_initialize+0x4c>)
 800c232:	2101      	movs	r1, #1
 800c234:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800c236:	7bfb      	ldrb	r3, [r7, #15]
}
 800c238:	4618      	mov	r0, r3
 800c23a:	3710      	adds	r7, #16
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}
 800c240:	20004ad4 	.word	0x20004ad4

0800c244 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c244:	b590      	push	{r4, r7, lr}
 800c246:	b087      	sub	sp, #28
 800c248:	af00      	add	r7, sp, #0
 800c24a:	60b9      	str	r1, [r7, #8]
 800c24c:	607a      	str	r2, [r7, #4]
 800c24e:	603b      	str	r3, [r7, #0]
 800c250:	4603      	mov	r3, r0
 800c252:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c254:	7bfb      	ldrb	r3, [r7, #15]
 800c256:	4a0a      	ldr	r2, [pc, #40]	@ (800c280 <disk_read+0x3c>)
 800c258:	009b      	lsls	r3, r3, #2
 800c25a:	4413      	add	r3, r2
 800c25c:	685b      	ldr	r3, [r3, #4]
 800c25e:	689c      	ldr	r4, [r3, #8]
 800c260:	7bfb      	ldrb	r3, [r7, #15]
 800c262:	4a07      	ldr	r2, [pc, #28]	@ (800c280 <disk_read+0x3c>)
 800c264:	4413      	add	r3, r2
 800c266:	7b18      	ldrb	r0, [r3, #12]
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	687a      	ldr	r2, [r7, #4]
 800c26c:	68b9      	ldr	r1, [r7, #8]
 800c26e:	47a0      	blx	r4
 800c270:	4603      	mov	r3, r0
 800c272:	75fb      	strb	r3, [r7, #23]
  return res;
 800c274:	7dfb      	ldrb	r3, [r7, #23]
}
 800c276:	4618      	mov	r0, r3
 800c278:	371c      	adds	r7, #28
 800c27a:	46bd      	mov	sp, r7
 800c27c:	bd90      	pop	{r4, r7, pc}
 800c27e:	bf00      	nop
 800c280:	20004ad4 	.word	0x20004ad4

0800c284 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c284:	b590      	push	{r4, r7, lr}
 800c286:	b087      	sub	sp, #28
 800c288:	af00      	add	r7, sp, #0
 800c28a:	60b9      	str	r1, [r7, #8]
 800c28c:	607a      	str	r2, [r7, #4]
 800c28e:	603b      	str	r3, [r7, #0]
 800c290:	4603      	mov	r3, r0
 800c292:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c294:	7bfb      	ldrb	r3, [r7, #15]
 800c296:	4a0a      	ldr	r2, [pc, #40]	@ (800c2c0 <disk_write+0x3c>)
 800c298:	009b      	lsls	r3, r3, #2
 800c29a:	4413      	add	r3, r2
 800c29c:	685b      	ldr	r3, [r3, #4]
 800c29e:	68dc      	ldr	r4, [r3, #12]
 800c2a0:	7bfb      	ldrb	r3, [r7, #15]
 800c2a2:	4a07      	ldr	r2, [pc, #28]	@ (800c2c0 <disk_write+0x3c>)
 800c2a4:	4413      	add	r3, r2
 800c2a6:	7b18      	ldrb	r0, [r3, #12]
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	687a      	ldr	r2, [r7, #4]
 800c2ac:	68b9      	ldr	r1, [r7, #8]
 800c2ae:	47a0      	blx	r4
 800c2b0:	4603      	mov	r3, r0
 800c2b2:	75fb      	strb	r3, [r7, #23]
  return res;
 800c2b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	371c      	adds	r7, #28
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	bd90      	pop	{r4, r7, pc}
 800c2be:	bf00      	nop
 800c2c0:	20004ad4 	.word	0x20004ad4

0800c2c4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b084      	sub	sp, #16
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	603a      	str	r2, [r7, #0]
 800c2ce:	71fb      	strb	r3, [r7, #7]
 800c2d0:	460b      	mov	r3, r1
 800c2d2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c2d4:	79fb      	ldrb	r3, [r7, #7]
 800c2d6:	4a09      	ldr	r2, [pc, #36]	@ (800c2fc <disk_ioctl+0x38>)
 800c2d8:	009b      	lsls	r3, r3, #2
 800c2da:	4413      	add	r3, r2
 800c2dc:	685b      	ldr	r3, [r3, #4]
 800c2de:	691b      	ldr	r3, [r3, #16]
 800c2e0:	79fa      	ldrb	r2, [r7, #7]
 800c2e2:	4906      	ldr	r1, [pc, #24]	@ (800c2fc <disk_ioctl+0x38>)
 800c2e4:	440a      	add	r2, r1
 800c2e6:	7b10      	ldrb	r0, [r2, #12]
 800c2e8:	79b9      	ldrb	r1, [r7, #6]
 800c2ea:	683a      	ldr	r2, [r7, #0]
 800c2ec:	4798      	blx	r3
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	73fb      	strb	r3, [r7, #15]
  return res;
 800c2f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	3710      	adds	r7, #16
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	bd80      	pop	{r7, pc}
 800c2fc:	20004ad4 	.word	0x20004ad4

0800c300 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
__weak DWORD get_fattime (void)
{
 800c300:	b480      	push	{r7}
 800c302:	af00      	add	r7, sp, #0
  return 0;
 800c304:	2300      	movs	r3, #0
}
 800c306:	4618      	mov	r0, r3
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr

0800c310 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c310:	b480      	push	{r7}
 800c312:	b085      	sub	sp, #20
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	3301      	adds	r3, #1
 800c31c:	781b      	ldrb	r3, [r3, #0]
 800c31e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c320:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c324:	021b      	lsls	r3, r3, #8
 800c326:	b21a      	sxth	r2, r3
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	781b      	ldrb	r3, [r3, #0]
 800c32c:	b21b      	sxth	r3, r3
 800c32e:	4313      	orrs	r3, r2
 800c330:	b21b      	sxth	r3, r3
 800c332:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c334:	89fb      	ldrh	r3, [r7, #14]
}
 800c336:	4618      	mov	r0, r3
 800c338:	3714      	adds	r7, #20
 800c33a:	46bd      	mov	sp, r7
 800c33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c340:	4770      	bx	lr

0800c342 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c342:	b480      	push	{r7}
 800c344:	b085      	sub	sp, #20
 800c346:	af00      	add	r7, sp, #0
 800c348:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	3303      	adds	r3, #3
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	021b      	lsls	r3, r3, #8
 800c356:	687a      	ldr	r2, [r7, #4]
 800c358:	3202      	adds	r2, #2
 800c35a:	7812      	ldrb	r2, [r2, #0]
 800c35c:	4313      	orrs	r3, r2
 800c35e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	021b      	lsls	r3, r3, #8
 800c364:	687a      	ldr	r2, [r7, #4]
 800c366:	3201      	adds	r2, #1
 800c368:	7812      	ldrb	r2, [r2, #0]
 800c36a:	4313      	orrs	r3, r2
 800c36c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	021b      	lsls	r3, r3, #8
 800c372:	687a      	ldr	r2, [r7, #4]
 800c374:	7812      	ldrb	r2, [r2, #0]
 800c376:	4313      	orrs	r3, r2
 800c378:	60fb      	str	r3, [r7, #12]
	return rv;
 800c37a:	68fb      	ldr	r3, [r7, #12]
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3714      	adds	r7, #20
 800c380:	46bd      	mov	sp, r7
 800c382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c386:	4770      	bx	lr

0800c388 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c388:	b480      	push	{r7}
 800c38a:	b083      	sub	sp, #12
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
 800c390:	460b      	mov	r3, r1
 800c392:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	1c5a      	adds	r2, r3, #1
 800c398:	607a      	str	r2, [r7, #4]
 800c39a:	887a      	ldrh	r2, [r7, #2]
 800c39c:	b2d2      	uxtb	r2, r2
 800c39e:	701a      	strb	r2, [r3, #0]
 800c3a0:	887b      	ldrh	r3, [r7, #2]
 800c3a2:	0a1b      	lsrs	r3, r3, #8
 800c3a4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	1c5a      	adds	r2, r3, #1
 800c3aa:	607a      	str	r2, [r7, #4]
 800c3ac:	887a      	ldrh	r2, [r7, #2]
 800c3ae:	b2d2      	uxtb	r2, r2
 800c3b0:	701a      	strb	r2, [r3, #0]
}
 800c3b2:	bf00      	nop
 800c3b4:	370c      	adds	r7, #12
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3bc:	4770      	bx	lr

0800c3be <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c3be:	b480      	push	{r7}
 800c3c0:	b083      	sub	sp, #12
 800c3c2:	af00      	add	r7, sp, #0
 800c3c4:	6078      	str	r0, [r7, #4]
 800c3c6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	1c5a      	adds	r2, r3, #1
 800c3cc:	607a      	str	r2, [r7, #4]
 800c3ce:	683a      	ldr	r2, [r7, #0]
 800c3d0:	b2d2      	uxtb	r2, r2
 800c3d2:	701a      	strb	r2, [r3, #0]
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	0a1b      	lsrs	r3, r3, #8
 800c3d8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	1c5a      	adds	r2, r3, #1
 800c3de:	607a      	str	r2, [r7, #4]
 800c3e0:	683a      	ldr	r2, [r7, #0]
 800c3e2:	b2d2      	uxtb	r2, r2
 800c3e4:	701a      	strb	r2, [r3, #0]
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	0a1b      	lsrs	r3, r3, #8
 800c3ea:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	1c5a      	adds	r2, r3, #1
 800c3f0:	607a      	str	r2, [r7, #4]
 800c3f2:	683a      	ldr	r2, [r7, #0]
 800c3f4:	b2d2      	uxtb	r2, r2
 800c3f6:	701a      	strb	r2, [r3, #0]
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	0a1b      	lsrs	r3, r3, #8
 800c3fc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	1c5a      	adds	r2, r3, #1
 800c402:	607a      	str	r2, [r7, #4]
 800c404:	683a      	ldr	r2, [r7, #0]
 800c406:	b2d2      	uxtb	r2, r2
 800c408:	701a      	strb	r2, [r3, #0]
}
 800c40a:	bf00      	nop
 800c40c:	370c      	adds	r7, #12
 800c40e:	46bd      	mov	sp, r7
 800c410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c414:	4770      	bx	lr

0800c416 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c416:	b480      	push	{r7}
 800c418:	b087      	sub	sp, #28
 800c41a:	af00      	add	r7, sp, #0
 800c41c:	60f8      	str	r0, [r7, #12]
 800c41e:	60b9      	str	r1, [r7, #8]
 800c420:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c426:	68bb      	ldr	r3, [r7, #8]
 800c428:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d00d      	beq.n	800c44c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c430:	693a      	ldr	r2, [r7, #16]
 800c432:	1c53      	adds	r3, r2, #1
 800c434:	613b      	str	r3, [r7, #16]
 800c436:	697b      	ldr	r3, [r7, #20]
 800c438:	1c59      	adds	r1, r3, #1
 800c43a:	6179      	str	r1, [r7, #20]
 800c43c:	7812      	ldrb	r2, [r2, #0]
 800c43e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	3b01      	subs	r3, #1
 800c444:	607b      	str	r3, [r7, #4]
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d1f1      	bne.n	800c430 <mem_cpy+0x1a>
	}
}
 800c44c:	bf00      	nop
 800c44e:	371c      	adds	r7, #28
 800c450:	46bd      	mov	sp, r7
 800c452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c456:	4770      	bx	lr

0800c458 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c458:	b480      	push	{r7}
 800c45a:	b087      	sub	sp, #28
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	60f8      	str	r0, [r7, #12]
 800c460:	60b9      	str	r1, [r7, #8]
 800c462:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c468:	697b      	ldr	r3, [r7, #20]
 800c46a:	1c5a      	adds	r2, r3, #1
 800c46c:	617a      	str	r2, [r7, #20]
 800c46e:	68ba      	ldr	r2, [r7, #8]
 800c470:	b2d2      	uxtb	r2, r2
 800c472:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	3b01      	subs	r3, #1
 800c478:	607b      	str	r3, [r7, #4]
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d1f3      	bne.n	800c468 <mem_set+0x10>
}
 800c480:	bf00      	nop
 800c482:	bf00      	nop
 800c484:	371c      	adds	r7, #28
 800c486:	46bd      	mov	sp, r7
 800c488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48c:	4770      	bx	lr

0800c48e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c48e:	b480      	push	{r7}
 800c490:	b089      	sub	sp, #36	@ 0x24
 800c492:	af00      	add	r7, sp, #0
 800c494:	60f8      	str	r0, [r7, #12]
 800c496:	60b9      	str	r1, [r7, #8]
 800c498:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	61fb      	str	r3, [r7, #28]
 800c49e:	68bb      	ldr	r3, [r7, #8]
 800c4a0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c4a6:	69fb      	ldr	r3, [r7, #28]
 800c4a8:	1c5a      	adds	r2, r3, #1
 800c4aa:	61fa      	str	r2, [r7, #28]
 800c4ac:	781b      	ldrb	r3, [r3, #0]
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	69bb      	ldr	r3, [r7, #24]
 800c4b2:	1c5a      	adds	r2, r3, #1
 800c4b4:	61ba      	str	r2, [r7, #24]
 800c4b6:	781b      	ldrb	r3, [r3, #0]
 800c4b8:	1acb      	subs	r3, r1, r3
 800c4ba:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	3b01      	subs	r3, #1
 800c4c0:	607b      	str	r3, [r7, #4]
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d002      	beq.n	800c4ce <mem_cmp+0x40>
 800c4c8:	697b      	ldr	r3, [r7, #20]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d0eb      	beq.n	800c4a6 <mem_cmp+0x18>

	return r;
 800c4ce:	697b      	ldr	r3, [r7, #20]
}
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	3724      	adds	r7, #36	@ 0x24
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4da:	4770      	bx	lr

0800c4dc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c4dc:	b480      	push	{r7}
 800c4de:	b083      	sub	sp, #12
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c4e6:	e002      	b.n	800c4ee <chk_chr+0x12>
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	607b      	str	r3, [r7, #4]
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	781b      	ldrb	r3, [r3, #0]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d005      	beq.n	800c502 <chk_chr+0x26>
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	461a      	mov	r2, r3
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	4293      	cmp	r3, r2
 800c500:	d1f2      	bne.n	800c4e8 <chk_chr+0xc>
	return *str;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	781b      	ldrb	r3, [r3, #0]
}
 800c506:	4618      	mov	r0, r3
 800c508:	370c      	adds	r7, #12
 800c50a:	46bd      	mov	sp, r7
 800c50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c510:	4770      	bx	lr
	...

0800c514 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c514:	b480      	push	{r7}
 800c516:	b085      	sub	sp, #20
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
 800c51c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c51e:	2300      	movs	r3, #0
 800c520:	60bb      	str	r3, [r7, #8]
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	60fb      	str	r3, [r7, #12]
 800c526:	e029      	b.n	800c57c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c528:	4a27      	ldr	r2, [pc, #156]	@ (800c5c8 <chk_lock+0xb4>)
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	011b      	lsls	r3, r3, #4
 800c52e:	4413      	add	r3, r2
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d01d      	beq.n	800c572 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c536:	4a24      	ldr	r2, [pc, #144]	@ (800c5c8 <chk_lock+0xb4>)
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	011b      	lsls	r3, r3, #4
 800c53c:	4413      	add	r3, r2
 800c53e:	681a      	ldr	r2, [r3, #0]
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	429a      	cmp	r2, r3
 800c546:	d116      	bne.n	800c576 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c548:	4a1f      	ldr	r2, [pc, #124]	@ (800c5c8 <chk_lock+0xb4>)
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	011b      	lsls	r3, r3, #4
 800c54e:	4413      	add	r3, r2
 800c550:	3304      	adds	r3, #4
 800c552:	681a      	ldr	r2, [r3, #0]
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c558:	429a      	cmp	r2, r3
 800c55a:	d10c      	bne.n	800c576 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c55c:	4a1a      	ldr	r2, [pc, #104]	@ (800c5c8 <chk_lock+0xb4>)
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	011b      	lsls	r3, r3, #4
 800c562:	4413      	add	r3, r2
 800c564:	3308      	adds	r3, #8
 800c566:	681a      	ldr	r2, [r3, #0]
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d102      	bne.n	800c576 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c570:	e007      	b.n	800c582 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c572:	2301      	movs	r3, #1
 800c574:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	3301      	adds	r3, #1
 800c57a:	60fb      	str	r3, [r7, #12]
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2b01      	cmp	r3, #1
 800c580:	d9d2      	bls.n	800c528 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	2b02      	cmp	r3, #2
 800c586:	d109      	bne.n	800c59c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d102      	bne.n	800c594 <chk_lock+0x80>
 800c58e:	683b      	ldr	r3, [r7, #0]
 800c590:	2b02      	cmp	r3, #2
 800c592:	d101      	bne.n	800c598 <chk_lock+0x84>
 800c594:	2300      	movs	r3, #0
 800c596:	e010      	b.n	800c5ba <chk_lock+0xa6>
 800c598:	2312      	movs	r3, #18
 800c59a:	e00e      	b.n	800c5ba <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d108      	bne.n	800c5b4 <chk_lock+0xa0>
 800c5a2:	4a09      	ldr	r2, [pc, #36]	@ (800c5c8 <chk_lock+0xb4>)
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	011b      	lsls	r3, r3, #4
 800c5a8:	4413      	add	r3, r2
 800c5aa:	330c      	adds	r3, #12
 800c5ac:	881b      	ldrh	r3, [r3, #0]
 800c5ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5b2:	d101      	bne.n	800c5b8 <chk_lock+0xa4>
 800c5b4:	2310      	movs	r3, #16
 800c5b6:	e000      	b.n	800c5ba <chk_lock+0xa6>
 800c5b8:	2300      	movs	r3, #0
}
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	3714      	adds	r7, #20
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c4:	4770      	bx	lr
 800c5c6:	bf00      	nop
 800c5c8:	20004ab4 	.word	0x20004ab4

0800c5cc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c5cc:	b480      	push	{r7}
 800c5ce:	b083      	sub	sp, #12
 800c5d0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	607b      	str	r3, [r7, #4]
 800c5d6:	e002      	b.n	800c5de <enq_lock+0x12>
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	3301      	adds	r3, #1
 800c5dc:	607b      	str	r3, [r7, #4]
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2b01      	cmp	r3, #1
 800c5e2:	d806      	bhi.n	800c5f2 <enq_lock+0x26>
 800c5e4:	4a09      	ldr	r2, [pc, #36]	@ (800c60c <enq_lock+0x40>)
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	011b      	lsls	r3, r3, #4
 800c5ea:	4413      	add	r3, r2
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d1f2      	bne.n	800c5d8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	2b02      	cmp	r3, #2
 800c5f6:	bf14      	ite	ne
 800c5f8:	2301      	movne	r3, #1
 800c5fa:	2300      	moveq	r3, #0
 800c5fc:	b2db      	uxtb	r3, r3
}
 800c5fe:	4618      	mov	r0, r3
 800c600:	370c      	adds	r7, #12
 800c602:	46bd      	mov	sp, r7
 800c604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c608:	4770      	bx	lr
 800c60a:	bf00      	nop
 800c60c:	20004ab4 	.word	0x20004ab4

0800c610 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c610:	b480      	push	{r7}
 800c612:	b085      	sub	sp, #20
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
 800c618:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c61a:	2300      	movs	r3, #0
 800c61c:	60fb      	str	r3, [r7, #12]
 800c61e:	e01f      	b.n	800c660 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c620:	4a41      	ldr	r2, [pc, #260]	@ (800c728 <inc_lock+0x118>)
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	011b      	lsls	r3, r3, #4
 800c626:	4413      	add	r3, r2
 800c628:	681a      	ldr	r2, [r3, #0]
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	429a      	cmp	r2, r3
 800c630:	d113      	bne.n	800c65a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c632:	4a3d      	ldr	r2, [pc, #244]	@ (800c728 <inc_lock+0x118>)
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	011b      	lsls	r3, r3, #4
 800c638:	4413      	add	r3, r2
 800c63a:	3304      	adds	r3, #4
 800c63c:	681a      	ldr	r2, [r3, #0]
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c642:	429a      	cmp	r2, r3
 800c644:	d109      	bne.n	800c65a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c646:	4a38      	ldr	r2, [pc, #224]	@ (800c728 <inc_lock+0x118>)
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	011b      	lsls	r3, r3, #4
 800c64c:	4413      	add	r3, r2
 800c64e:	3308      	adds	r3, #8
 800c650:	681a      	ldr	r2, [r3, #0]
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c656:	429a      	cmp	r2, r3
 800c658:	d006      	beq.n	800c668 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	3301      	adds	r3, #1
 800c65e:	60fb      	str	r3, [r7, #12]
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	2b01      	cmp	r3, #1
 800c664:	d9dc      	bls.n	800c620 <inc_lock+0x10>
 800c666:	e000      	b.n	800c66a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c668:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2b02      	cmp	r3, #2
 800c66e:	d132      	bne.n	800c6d6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c670:	2300      	movs	r3, #0
 800c672:	60fb      	str	r3, [r7, #12]
 800c674:	e002      	b.n	800c67c <inc_lock+0x6c>
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	3301      	adds	r3, #1
 800c67a:	60fb      	str	r3, [r7, #12]
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	2b01      	cmp	r3, #1
 800c680:	d806      	bhi.n	800c690 <inc_lock+0x80>
 800c682:	4a29      	ldr	r2, [pc, #164]	@ (800c728 <inc_lock+0x118>)
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	011b      	lsls	r3, r3, #4
 800c688:	4413      	add	r3, r2
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d1f2      	bne.n	800c676 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	2b02      	cmp	r3, #2
 800c694:	d101      	bne.n	800c69a <inc_lock+0x8a>
 800c696:	2300      	movs	r3, #0
 800c698:	e040      	b.n	800c71c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681a      	ldr	r2, [r3, #0]
 800c69e:	4922      	ldr	r1, [pc, #136]	@ (800c728 <inc_lock+0x118>)
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	011b      	lsls	r3, r3, #4
 800c6a4:	440b      	add	r3, r1
 800c6a6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	689a      	ldr	r2, [r3, #8]
 800c6ac:	491e      	ldr	r1, [pc, #120]	@ (800c728 <inc_lock+0x118>)
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	011b      	lsls	r3, r3, #4
 800c6b2:	440b      	add	r3, r1
 800c6b4:	3304      	adds	r3, #4
 800c6b6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	695a      	ldr	r2, [r3, #20]
 800c6bc:	491a      	ldr	r1, [pc, #104]	@ (800c728 <inc_lock+0x118>)
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	011b      	lsls	r3, r3, #4
 800c6c2:	440b      	add	r3, r1
 800c6c4:	3308      	adds	r3, #8
 800c6c6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c6c8:	4a17      	ldr	r2, [pc, #92]	@ (800c728 <inc_lock+0x118>)
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	011b      	lsls	r3, r3, #4
 800c6ce:	4413      	add	r3, r2
 800c6d0:	330c      	adds	r3, #12
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c6d6:	683b      	ldr	r3, [r7, #0]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d009      	beq.n	800c6f0 <inc_lock+0xe0>
 800c6dc:	4a12      	ldr	r2, [pc, #72]	@ (800c728 <inc_lock+0x118>)
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	011b      	lsls	r3, r3, #4
 800c6e2:	4413      	add	r3, r2
 800c6e4:	330c      	adds	r3, #12
 800c6e6:	881b      	ldrh	r3, [r3, #0]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d001      	beq.n	800c6f0 <inc_lock+0xe0>
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	e015      	b.n	800c71c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d108      	bne.n	800c708 <inc_lock+0xf8>
 800c6f6:	4a0c      	ldr	r2, [pc, #48]	@ (800c728 <inc_lock+0x118>)
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	011b      	lsls	r3, r3, #4
 800c6fc:	4413      	add	r3, r2
 800c6fe:	330c      	adds	r3, #12
 800c700:	881b      	ldrh	r3, [r3, #0]
 800c702:	3301      	adds	r3, #1
 800c704:	b29a      	uxth	r2, r3
 800c706:	e001      	b.n	800c70c <inc_lock+0xfc>
 800c708:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c70c:	4906      	ldr	r1, [pc, #24]	@ (800c728 <inc_lock+0x118>)
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	011b      	lsls	r3, r3, #4
 800c712:	440b      	add	r3, r1
 800c714:	330c      	adds	r3, #12
 800c716:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	3301      	adds	r3, #1
}
 800c71c:	4618      	mov	r0, r3
 800c71e:	3714      	adds	r7, #20
 800c720:	46bd      	mov	sp, r7
 800c722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c726:	4770      	bx	lr
 800c728:	20004ab4 	.word	0x20004ab4

0800c72c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c72c:	b480      	push	{r7}
 800c72e:	b085      	sub	sp, #20
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	3b01      	subs	r3, #1
 800c738:	607b      	str	r3, [r7, #4]
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2b01      	cmp	r3, #1
 800c73e:	d825      	bhi.n	800c78c <dec_lock+0x60>
		n = Files[i].ctr;
 800c740:	4a17      	ldr	r2, [pc, #92]	@ (800c7a0 <dec_lock+0x74>)
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	011b      	lsls	r3, r3, #4
 800c746:	4413      	add	r3, r2
 800c748:	330c      	adds	r3, #12
 800c74a:	881b      	ldrh	r3, [r3, #0]
 800c74c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c74e:	89fb      	ldrh	r3, [r7, #14]
 800c750:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c754:	d101      	bne.n	800c75a <dec_lock+0x2e>
 800c756:	2300      	movs	r3, #0
 800c758:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c75a:	89fb      	ldrh	r3, [r7, #14]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d002      	beq.n	800c766 <dec_lock+0x3a>
 800c760:	89fb      	ldrh	r3, [r7, #14]
 800c762:	3b01      	subs	r3, #1
 800c764:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c766:	4a0e      	ldr	r2, [pc, #56]	@ (800c7a0 <dec_lock+0x74>)
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	011b      	lsls	r3, r3, #4
 800c76c:	4413      	add	r3, r2
 800c76e:	330c      	adds	r3, #12
 800c770:	89fa      	ldrh	r2, [r7, #14]
 800c772:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c774:	89fb      	ldrh	r3, [r7, #14]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d105      	bne.n	800c786 <dec_lock+0x5a>
 800c77a:	4a09      	ldr	r2, [pc, #36]	@ (800c7a0 <dec_lock+0x74>)
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	011b      	lsls	r3, r3, #4
 800c780:	4413      	add	r3, r2
 800c782:	2200      	movs	r2, #0
 800c784:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c786:	2300      	movs	r3, #0
 800c788:	737b      	strb	r3, [r7, #13]
 800c78a:	e001      	b.n	800c790 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c78c:	2302      	movs	r3, #2
 800c78e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c790:	7b7b      	ldrb	r3, [r7, #13]
}
 800c792:	4618      	mov	r0, r3
 800c794:	3714      	adds	r7, #20
 800c796:	46bd      	mov	sp, r7
 800c798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c79c:	4770      	bx	lr
 800c79e:	bf00      	nop
 800c7a0:	20004ab4 	.word	0x20004ab4

0800c7a4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c7a4:	b480      	push	{r7}
 800c7a6:	b085      	sub	sp, #20
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	60fb      	str	r3, [r7, #12]
 800c7b0:	e010      	b.n	800c7d4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c7b2:	4a0d      	ldr	r2, [pc, #52]	@ (800c7e8 <clear_lock+0x44>)
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	011b      	lsls	r3, r3, #4
 800c7b8:	4413      	add	r3, r2
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	687a      	ldr	r2, [r7, #4]
 800c7be:	429a      	cmp	r2, r3
 800c7c0:	d105      	bne.n	800c7ce <clear_lock+0x2a>
 800c7c2:	4a09      	ldr	r2, [pc, #36]	@ (800c7e8 <clear_lock+0x44>)
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	011b      	lsls	r3, r3, #4
 800c7c8:	4413      	add	r3, r2
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	3301      	adds	r3, #1
 800c7d2:	60fb      	str	r3, [r7, #12]
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	2b01      	cmp	r3, #1
 800c7d8:	d9eb      	bls.n	800c7b2 <clear_lock+0xe>
	}
}
 800c7da:	bf00      	nop
 800c7dc:	bf00      	nop
 800c7de:	3714      	adds	r7, #20
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e6:	4770      	bx	lr
 800c7e8:	20004ab4 	.word	0x20004ab4

0800c7ec <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c7ec:	b580      	push	{r7, lr}
 800c7ee:	b086      	sub	sp, #24
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	78db      	ldrb	r3, [r3, #3]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d034      	beq.n	800c86a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c804:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	7858      	ldrb	r0, [r3, #1]
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c810:	2301      	movs	r3, #1
 800c812:	697a      	ldr	r2, [r7, #20]
 800c814:	f7ff fd36 	bl	800c284 <disk_write>
 800c818:	4603      	mov	r3, r0
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d002      	beq.n	800c824 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c81e:	2301      	movs	r3, #1
 800c820:	73fb      	strb	r3, [r7, #15]
 800c822:	e022      	b.n	800c86a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	2200      	movs	r2, #0
 800c828:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c82e:	697a      	ldr	r2, [r7, #20]
 800c830:	1ad2      	subs	r2, r2, r3
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	69db      	ldr	r3, [r3, #28]
 800c836:	429a      	cmp	r2, r3
 800c838:	d217      	bcs.n	800c86a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	789b      	ldrb	r3, [r3, #2]
 800c83e:	613b      	str	r3, [r7, #16]
 800c840:	e010      	b.n	800c864 <sync_window+0x78>
					wsect += fs->fsize;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	69db      	ldr	r3, [r3, #28]
 800c846:	697a      	ldr	r2, [r7, #20]
 800c848:	4413      	add	r3, r2
 800c84a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	7858      	ldrb	r0, [r3, #1]
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c856:	2301      	movs	r3, #1
 800c858:	697a      	ldr	r2, [r7, #20]
 800c85a:	f7ff fd13 	bl	800c284 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c85e:	693b      	ldr	r3, [r7, #16]
 800c860:	3b01      	subs	r3, #1
 800c862:	613b      	str	r3, [r7, #16]
 800c864:	693b      	ldr	r3, [r7, #16]
 800c866:	2b01      	cmp	r3, #1
 800c868:	d8eb      	bhi.n	800c842 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c86a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c86c:	4618      	mov	r0, r3
 800c86e:	3718      	adds	r7, #24
 800c870:	46bd      	mov	sp, r7
 800c872:	bd80      	pop	{r7, pc}

0800c874 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b084      	sub	sp, #16
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
 800c87c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c87e:	2300      	movs	r3, #0
 800c880:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c886:	683a      	ldr	r2, [r7, #0]
 800c888:	429a      	cmp	r2, r3
 800c88a:	d01b      	beq.n	800c8c4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c88c:	6878      	ldr	r0, [r7, #4]
 800c88e:	f7ff ffad 	bl	800c7ec <sync_window>
 800c892:	4603      	mov	r3, r0
 800c894:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c896:	7bfb      	ldrb	r3, [r7, #15]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d113      	bne.n	800c8c4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	7858      	ldrb	r0, [r3, #1]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c8a6:	2301      	movs	r3, #1
 800c8a8:	683a      	ldr	r2, [r7, #0]
 800c8aa:	f7ff fccb 	bl	800c244 <disk_read>
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d004      	beq.n	800c8be <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c8b4:	f04f 33ff 	mov.w	r3, #4294967295
 800c8b8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	683a      	ldr	r2, [r7, #0]
 800c8c2:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800c8c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	3710      	adds	r7, #16
 800c8ca:	46bd      	mov	sp, r7
 800c8cc:	bd80      	pop	{r7, pc}
	...

0800c8d0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b084      	sub	sp, #16
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c8d8:	6878      	ldr	r0, [r7, #4]
 800c8da:	f7ff ff87 	bl	800c7ec <sync_window>
 800c8de:	4603      	mov	r3, r0
 800c8e0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c8e2:	7bfb      	ldrb	r3, [r7, #15]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d158      	bne.n	800c99a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	781b      	ldrb	r3, [r3, #0]
 800c8ec:	2b03      	cmp	r3, #3
 800c8ee:	d148      	bne.n	800c982 <sync_fs+0xb2>
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	791b      	ldrb	r3, [r3, #4]
 800c8f4:	2b01      	cmp	r3, #1
 800c8f6:	d144      	bne.n	800c982 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	3334      	adds	r3, #52	@ 0x34
 800c8fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c900:	2100      	movs	r1, #0
 800c902:	4618      	mov	r0, r3
 800c904:	f7ff fda8 	bl	800c458 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	3334      	adds	r3, #52	@ 0x34
 800c90c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c910:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c914:	4618      	mov	r0, r3
 800c916:	f7ff fd37 	bl	800c388 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	3334      	adds	r3, #52	@ 0x34
 800c91e:	4921      	ldr	r1, [pc, #132]	@ (800c9a4 <sync_fs+0xd4>)
 800c920:	4618      	mov	r0, r3
 800c922:	f7ff fd4c 	bl	800c3be <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	3334      	adds	r3, #52	@ 0x34
 800c92a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c92e:	491e      	ldr	r1, [pc, #120]	@ (800c9a8 <sync_fs+0xd8>)
 800c930:	4618      	mov	r0, r3
 800c932:	f7ff fd44 	bl	800c3be <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	3334      	adds	r3, #52	@ 0x34
 800c93a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	695b      	ldr	r3, [r3, #20]
 800c942:	4619      	mov	r1, r3
 800c944:	4610      	mov	r0, r2
 800c946:	f7ff fd3a 	bl	800c3be <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	3334      	adds	r3, #52	@ 0x34
 800c94e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	691b      	ldr	r3, [r3, #16]
 800c956:	4619      	mov	r1, r3
 800c958:	4610      	mov	r0, r2
 800c95a:	f7ff fd30 	bl	800c3be <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	6a1b      	ldr	r3, [r3, #32]
 800c962:	1c5a      	adds	r2, r3, #1
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	7858      	ldrb	r0, [r3, #1]
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c976:	2301      	movs	r3, #1
 800c978:	f7ff fc84 	bl	800c284 <disk_write>
			fs->fsi_flag = 0;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	2200      	movs	r2, #0
 800c980:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	785b      	ldrb	r3, [r3, #1]
 800c986:	2200      	movs	r2, #0
 800c988:	2100      	movs	r1, #0
 800c98a:	4618      	mov	r0, r3
 800c98c:	f7ff fc9a 	bl	800c2c4 <disk_ioctl>
 800c990:	4603      	mov	r3, r0
 800c992:	2b00      	cmp	r3, #0
 800c994:	d001      	beq.n	800c99a <sync_fs+0xca>
 800c996:	2301      	movs	r3, #1
 800c998:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c99a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c99c:	4618      	mov	r0, r3
 800c99e:	3710      	adds	r7, #16
 800c9a0:	46bd      	mov	sp, r7
 800c9a2:	bd80      	pop	{r7, pc}
 800c9a4:	41615252 	.word	0x41615252
 800c9a8:	61417272 	.word	0x61417272

0800c9ac <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c9ac:	b480      	push	{r7}
 800c9ae:	b083      	sub	sp, #12
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
 800c9b4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c9b6:	683b      	ldr	r3, [r7, #0]
 800c9b8:	3b02      	subs	r3, #2
 800c9ba:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	699b      	ldr	r3, [r3, #24]
 800c9c0:	3b02      	subs	r3, #2
 800c9c2:	683a      	ldr	r2, [r7, #0]
 800c9c4:	429a      	cmp	r2, r3
 800c9c6:	d301      	bcc.n	800c9cc <clust2sect+0x20>
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	e008      	b.n	800c9de <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	895b      	ldrh	r3, [r3, #10]
 800c9d0:	461a      	mov	r2, r3
 800c9d2:	683b      	ldr	r3, [r7, #0]
 800c9d4:	fb03 f202 	mul.w	r2, r3, r2
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9dc:	4413      	add	r3, r2
}
 800c9de:	4618      	mov	r0, r3
 800c9e0:	370c      	adds	r7, #12
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e8:	4770      	bx	lr

0800c9ea <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c9ea:	b580      	push	{r7, lr}
 800c9ec:	b086      	sub	sp, #24
 800c9ee:	af00      	add	r7, sp, #0
 800c9f0:	6078      	str	r0, [r7, #4]
 800c9f2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	2b01      	cmp	r3, #1
 800c9fe:	d904      	bls.n	800ca0a <get_fat+0x20>
 800ca00:	693b      	ldr	r3, [r7, #16]
 800ca02:	699b      	ldr	r3, [r3, #24]
 800ca04:	683a      	ldr	r2, [r7, #0]
 800ca06:	429a      	cmp	r2, r3
 800ca08:	d302      	bcc.n	800ca10 <get_fat+0x26>
		val = 1;	/* Internal error */
 800ca0a:	2301      	movs	r3, #1
 800ca0c:	617b      	str	r3, [r7, #20]
 800ca0e:	e08e      	b.n	800cb2e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800ca10:	f04f 33ff 	mov.w	r3, #4294967295
 800ca14:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800ca16:	693b      	ldr	r3, [r7, #16]
 800ca18:	781b      	ldrb	r3, [r3, #0]
 800ca1a:	2b03      	cmp	r3, #3
 800ca1c:	d061      	beq.n	800cae2 <get_fat+0xf8>
 800ca1e:	2b03      	cmp	r3, #3
 800ca20:	dc7b      	bgt.n	800cb1a <get_fat+0x130>
 800ca22:	2b01      	cmp	r3, #1
 800ca24:	d002      	beq.n	800ca2c <get_fat+0x42>
 800ca26:	2b02      	cmp	r3, #2
 800ca28:	d041      	beq.n	800caae <get_fat+0xc4>
 800ca2a:	e076      	b.n	800cb1a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	60fb      	str	r3, [r7, #12]
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	085b      	lsrs	r3, r3, #1
 800ca34:	68fa      	ldr	r2, [r7, #12]
 800ca36:	4413      	add	r3, r2
 800ca38:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	0a5b      	lsrs	r3, r3, #9
 800ca42:	4413      	add	r3, r2
 800ca44:	4619      	mov	r1, r3
 800ca46:	6938      	ldr	r0, [r7, #16]
 800ca48:	f7ff ff14 	bl	800c874 <move_window>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d166      	bne.n	800cb20 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	1c5a      	adds	r2, r3, #1
 800ca56:	60fa      	str	r2, [r7, #12]
 800ca58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca5c:	693a      	ldr	r2, [r7, #16]
 800ca5e:	4413      	add	r3, r2
 800ca60:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ca64:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	0a5b      	lsrs	r3, r3, #9
 800ca6e:	4413      	add	r3, r2
 800ca70:	4619      	mov	r1, r3
 800ca72:	6938      	ldr	r0, [r7, #16]
 800ca74:	f7ff fefe 	bl	800c874 <move_window>
 800ca78:	4603      	mov	r3, r0
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d152      	bne.n	800cb24 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca84:	693a      	ldr	r2, [r7, #16]
 800ca86:	4413      	add	r3, r2
 800ca88:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ca8c:	021b      	lsls	r3, r3, #8
 800ca8e:	68ba      	ldr	r2, [r7, #8]
 800ca90:	4313      	orrs	r3, r2
 800ca92:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	f003 0301 	and.w	r3, r3, #1
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d002      	beq.n	800caa4 <get_fat+0xba>
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	091b      	lsrs	r3, r3, #4
 800caa2:	e002      	b.n	800caaa <get_fat+0xc0>
 800caa4:	68bb      	ldr	r3, [r7, #8]
 800caa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800caaa:	617b      	str	r3, [r7, #20]
			break;
 800caac:	e03f      	b.n	800cb2e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800caae:	693b      	ldr	r3, [r7, #16]
 800cab0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cab2:	683b      	ldr	r3, [r7, #0]
 800cab4:	0a1b      	lsrs	r3, r3, #8
 800cab6:	4413      	add	r3, r2
 800cab8:	4619      	mov	r1, r3
 800caba:	6938      	ldr	r0, [r7, #16]
 800cabc:	f7ff feda 	bl	800c874 <move_window>
 800cac0:	4603      	mov	r3, r0
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d130      	bne.n	800cb28 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800cac6:	693b      	ldr	r3, [r7, #16]
 800cac8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	005b      	lsls	r3, r3, #1
 800cad0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800cad4:	4413      	add	r3, r2
 800cad6:	4618      	mov	r0, r3
 800cad8:	f7ff fc1a 	bl	800c310 <ld_word>
 800cadc:	4603      	mov	r3, r0
 800cade:	617b      	str	r3, [r7, #20]
			break;
 800cae0:	e025      	b.n	800cb2e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cae2:	693b      	ldr	r3, [r7, #16]
 800cae4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	09db      	lsrs	r3, r3, #7
 800caea:	4413      	add	r3, r2
 800caec:	4619      	mov	r1, r3
 800caee:	6938      	ldr	r0, [r7, #16]
 800caf0:	f7ff fec0 	bl	800c874 <move_window>
 800caf4:	4603      	mov	r3, r0
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d118      	bne.n	800cb2c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	009b      	lsls	r3, r3, #2
 800cb04:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800cb08:	4413      	add	r3, r2
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	f7ff fc19 	bl	800c342 <ld_dword>
 800cb10:	4603      	mov	r3, r0
 800cb12:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800cb16:	617b      	str	r3, [r7, #20]
			break;
 800cb18:	e009      	b.n	800cb2e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800cb1a:	2301      	movs	r3, #1
 800cb1c:	617b      	str	r3, [r7, #20]
 800cb1e:	e006      	b.n	800cb2e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cb20:	bf00      	nop
 800cb22:	e004      	b.n	800cb2e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cb24:	bf00      	nop
 800cb26:	e002      	b.n	800cb2e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cb28:	bf00      	nop
 800cb2a:	e000      	b.n	800cb2e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cb2c:	bf00      	nop
		}
	}

	return val;
 800cb2e:	697b      	ldr	r3, [r7, #20]
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3718      	adds	r7, #24
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800cb38:	b590      	push	{r4, r7, lr}
 800cb3a:	b089      	sub	sp, #36	@ 0x24
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	60f8      	str	r0, [r7, #12]
 800cb40:	60b9      	str	r1, [r7, #8]
 800cb42:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800cb44:	2302      	movs	r3, #2
 800cb46:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800cb48:	68bb      	ldr	r3, [r7, #8]
 800cb4a:	2b01      	cmp	r3, #1
 800cb4c:	f240 80d9 	bls.w	800cd02 <put_fat+0x1ca>
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	699b      	ldr	r3, [r3, #24]
 800cb54:	68ba      	ldr	r2, [r7, #8]
 800cb56:	429a      	cmp	r2, r3
 800cb58:	f080 80d3 	bcs.w	800cd02 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	781b      	ldrb	r3, [r3, #0]
 800cb60:	2b03      	cmp	r3, #3
 800cb62:	f000 8096 	beq.w	800cc92 <put_fat+0x15a>
 800cb66:	2b03      	cmp	r3, #3
 800cb68:	f300 80cb 	bgt.w	800cd02 <put_fat+0x1ca>
 800cb6c:	2b01      	cmp	r3, #1
 800cb6e:	d002      	beq.n	800cb76 <put_fat+0x3e>
 800cb70:	2b02      	cmp	r3, #2
 800cb72:	d06e      	beq.n	800cc52 <put_fat+0x11a>
 800cb74:	e0c5      	b.n	800cd02 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800cb76:	68bb      	ldr	r3, [r7, #8]
 800cb78:	61bb      	str	r3, [r7, #24]
 800cb7a:	69bb      	ldr	r3, [r7, #24]
 800cb7c:	085b      	lsrs	r3, r3, #1
 800cb7e:	69ba      	ldr	r2, [r7, #24]
 800cb80:	4413      	add	r3, r2
 800cb82:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cb88:	69bb      	ldr	r3, [r7, #24]
 800cb8a:	0a5b      	lsrs	r3, r3, #9
 800cb8c:	4413      	add	r3, r2
 800cb8e:	4619      	mov	r1, r3
 800cb90:	68f8      	ldr	r0, [r7, #12]
 800cb92:	f7ff fe6f 	bl	800c874 <move_window>
 800cb96:	4603      	mov	r3, r0
 800cb98:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cb9a:	7ffb      	ldrb	r3, [r7, #31]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	f040 80a9 	bne.w	800ccf4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cba8:	69bb      	ldr	r3, [r7, #24]
 800cbaa:	1c59      	adds	r1, r3, #1
 800cbac:	61b9      	str	r1, [r7, #24]
 800cbae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbb2:	4413      	add	r3, r2
 800cbb4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800cbb6:	68bb      	ldr	r3, [r7, #8]
 800cbb8:	f003 0301 	and.w	r3, r3, #1
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d00d      	beq.n	800cbdc <put_fat+0xa4>
 800cbc0:	697b      	ldr	r3, [r7, #20]
 800cbc2:	781b      	ldrb	r3, [r3, #0]
 800cbc4:	b25b      	sxtb	r3, r3
 800cbc6:	f003 030f 	and.w	r3, r3, #15
 800cbca:	b25a      	sxtb	r2, r3
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	b25b      	sxtb	r3, r3
 800cbd0:	011b      	lsls	r3, r3, #4
 800cbd2:	b25b      	sxtb	r3, r3
 800cbd4:	4313      	orrs	r3, r2
 800cbd6:	b25b      	sxtb	r3, r3
 800cbd8:	b2db      	uxtb	r3, r3
 800cbda:	e001      	b.n	800cbe0 <put_fat+0xa8>
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	b2db      	uxtb	r3, r3
 800cbe0:	697a      	ldr	r2, [r7, #20]
 800cbe2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cbee:	69bb      	ldr	r3, [r7, #24]
 800cbf0:	0a5b      	lsrs	r3, r3, #9
 800cbf2:	4413      	add	r3, r2
 800cbf4:	4619      	mov	r1, r3
 800cbf6:	68f8      	ldr	r0, [r7, #12]
 800cbf8:	f7ff fe3c 	bl	800c874 <move_window>
 800cbfc:	4603      	mov	r3, r0
 800cbfe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cc00:	7ffb      	ldrb	r3, [r7, #31]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d178      	bne.n	800ccf8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cc0c:	69bb      	ldr	r3, [r7, #24]
 800cc0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc12:	4413      	add	r3, r2
 800cc14:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	f003 0301 	and.w	r3, r3, #1
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d003      	beq.n	800cc28 <put_fat+0xf0>
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	091b      	lsrs	r3, r3, #4
 800cc24:	b2db      	uxtb	r3, r3
 800cc26:	e00e      	b.n	800cc46 <put_fat+0x10e>
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	781b      	ldrb	r3, [r3, #0]
 800cc2c:	b25b      	sxtb	r3, r3
 800cc2e:	f023 030f 	bic.w	r3, r3, #15
 800cc32:	b25a      	sxtb	r2, r3
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	0a1b      	lsrs	r3, r3, #8
 800cc38:	b25b      	sxtb	r3, r3
 800cc3a:	f003 030f 	and.w	r3, r3, #15
 800cc3e:	b25b      	sxtb	r3, r3
 800cc40:	4313      	orrs	r3, r2
 800cc42:	b25b      	sxtb	r3, r3
 800cc44:	b2db      	uxtb	r3, r3
 800cc46:	697a      	ldr	r2, [r7, #20]
 800cc48:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	2201      	movs	r2, #1
 800cc4e:	70da      	strb	r2, [r3, #3]
			break;
 800cc50:	e057      	b.n	800cd02 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	0a1b      	lsrs	r3, r3, #8
 800cc5a:	4413      	add	r3, r2
 800cc5c:	4619      	mov	r1, r3
 800cc5e:	68f8      	ldr	r0, [r7, #12]
 800cc60:	f7ff fe08 	bl	800c874 <move_window>
 800cc64:	4603      	mov	r3, r0
 800cc66:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cc68:	7ffb      	ldrb	r3, [r7, #31]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d146      	bne.n	800ccfc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800cc74:	68bb      	ldr	r3, [r7, #8]
 800cc76:	005b      	lsls	r3, r3, #1
 800cc78:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800cc7c:	4413      	add	r3, r2
 800cc7e:	687a      	ldr	r2, [r7, #4]
 800cc80:	b292      	uxth	r2, r2
 800cc82:	4611      	mov	r1, r2
 800cc84:	4618      	mov	r0, r3
 800cc86:	f7ff fb7f 	bl	800c388 <st_word>
			fs->wflag = 1;
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	70da      	strb	r2, [r3, #3]
			break;
 800cc90:	e037      	b.n	800cd02 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cc96:	68bb      	ldr	r3, [r7, #8]
 800cc98:	09db      	lsrs	r3, r3, #7
 800cc9a:	4413      	add	r3, r2
 800cc9c:	4619      	mov	r1, r3
 800cc9e:	68f8      	ldr	r0, [r7, #12]
 800cca0:	f7ff fde8 	bl	800c874 <move_window>
 800cca4:	4603      	mov	r3, r0
 800cca6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cca8:	7ffb      	ldrb	r3, [r7, #31]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d128      	bne.n	800cd00 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ccba:	68bb      	ldr	r3, [r7, #8]
 800ccbc:	009b      	lsls	r3, r3, #2
 800ccbe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ccc2:	4413      	add	r3, r2
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f7ff fb3c 	bl	800c342 <ld_dword>
 800ccca:	4603      	mov	r3, r0
 800cccc:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800ccd0:	4323      	orrs	r3, r4
 800ccd2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ccda:	68bb      	ldr	r3, [r7, #8]
 800ccdc:	009b      	lsls	r3, r3, #2
 800ccde:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800cce2:	4413      	add	r3, r2
 800cce4:	6879      	ldr	r1, [r7, #4]
 800cce6:	4618      	mov	r0, r3
 800cce8:	f7ff fb69 	bl	800c3be <st_dword>
			fs->wflag = 1;
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	2201      	movs	r2, #1
 800ccf0:	70da      	strb	r2, [r3, #3]
			break;
 800ccf2:	e006      	b.n	800cd02 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ccf4:	bf00      	nop
 800ccf6:	e004      	b.n	800cd02 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ccf8:	bf00      	nop
 800ccfa:	e002      	b.n	800cd02 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ccfc:	bf00      	nop
 800ccfe:	e000      	b.n	800cd02 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800cd00:	bf00      	nop
		}
	}
	return res;
 800cd02:	7ffb      	ldrb	r3, [r7, #31]
}
 800cd04:	4618      	mov	r0, r3
 800cd06:	3724      	adds	r7, #36	@ 0x24
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd90      	pop	{r4, r7, pc}

0800cd0c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b088      	sub	sp, #32
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	60f8      	str	r0, [r7, #12]
 800cd14:	60b9      	str	r1, [r7, #8]
 800cd16:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800cd18:	2300      	movs	r3, #0
 800cd1a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800cd22:	68bb      	ldr	r3, [r7, #8]
 800cd24:	2b01      	cmp	r3, #1
 800cd26:	d904      	bls.n	800cd32 <remove_chain+0x26>
 800cd28:	69bb      	ldr	r3, [r7, #24]
 800cd2a:	699b      	ldr	r3, [r3, #24]
 800cd2c:	68ba      	ldr	r2, [r7, #8]
 800cd2e:	429a      	cmp	r2, r3
 800cd30:	d301      	bcc.n	800cd36 <remove_chain+0x2a>
 800cd32:	2302      	movs	r3, #2
 800cd34:	e04b      	b.n	800cdce <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d00c      	beq.n	800cd56 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800cd3c:	f04f 32ff 	mov.w	r2, #4294967295
 800cd40:	6879      	ldr	r1, [r7, #4]
 800cd42:	69b8      	ldr	r0, [r7, #24]
 800cd44:	f7ff fef8 	bl	800cb38 <put_fat>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800cd4c:	7ffb      	ldrb	r3, [r7, #31]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d001      	beq.n	800cd56 <remove_chain+0x4a>
 800cd52:	7ffb      	ldrb	r3, [r7, #31]
 800cd54:	e03b      	b.n	800cdce <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800cd56:	68b9      	ldr	r1, [r7, #8]
 800cd58:	68f8      	ldr	r0, [r7, #12]
 800cd5a:	f7ff fe46 	bl	800c9ea <get_fat>
 800cd5e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800cd60:	697b      	ldr	r3, [r7, #20]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d031      	beq.n	800cdca <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800cd66:	697b      	ldr	r3, [r7, #20]
 800cd68:	2b01      	cmp	r3, #1
 800cd6a:	d101      	bne.n	800cd70 <remove_chain+0x64>
 800cd6c:	2302      	movs	r3, #2
 800cd6e:	e02e      	b.n	800cdce <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800cd70:	697b      	ldr	r3, [r7, #20]
 800cd72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd76:	d101      	bne.n	800cd7c <remove_chain+0x70>
 800cd78:	2301      	movs	r3, #1
 800cd7a:	e028      	b.n	800cdce <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	68b9      	ldr	r1, [r7, #8]
 800cd80:	69b8      	ldr	r0, [r7, #24]
 800cd82:	f7ff fed9 	bl	800cb38 <put_fat>
 800cd86:	4603      	mov	r3, r0
 800cd88:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800cd8a:	7ffb      	ldrb	r3, [r7, #31]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d001      	beq.n	800cd94 <remove_chain+0x88>
 800cd90:	7ffb      	ldrb	r3, [r7, #31]
 800cd92:	e01c      	b.n	800cdce <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800cd94:	69bb      	ldr	r3, [r7, #24]
 800cd96:	695a      	ldr	r2, [r3, #20]
 800cd98:	69bb      	ldr	r3, [r7, #24]
 800cd9a:	699b      	ldr	r3, [r3, #24]
 800cd9c:	3b02      	subs	r3, #2
 800cd9e:	429a      	cmp	r2, r3
 800cda0:	d20b      	bcs.n	800cdba <remove_chain+0xae>
			fs->free_clst++;
 800cda2:	69bb      	ldr	r3, [r7, #24]
 800cda4:	695b      	ldr	r3, [r3, #20]
 800cda6:	1c5a      	adds	r2, r3, #1
 800cda8:	69bb      	ldr	r3, [r7, #24]
 800cdaa:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800cdac:	69bb      	ldr	r3, [r7, #24]
 800cdae:	791b      	ldrb	r3, [r3, #4]
 800cdb0:	f043 0301 	orr.w	r3, r3, #1
 800cdb4:	b2da      	uxtb	r2, r3
 800cdb6:	69bb      	ldr	r3, [r7, #24]
 800cdb8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800cdba:	697b      	ldr	r3, [r7, #20]
 800cdbc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800cdbe:	69bb      	ldr	r3, [r7, #24]
 800cdc0:	699b      	ldr	r3, [r3, #24]
 800cdc2:	68ba      	ldr	r2, [r7, #8]
 800cdc4:	429a      	cmp	r2, r3
 800cdc6:	d3c6      	bcc.n	800cd56 <remove_chain+0x4a>
 800cdc8:	e000      	b.n	800cdcc <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800cdca:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800cdcc:	2300      	movs	r3, #0
}
 800cdce:	4618      	mov	r0, r3
 800cdd0:	3720      	adds	r7, #32
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	bd80      	pop	{r7, pc}

0800cdd6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800cdd6:	b580      	push	{r7, lr}
 800cdd8:	b088      	sub	sp, #32
 800cdda:	af00      	add	r7, sp, #0
 800cddc:	6078      	str	r0, [r7, #4]
 800cdde:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d10d      	bne.n	800ce08 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800cdec:	693b      	ldr	r3, [r7, #16]
 800cdee:	691b      	ldr	r3, [r3, #16]
 800cdf0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800cdf2:	69bb      	ldr	r3, [r7, #24]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d004      	beq.n	800ce02 <create_chain+0x2c>
 800cdf8:	693b      	ldr	r3, [r7, #16]
 800cdfa:	699b      	ldr	r3, [r3, #24]
 800cdfc:	69ba      	ldr	r2, [r7, #24]
 800cdfe:	429a      	cmp	r2, r3
 800ce00:	d31b      	bcc.n	800ce3a <create_chain+0x64>
 800ce02:	2301      	movs	r3, #1
 800ce04:	61bb      	str	r3, [r7, #24]
 800ce06:	e018      	b.n	800ce3a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ce08:	6839      	ldr	r1, [r7, #0]
 800ce0a:	6878      	ldr	r0, [r7, #4]
 800ce0c:	f7ff fded 	bl	800c9ea <get_fat>
 800ce10:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	2b01      	cmp	r3, #1
 800ce16:	d801      	bhi.n	800ce1c <create_chain+0x46>
 800ce18:	2301      	movs	r3, #1
 800ce1a:	e070      	b.n	800cefe <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce22:	d101      	bne.n	800ce28 <create_chain+0x52>
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	e06a      	b.n	800cefe <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ce28:	693b      	ldr	r3, [r7, #16]
 800ce2a:	699b      	ldr	r3, [r3, #24]
 800ce2c:	68fa      	ldr	r2, [r7, #12]
 800ce2e:	429a      	cmp	r2, r3
 800ce30:	d201      	bcs.n	800ce36 <create_chain+0x60>
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	e063      	b.n	800cefe <create_chain+0x128>
		scl = clst;
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ce3a:	69bb      	ldr	r3, [r7, #24]
 800ce3c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ce3e:	69fb      	ldr	r3, [r7, #28]
 800ce40:	3301      	adds	r3, #1
 800ce42:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ce44:	693b      	ldr	r3, [r7, #16]
 800ce46:	699b      	ldr	r3, [r3, #24]
 800ce48:	69fa      	ldr	r2, [r7, #28]
 800ce4a:	429a      	cmp	r2, r3
 800ce4c:	d307      	bcc.n	800ce5e <create_chain+0x88>
				ncl = 2;
 800ce4e:	2302      	movs	r3, #2
 800ce50:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ce52:	69fa      	ldr	r2, [r7, #28]
 800ce54:	69bb      	ldr	r3, [r7, #24]
 800ce56:	429a      	cmp	r2, r3
 800ce58:	d901      	bls.n	800ce5e <create_chain+0x88>
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	e04f      	b.n	800cefe <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ce5e:	69f9      	ldr	r1, [r7, #28]
 800ce60:	6878      	ldr	r0, [r7, #4]
 800ce62:	f7ff fdc2 	bl	800c9ea <get_fat>
 800ce66:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d00e      	beq.n	800ce8c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	2b01      	cmp	r3, #1
 800ce72:	d003      	beq.n	800ce7c <create_chain+0xa6>
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce7a:	d101      	bne.n	800ce80 <create_chain+0xaa>
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	e03e      	b.n	800cefe <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ce80:	69fa      	ldr	r2, [r7, #28]
 800ce82:	69bb      	ldr	r3, [r7, #24]
 800ce84:	429a      	cmp	r2, r3
 800ce86:	d1da      	bne.n	800ce3e <create_chain+0x68>
 800ce88:	2300      	movs	r3, #0
 800ce8a:	e038      	b.n	800cefe <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ce8c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ce8e:	f04f 32ff 	mov.w	r2, #4294967295
 800ce92:	69f9      	ldr	r1, [r7, #28]
 800ce94:	6938      	ldr	r0, [r7, #16]
 800ce96:	f7ff fe4f 	bl	800cb38 <put_fat>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ce9e:	7dfb      	ldrb	r3, [r7, #23]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d109      	bne.n	800ceb8 <create_chain+0xe2>
 800cea4:	683b      	ldr	r3, [r7, #0]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d006      	beq.n	800ceb8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ceaa:	69fa      	ldr	r2, [r7, #28]
 800ceac:	6839      	ldr	r1, [r7, #0]
 800ceae:	6938      	ldr	r0, [r7, #16]
 800ceb0:	f7ff fe42 	bl	800cb38 <put_fat>
 800ceb4:	4603      	mov	r3, r0
 800ceb6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ceb8:	7dfb      	ldrb	r3, [r7, #23]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d116      	bne.n	800ceec <create_chain+0x116>
		fs->last_clst = ncl;
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	69fa      	ldr	r2, [r7, #28]
 800cec2:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800cec4:	693b      	ldr	r3, [r7, #16]
 800cec6:	695a      	ldr	r2, [r3, #20]
 800cec8:	693b      	ldr	r3, [r7, #16]
 800ceca:	699b      	ldr	r3, [r3, #24]
 800cecc:	3b02      	subs	r3, #2
 800cece:	429a      	cmp	r2, r3
 800ced0:	d804      	bhi.n	800cedc <create_chain+0x106>
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	695b      	ldr	r3, [r3, #20]
 800ced6:	1e5a      	subs	r2, r3, #1
 800ced8:	693b      	ldr	r3, [r7, #16]
 800ceda:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800cedc:	693b      	ldr	r3, [r7, #16]
 800cede:	791b      	ldrb	r3, [r3, #4]
 800cee0:	f043 0301 	orr.w	r3, r3, #1
 800cee4:	b2da      	uxtb	r2, r3
 800cee6:	693b      	ldr	r3, [r7, #16]
 800cee8:	711a      	strb	r2, [r3, #4]
 800ceea:	e007      	b.n	800cefc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ceec:	7dfb      	ldrb	r3, [r7, #23]
 800ceee:	2b01      	cmp	r3, #1
 800cef0:	d102      	bne.n	800cef8 <create_chain+0x122>
 800cef2:	f04f 33ff 	mov.w	r3, #4294967295
 800cef6:	e000      	b.n	800cefa <create_chain+0x124>
 800cef8:	2301      	movs	r3, #1
 800cefa:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800cefc:	69fb      	ldr	r3, [r7, #28]
}
 800cefe:	4618      	mov	r0, r3
 800cf00:	3720      	adds	r7, #32
 800cf02:	46bd      	mov	sp, r7
 800cf04:	bd80      	pop	{r7, pc}

0800cf06 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800cf06:	b480      	push	{r7}
 800cf08:	b087      	sub	sp, #28
 800cf0a:	af00      	add	r7, sp, #0
 800cf0c:	6078      	str	r0, [r7, #4]
 800cf0e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf1a:	3304      	adds	r3, #4
 800cf1c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	0a5b      	lsrs	r3, r3, #9
 800cf22:	68fa      	ldr	r2, [r7, #12]
 800cf24:	8952      	ldrh	r2, [r2, #10]
 800cf26:	fbb3 f3f2 	udiv	r3, r3, r2
 800cf2a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cf2c:	693b      	ldr	r3, [r7, #16]
 800cf2e:	1d1a      	adds	r2, r3, #4
 800cf30:	613a      	str	r2, [r7, #16]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d101      	bne.n	800cf40 <clmt_clust+0x3a>
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	e010      	b.n	800cf62 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800cf40:	697a      	ldr	r2, [r7, #20]
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	429a      	cmp	r2, r3
 800cf46:	d307      	bcc.n	800cf58 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800cf48:	697a      	ldr	r2, [r7, #20]
 800cf4a:	68bb      	ldr	r3, [r7, #8]
 800cf4c:	1ad3      	subs	r3, r2, r3
 800cf4e:	617b      	str	r3, [r7, #20]
 800cf50:	693b      	ldr	r3, [r7, #16]
 800cf52:	3304      	adds	r3, #4
 800cf54:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cf56:	e7e9      	b.n	800cf2c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800cf58:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800cf5a:	693b      	ldr	r3, [r7, #16]
 800cf5c:	681a      	ldr	r2, [r3, #0]
 800cf5e:	697b      	ldr	r3, [r7, #20]
 800cf60:	4413      	add	r3, r2
}
 800cf62:	4618      	mov	r0, r3
 800cf64:	371c      	adds	r7, #28
 800cf66:	46bd      	mov	sp, r7
 800cf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6c:	4770      	bx	lr

0800cf6e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800cf6e:	b580      	push	{r7, lr}
 800cf70:	b086      	sub	sp, #24
 800cf72:	af00      	add	r7, sp, #0
 800cf74:	6078      	str	r0, [r7, #4]
 800cf76:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800cf7e:	683b      	ldr	r3, [r7, #0]
 800cf80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cf84:	d204      	bcs.n	800cf90 <dir_sdi+0x22>
 800cf86:	683b      	ldr	r3, [r7, #0]
 800cf88:	f003 031f 	and.w	r3, r3, #31
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d001      	beq.n	800cf94 <dir_sdi+0x26>
		return FR_INT_ERR;
 800cf90:	2302      	movs	r3, #2
 800cf92:	e063      	b.n	800d05c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	683a      	ldr	r2, [r7, #0]
 800cf98:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	689b      	ldr	r3, [r3, #8]
 800cf9e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800cfa0:	697b      	ldr	r3, [r7, #20]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d106      	bne.n	800cfb4 <dir_sdi+0x46>
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	781b      	ldrb	r3, [r3, #0]
 800cfaa:	2b02      	cmp	r3, #2
 800cfac:	d902      	bls.n	800cfb4 <dir_sdi+0x46>
		clst = fs->dirbase;
 800cfae:	693b      	ldr	r3, [r7, #16]
 800cfb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfb2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800cfb4:	697b      	ldr	r3, [r7, #20]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d10c      	bne.n	800cfd4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800cfba:	683b      	ldr	r3, [r7, #0]
 800cfbc:	095b      	lsrs	r3, r3, #5
 800cfbe:	693a      	ldr	r2, [r7, #16]
 800cfc0:	8912      	ldrh	r2, [r2, #8]
 800cfc2:	4293      	cmp	r3, r2
 800cfc4:	d301      	bcc.n	800cfca <dir_sdi+0x5c>
 800cfc6:	2302      	movs	r3, #2
 800cfc8:	e048      	b.n	800d05c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800cfca:	693b      	ldr	r3, [r7, #16]
 800cfcc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	61da      	str	r2, [r3, #28]
 800cfd2:	e029      	b.n	800d028 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800cfd4:	693b      	ldr	r3, [r7, #16]
 800cfd6:	895b      	ldrh	r3, [r3, #10]
 800cfd8:	025b      	lsls	r3, r3, #9
 800cfda:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cfdc:	e019      	b.n	800d012 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	6979      	ldr	r1, [r7, #20]
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f7ff fd01 	bl	800c9ea <get_fat>
 800cfe8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cfea:	697b      	ldr	r3, [r7, #20]
 800cfec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cff0:	d101      	bne.n	800cff6 <dir_sdi+0x88>
 800cff2:	2301      	movs	r3, #1
 800cff4:	e032      	b.n	800d05c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800cff6:	697b      	ldr	r3, [r7, #20]
 800cff8:	2b01      	cmp	r3, #1
 800cffa:	d904      	bls.n	800d006 <dir_sdi+0x98>
 800cffc:	693b      	ldr	r3, [r7, #16]
 800cffe:	699b      	ldr	r3, [r3, #24]
 800d000:	697a      	ldr	r2, [r7, #20]
 800d002:	429a      	cmp	r2, r3
 800d004:	d301      	bcc.n	800d00a <dir_sdi+0x9c>
 800d006:	2302      	movs	r3, #2
 800d008:	e028      	b.n	800d05c <dir_sdi+0xee>
			ofs -= csz;
 800d00a:	683a      	ldr	r2, [r7, #0]
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	1ad3      	subs	r3, r2, r3
 800d010:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d012:	683a      	ldr	r2, [r7, #0]
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	429a      	cmp	r2, r3
 800d018:	d2e1      	bcs.n	800cfde <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d01a:	6979      	ldr	r1, [r7, #20]
 800d01c:	6938      	ldr	r0, [r7, #16]
 800d01e:	f7ff fcc5 	bl	800c9ac <clust2sect>
 800d022:	4602      	mov	r2, r0
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	697a      	ldr	r2, [r7, #20]
 800d02c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	69db      	ldr	r3, [r3, #28]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d101      	bne.n	800d03a <dir_sdi+0xcc>
 800d036:	2302      	movs	r3, #2
 800d038:	e010      	b.n	800d05c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	69da      	ldr	r2, [r3, #28]
 800d03e:	683b      	ldr	r3, [r7, #0]
 800d040:	0a5b      	lsrs	r3, r3, #9
 800d042:	441a      	add	r2, r3
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d054:	441a      	add	r2, r3
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d05a:	2300      	movs	r3, #0
}
 800d05c:	4618      	mov	r0, r3
 800d05e:	3718      	adds	r7, #24
 800d060:	46bd      	mov	sp, r7
 800d062:	bd80      	pop	{r7, pc}

0800d064 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b086      	sub	sp, #24
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
 800d06c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	695b      	ldr	r3, [r3, #20]
 800d078:	3320      	adds	r3, #32
 800d07a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	69db      	ldr	r3, [r3, #28]
 800d080:	2b00      	cmp	r3, #0
 800d082:	d003      	beq.n	800d08c <dir_next+0x28>
 800d084:	68bb      	ldr	r3, [r7, #8]
 800d086:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d08a:	d301      	bcc.n	800d090 <dir_next+0x2c>
 800d08c:	2304      	movs	r3, #4
 800d08e:	e0aa      	b.n	800d1e6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d090:	68bb      	ldr	r3, [r7, #8]
 800d092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d096:	2b00      	cmp	r3, #0
 800d098:	f040 8098 	bne.w	800d1cc <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	69db      	ldr	r3, [r3, #28]
 800d0a0:	1c5a      	adds	r2, r3, #1
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	699b      	ldr	r3, [r3, #24]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d10b      	bne.n	800d0c6 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d0ae:	68bb      	ldr	r3, [r7, #8]
 800d0b0:	095b      	lsrs	r3, r3, #5
 800d0b2:	68fa      	ldr	r2, [r7, #12]
 800d0b4:	8912      	ldrh	r2, [r2, #8]
 800d0b6:	4293      	cmp	r3, r2
 800d0b8:	f0c0 8088 	bcc.w	800d1cc <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2200      	movs	r2, #0
 800d0c0:	61da      	str	r2, [r3, #28]
 800d0c2:	2304      	movs	r3, #4
 800d0c4:	e08f      	b.n	800d1e6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	0a5b      	lsrs	r3, r3, #9
 800d0ca:	68fa      	ldr	r2, [r7, #12]
 800d0cc:	8952      	ldrh	r2, [r2, #10]
 800d0ce:	3a01      	subs	r2, #1
 800d0d0:	4013      	ands	r3, r2
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d17a      	bne.n	800d1cc <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d0d6:	687a      	ldr	r2, [r7, #4]
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	699b      	ldr	r3, [r3, #24]
 800d0dc:	4619      	mov	r1, r3
 800d0de:	4610      	mov	r0, r2
 800d0e0:	f7ff fc83 	bl	800c9ea <get_fat>
 800d0e4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d0e6:	697b      	ldr	r3, [r7, #20]
 800d0e8:	2b01      	cmp	r3, #1
 800d0ea:	d801      	bhi.n	800d0f0 <dir_next+0x8c>
 800d0ec:	2302      	movs	r3, #2
 800d0ee:	e07a      	b.n	800d1e6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d0f0:	697b      	ldr	r3, [r7, #20]
 800d0f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0f6:	d101      	bne.n	800d0fc <dir_next+0x98>
 800d0f8:	2301      	movs	r3, #1
 800d0fa:	e074      	b.n	800d1e6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	699b      	ldr	r3, [r3, #24]
 800d100:	697a      	ldr	r2, [r7, #20]
 800d102:	429a      	cmp	r2, r3
 800d104:	d358      	bcc.n	800d1b8 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d104      	bne.n	800d116 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2200      	movs	r2, #0
 800d110:	61da      	str	r2, [r3, #28]
 800d112:	2304      	movs	r3, #4
 800d114:	e067      	b.n	800d1e6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d116:	687a      	ldr	r2, [r7, #4]
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	699b      	ldr	r3, [r3, #24]
 800d11c:	4619      	mov	r1, r3
 800d11e:	4610      	mov	r0, r2
 800d120:	f7ff fe59 	bl	800cdd6 <create_chain>
 800d124:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d126:	697b      	ldr	r3, [r7, #20]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d101      	bne.n	800d130 <dir_next+0xcc>
 800d12c:	2307      	movs	r3, #7
 800d12e:	e05a      	b.n	800d1e6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	2b01      	cmp	r3, #1
 800d134:	d101      	bne.n	800d13a <dir_next+0xd6>
 800d136:	2302      	movs	r3, #2
 800d138:	e055      	b.n	800d1e6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d140:	d101      	bne.n	800d146 <dir_next+0xe2>
 800d142:	2301      	movs	r3, #1
 800d144:	e04f      	b.n	800d1e6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d146:	68f8      	ldr	r0, [r7, #12]
 800d148:	f7ff fb50 	bl	800c7ec <sync_window>
 800d14c:	4603      	mov	r3, r0
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d001      	beq.n	800d156 <dir_next+0xf2>
 800d152:	2301      	movs	r3, #1
 800d154:	e047      	b.n	800d1e6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	3334      	adds	r3, #52	@ 0x34
 800d15a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d15e:	2100      	movs	r1, #0
 800d160:	4618      	mov	r0, r3
 800d162:	f7ff f979 	bl	800c458 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d166:	2300      	movs	r3, #0
 800d168:	613b      	str	r3, [r7, #16]
 800d16a:	6979      	ldr	r1, [r7, #20]
 800d16c:	68f8      	ldr	r0, [r7, #12]
 800d16e:	f7ff fc1d 	bl	800c9ac <clust2sect>
 800d172:	4602      	mov	r2, r0
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	631a      	str	r2, [r3, #48]	@ 0x30
 800d178:	e012      	b.n	800d1a0 <dir_next+0x13c>
						fs->wflag = 1;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2201      	movs	r2, #1
 800d17e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d180:	68f8      	ldr	r0, [r7, #12]
 800d182:	f7ff fb33 	bl	800c7ec <sync_window>
 800d186:	4603      	mov	r3, r0
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d001      	beq.n	800d190 <dir_next+0x12c>
 800d18c:	2301      	movs	r3, #1
 800d18e:	e02a      	b.n	800d1e6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d190:	693b      	ldr	r3, [r7, #16]
 800d192:	3301      	adds	r3, #1
 800d194:	613b      	str	r3, [r7, #16]
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d19a:	1c5a      	adds	r2, r3, #1
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	631a      	str	r2, [r3, #48]	@ 0x30
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	895b      	ldrh	r3, [r3, #10]
 800d1a4:	461a      	mov	r2, r3
 800d1a6:	693b      	ldr	r3, [r7, #16]
 800d1a8:	4293      	cmp	r3, r2
 800d1aa:	d3e6      	bcc.n	800d17a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d1b0:	693b      	ldr	r3, [r7, #16]
 800d1b2:	1ad2      	subs	r2, r2, r3
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	697a      	ldr	r2, [r7, #20]
 800d1bc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d1be:	6979      	ldr	r1, [r7, #20]
 800d1c0:	68f8      	ldr	r0, [r7, #12]
 800d1c2:	f7ff fbf3 	bl	800c9ac <clust2sect>
 800d1c6:	4602      	mov	r2, r0
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	68ba      	ldr	r2, [r7, #8]
 800d1d0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d1d8:	68bb      	ldr	r3, [r7, #8]
 800d1da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1de:	441a      	add	r2, r3
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d1e4:	2300      	movs	r3, #0
}
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	3718      	adds	r7, #24
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	bd80      	pop	{r7, pc}

0800d1ee <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d1ee:	b580      	push	{r7, lr}
 800d1f0:	b086      	sub	sp, #24
 800d1f2:	af00      	add	r7, sp, #0
 800d1f4:	6078      	str	r0, [r7, #4]
 800d1f6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d1fe:	2100      	movs	r1, #0
 800d200:	6878      	ldr	r0, [r7, #4]
 800d202:	f7ff feb4 	bl	800cf6e <dir_sdi>
 800d206:	4603      	mov	r3, r0
 800d208:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d20a:	7dfb      	ldrb	r3, [r7, #23]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d12b      	bne.n	800d268 <dir_alloc+0x7a>
		n = 0;
 800d210:	2300      	movs	r3, #0
 800d212:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	69db      	ldr	r3, [r3, #28]
 800d218:	4619      	mov	r1, r3
 800d21a:	68f8      	ldr	r0, [r7, #12]
 800d21c:	f7ff fb2a 	bl	800c874 <move_window>
 800d220:	4603      	mov	r3, r0
 800d222:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d224:	7dfb      	ldrb	r3, [r7, #23]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d11d      	bne.n	800d266 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6a1b      	ldr	r3, [r3, #32]
 800d22e:	781b      	ldrb	r3, [r3, #0]
 800d230:	2be5      	cmp	r3, #229	@ 0xe5
 800d232:	d004      	beq.n	800d23e <dir_alloc+0x50>
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	6a1b      	ldr	r3, [r3, #32]
 800d238:	781b      	ldrb	r3, [r3, #0]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d107      	bne.n	800d24e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d23e:	693b      	ldr	r3, [r7, #16]
 800d240:	3301      	adds	r3, #1
 800d242:	613b      	str	r3, [r7, #16]
 800d244:	693a      	ldr	r2, [r7, #16]
 800d246:	683b      	ldr	r3, [r7, #0]
 800d248:	429a      	cmp	r2, r3
 800d24a:	d102      	bne.n	800d252 <dir_alloc+0x64>
 800d24c:	e00c      	b.n	800d268 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d24e:	2300      	movs	r3, #0
 800d250:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d252:	2101      	movs	r1, #1
 800d254:	6878      	ldr	r0, [r7, #4]
 800d256:	f7ff ff05 	bl	800d064 <dir_next>
 800d25a:	4603      	mov	r3, r0
 800d25c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d25e:	7dfb      	ldrb	r3, [r7, #23]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d0d7      	beq.n	800d214 <dir_alloc+0x26>
 800d264:	e000      	b.n	800d268 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d266:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d268:	7dfb      	ldrb	r3, [r7, #23]
 800d26a:	2b04      	cmp	r3, #4
 800d26c:	d101      	bne.n	800d272 <dir_alloc+0x84>
 800d26e:	2307      	movs	r3, #7
 800d270:	75fb      	strb	r3, [r7, #23]
	return res;
 800d272:	7dfb      	ldrb	r3, [r7, #23]
}
 800d274:	4618      	mov	r0, r3
 800d276:	3718      	adds	r7, #24
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}

0800d27c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b084      	sub	sp, #16
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
 800d284:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	331a      	adds	r3, #26
 800d28a:	4618      	mov	r0, r3
 800d28c:	f7ff f840 	bl	800c310 <ld_word>
 800d290:	4603      	mov	r3, r0
 800d292:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	781b      	ldrb	r3, [r3, #0]
 800d298:	2b03      	cmp	r3, #3
 800d29a:	d109      	bne.n	800d2b0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	3314      	adds	r3, #20
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	f7ff f835 	bl	800c310 <ld_word>
 800d2a6:	4603      	mov	r3, r0
 800d2a8:	041b      	lsls	r3, r3, #16
 800d2aa:	68fa      	ldr	r2, [r7, #12]
 800d2ac:	4313      	orrs	r3, r2
 800d2ae:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
}
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	3710      	adds	r7, #16
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bd80      	pop	{r7, pc}

0800d2ba <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d2ba:	b580      	push	{r7, lr}
 800d2bc:	b084      	sub	sp, #16
 800d2be:	af00      	add	r7, sp, #0
 800d2c0:	60f8      	str	r0, [r7, #12]
 800d2c2:	60b9      	str	r1, [r7, #8]
 800d2c4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d2c6:	68bb      	ldr	r3, [r7, #8]
 800d2c8:	331a      	adds	r3, #26
 800d2ca:	687a      	ldr	r2, [r7, #4]
 800d2cc:	b292      	uxth	r2, r2
 800d2ce:	4611      	mov	r1, r2
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	f7ff f859 	bl	800c388 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	781b      	ldrb	r3, [r3, #0]
 800d2da:	2b03      	cmp	r3, #3
 800d2dc:	d109      	bne.n	800d2f2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	f103 0214 	add.w	r2, r3, #20
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	0c1b      	lsrs	r3, r3, #16
 800d2e8:	b29b      	uxth	r3, r3
 800d2ea:	4619      	mov	r1, r3
 800d2ec:	4610      	mov	r0, r2
 800d2ee:	f7ff f84b 	bl	800c388 <st_word>
	}
}
 800d2f2:	bf00      	nop
 800d2f4:	3710      	adds	r7, #16
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	bd80      	pop	{r7, pc}
	...

0800d2fc <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800d2fc:	b590      	push	{r4, r7, lr}
 800d2fe:	b087      	sub	sp, #28
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
 800d304:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	331a      	adds	r3, #26
 800d30a:	4618      	mov	r0, r3
 800d30c:	f7ff f800 	bl	800c310 <ld_word>
 800d310:	4603      	mov	r3, r0
 800d312:	2b00      	cmp	r3, #0
 800d314:	d001      	beq.n	800d31a <cmp_lfn+0x1e>
 800d316:	2300      	movs	r3, #0
 800d318:	e059      	b.n	800d3ce <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	781b      	ldrb	r3, [r3, #0]
 800d31e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d322:	1e5a      	subs	r2, r3, #1
 800d324:	4613      	mov	r3, r2
 800d326:	005b      	lsls	r3, r3, #1
 800d328:	4413      	add	r3, r2
 800d32a:	009b      	lsls	r3, r3, #2
 800d32c:	4413      	add	r3, r2
 800d32e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d330:	2301      	movs	r3, #1
 800d332:	81fb      	strh	r3, [r7, #14]
 800d334:	2300      	movs	r3, #0
 800d336:	613b      	str	r3, [r7, #16]
 800d338:	e033      	b.n	800d3a2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800d33a:	4a27      	ldr	r2, [pc, #156]	@ (800d3d8 <cmp_lfn+0xdc>)
 800d33c:	693b      	ldr	r3, [r7, #16]
 800d33e:	4413      	add	r3, r2
 800d340:	781b      	ldrb	r3, [r3, #0]
 800d342:	461a      	mov	r2, r3
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	4413      	add	r3, r2
 800d348:	4618      	mov	r0, r3
 800d34a:	f7fe ffe1 	bl	800c310 <ld_word>
 800d34e:	4603      	mov	r3, r0
 800d350:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800d352:	89fb      	ldrh	r3, [r7, #14]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d01a      	beq.n	800d38e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	2bfe      	cmp	r3, #254	@ 0xfe
 800d35c:	d812      	bhi.n	800d384 <cmp_lfn+0x88>
 800d35e:	89bb      	ldrh	r3, [r7, #12]
 800d360:	4618      	mov	r0, r3
 800d362:	f002 fc8f 	bl	800fc84 <ff_wtoupper>
 800d366:	4603      	mov	r3, r0
 800d368:	461c      	mov	r4, r3
 800d36a:	697b      	ldr	r3, [r7, #20]
 800d36c:	1c5a      	adds	r2, r3, #1
 800d36e:	617a      	str	r2, [r7, #20]
 800d370:	005b      	lsls	r3, r3, #1
 800d372:	687a      	ldr	r2, [r7, #4]
 800d374:	4413      	add	r3, r2
 800d376:	881b      	ldrh	r3, [r3, #0]
 800d378:	4618      	mov	r0, r3
 800d37a:	f002 fc83 	bl	800fc84 <ff_wtoupper>
 800d37e:	4603      	mov	r3, r0
 800d380:	429c      	cmp	r4, r3
 800d382:	d001      	beq.n	800d388 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800d384:	2300      	movs	r3, #0
 800d386:	e022      	b.n	800d3ce <cmp_lfn+0xd2>
			}
			wc = uc;
 800d388:	89bb      	ldrh	r3, [r7, #12]
 800d38a:	81fb      	strh	r3, [r7, #14]
 800d38c:	e006      	b.n	800d39c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d38e:	89bb      	ldrh	r3, [r7, #12]
 800d390:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d394:	4293      	cmp	r3, r2
 800d396:	d001      	beq.n	800d39c <cmp_lfn+0xa0>
 800d398:	2300      	movs	r3, #0
 800d39a:	e018      	b.n	800d3ce <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d39c:	693b      	ldr	r3, [r7, #16]
 800d39e:	3301      	adds	r3, #1
 800d3a0:	613b      	str	r3, [r7, #16]
 800d3a2:	693b      	ldr	r3, [r7, #16]
 800d3a4:	2b0c      	cmp	r3, #12
 800d3a6:	d9c8      	bls.n	800d33a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	781b      	ldrb	r3, [r3, #0]
 800d3ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d00b      	beq.n	800d3cc <cmp_lfn+0xd0>
 800d3b4:	89fb      	ldrh	r3, [r7, #14]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d008      	beq.n	800d3cc <cmp_lfn+0xd0>
 800d3ba:	697b      	ldr	r3, [r7, #20]
 800d3bc:	005b      	lsls	r3, r3, #1
 800d3be:	687a      	ldr	r2, [r7, #4]
 800d3c0:	4413      	add	r3, r2
 800d3c2:	881b      	ldrh	r3, [r3, #0]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d001      	beq.n	800d3cc <cmp_lfn+0xd0>
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	e000      	b.n	800d3ce <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800d3cc:	2301      	movs	r3, #1
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	371c      	adds	r7, #28
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bd90      	pop	{r4, r7, pc}
 800d3d6:	bf00      	nop
 800d3d8:	0801597c 	.word	0x0801597c

0800d3dc <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b086      	sub	sp, #24
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]
 800d3e4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	331a      	adds	r3, #26
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f7fe ff90 	bl	800c310 <ld_word>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d001      	beq.n	800d3fa <pick_lfn+0x1e>
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	e04d      	b.n	800d496 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	781b      	ldrb	r3, [r3, #0]
 800d3fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d402:	1e5a      	subs	r2, r3, #1
 800d404:	4613      	mov	r3, r2
 800d406:	005b      	lsls	r3, r3, #1
 800d408:	4413      	add	r3, r2
 800d40a:	009b      	lsls	r3, r3, #2
 800d40c:	4413      	add	r3, r2
 800d40e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d410:	2301      	movs	r3, #1
 800d412:	81fb      	strh	r3, [r7, #14]
 800d414:	2300      	movs	r3, #0
 800d416:	613b      	str	r3, [r7, #16]
 800d418:	e028      	b.n	800d46c <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800d41a:	4a21      	ldr	r2, [pc, #132]	@ (800d4a0 <pick_lfn+0xc4>)
 800d41c:	693b      	ldr	r3, [r7, #16]
 800d41e:	4413      	add	r3, r2
 800d420:	781b      	ldrb	r3, [r3, #0]
 800d422:	461a      	mov	r2, r3
 800d424:	683b      	ldr	r3, [r7, #0]
 800d426:	4413      	add	r3, r2
 800d428:	4618      	mov	r0, r3
 800d42a:	f7fe ff71 	bl	800c310 <ld_word>
 800d42e:	4603      	mov	r3, r0
 800d430:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800d432:	89fb      	ldrh	r3, [r7, #14]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d00f      	beq.n	800d458 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800d438:	697b      	ldr	r3, [r7, #20]
 800d43a:	2bfe      	cmp	r3, #254	@ 0xfe
 800d43c:	d901      	bls.n	800d442 <pick_lfn+0x66>
 800d43e:	2300      	movs	r3, #0
 800d440:	e029      	b.n	800d496 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800d442:	89bb      	ldrh	r3, [r7, #12]
 800d444:	81fb      	strh	r3, [r7, #14]
 800d446:	697b      	ldr	r3, [r7, #20]
 800d448:	1c5a      	adds	r2, r3, #1
 800d44a:	617a      	str	r2, [r7, #20]
 800d44c:	005b      	lsls	r3, r3, #1
 800d44e:	687a      	ldr	r2, [r7, #4]
 800d450:	4413      	add	r3, r2
 800d452:	89fa      	ldrh	r2, [r7, #14]
 800d454:	801a      	strh	r2, [r3, #0]
 800d456:	e006      	b.n	800d466 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d458:	89bb      	ldrh	r3, [r7, #12]
 800d45a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d45e:	4293      	cmp	r3, r2
 800d460:	d001      	beq.n	800d466 <pick_lfn+0x8a>
 800d462:	2300      	movs	r3, #0
 800d464:	e017      	b.n	800d496 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d466:	693b      	ldr	r3, [r7, #16]
 800d468:	3301      	adds	r3, #1
 800d46a:	613b      	str	r3, [r7, #16]
 800d46c:	693b      	ldr	r3, [r7, #16]
 800d46e:	2b0c      	cmp	r3, #12
 800d470:	d9d3      	bls.n	800d41a <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	781b      	ldrb	r3, [r3, #0]
 800d476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d00a      	beq.n	800d494 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800d47e:	697b      	ldr	r3, [r7, #20]
 800d480:	2bfe      	cmp	r3, #254	@ 0xfe
 800d482:	d901      	bls.n	800d488 <pick_lfn+0xac>
 800d484:	2300      	movs	r3, #0
 800d486:	e006      	b.n	800d496 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800d488:	697b      	ldr	r3, [r7, #20]
 800d48a:	005b      	lsls	r3, r3, #1
 800d48c:	687a      	ldr	r2, [r7, #4]
 800d48e:	4413      	add	r3, r2
 800d490:	2200      	movs	r2, #0
 800d492:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800d494:	2301      	movs	r3, #1
}
 800d496:	4618      	mov	r0, r3
 800d498:	3718      	adds	r7, #24
 800d49a:	46bd      	mov	sp, r7
 800d49c:	bd80      	pop	{r7, pc}
 800d49e:	bf00      	nop
 800d4a0:	0801597c 	.word	0x0801597c

0800d4a4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	b088      	sub	sp, #32
 800d4a8:	af00      	add	r7, sp, #0
 800d4aa:	60f8      	str	r0, [r7, #12]
 800d4ac:	60b9      	str	r1, [r7, #8]
 800d4ae:	4611      	mov	r1, r2
 800d4b0:	461a      	mov	r2, r3
 800d4b2:	460b      	mov	r3, r1
 800d4b4:	71fb      	strb	r3, [r7, #7]
 800d4b6:	4613      	mov	r3, r2
 800d4b8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	330d      	adds	r3, #13
 800d4be:	79ba      	ldrb	r2, [r7, #6]
 800d4c0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800d4c2:	68bb      	ldr	r3, [r7, #8]
 800d4c4:	330b      	adds	r3, #11
 800d4c6:	220f      	movs	r2, #15
 800d4c8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	330c      	adds	r3, #12
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	331a      	adds	r3, #26
 800d4d6:	2100      	movs	r1, #0
 800d4d8:	4618      	mov	r0, r3
 800d4da:	f7fe ff55 	bl	800c388 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800d4de:	79fb      	ldrb	r3, [r7, #7]
 800d4e0:	1e5a      	subs	r2, r3, #1
 800d4e2:	4613      	mov	r3, r2
 800d4e4:	005b      	lsls	r3, r3, #1
 800d4e6:	4413      	add	r3, r2
 800d4e8:	009b      	lsls	r3, r3, #2
 800d4ea:	4413      	add	r3, r2
 800d4ec:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800d4ee:	2300      	movs	r3, #0
 800d4f0:	82fb      	strh	r3, [r7, #22]
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800d4f6:	8afb      	ldrh	r3, [r7, #22]
 800d4f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d007      	beq.n	800d510 <put_lfn+0x6c>
 800d500:	69fb      	ldr	r3, [r7, #28]
 800d502:	1c5a      	adds	r2, r3, #1
 800d504:	61fa      	str	r2, [r7, #28]
 800d506:	005b      	lsls	r3, r3, #1
 800d508:	68fa      	ldr	r2, [r7, #12]
 800d50a:	4413      	add	r3, r2
 800d50c:	881b      	ldrh	r3, [r3, #0]
 800d50e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800d510:	4a17      	ldr	r2, [pc, #92]	@ (800d570 <put_lfn+0xcc>)
 800d512:	69bb      	ldr	r3, [r7, #24]
 800d514:	4413      	add	r3, r2
 800d516:	781b      	ldrb	r3, [r3, #0]
 800d518:	461a      	mov	r2, r3
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	4413      	add	r3, r2
 800d51e:	8afa      	ldrh	r2, [r7, #22]
 800d520:	4611      	mov	r1, r2
 800d522:	4618      	mov	r0, r3
 800d524:	f7fe ff30 	bl	800c388 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800d528:	8afb      	ldrh	r3, [r7, #22]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d102      	bne.n	800d534 <put_lfn+0x90>
 800d52e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d532:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800d534:	69bb      	ldr	r3, [r7, #24]
 800d536:	3301      	adds	r3, #1
 800d538:	61bb      	str	r3, [r7, #24]
 800d53a:	69bb      	ldr	r3, [r7, #24]
 800d53c:	2b0c      	cmp	r3, #12
 800d53e:	d9da      	bls.n	800d4f6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800d540:	8afb      	ldrh	r3, [r7, #22]
 800d542:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d546:	4293      	cmp	r3, r2
 800d548:	d006      	beq.n	800d558 <put_lfn+0xb4>
 800d54a:	69fb      	ldr	r3, [r7, #28]
 800d54c:	005b      	lsls	r3, r3, #1
 800d54e:	68fa      	ldr	r2, [r7, #12]
 800d550:	4413      	add	r3, r2
 800d552:	881b      	ldrh	r3, [r3, #0]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d103      	bne.n	800d560 <put_lfn+0xbc>
 800d558:	79fb      	ldrb	r3, [r7, #7]
 800d55a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d55e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800d560:	68bb      	ldr	r3, [r7, #8]
 800d562:	79fa      	ldrb	r2, [r7, #7]
 800d564:	701a      	strb	r2, [r3, #0]
}
 800d566:	bf00      	nop
 800d568:	3720      	adds	r7, #32
 800d56a:	46bd      	mov	sp, r7
 800d56c:	bd80      	pop	{r7, pc}
 800d56e:	bf00      	nop
 800d570:	0801597c 	.word	0x0801597c

0800d574 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b08c      	sub	sp, #48	@ 0x30
 800d578:	af00      	add	r7, sp, #0
 800d57a:	60f8      	str	r0, [r7, #12]
 800d57c:	60b9      	str	r1, [r7, #8]
 800d57e:	607a      	str	r2, [r7, #4]
 800d580:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800d582:	220b      	movs	r2, #11
 800d584:	68b9      	ldr	r1, [r7, #8]
 800d586:	68f8      	ldr	r0, [r7, #12]
 800d588:	f7fe ff45 	bl	800c416 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	2b05      	cmp	r3, #5
 800d590:	d92b      	bls.n	800d5ea <gen_numname+0x76>
		sr = seq;
 800d592:	683b      	ldr	r3, [r7, #0]
 800d594:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800d596:	e022      	b.n	800d5de <gen_numname+0x6a>
			wc = *lfn++;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	1c9a      	adds	r2, r3, #2
 800d59c:	607a      	str	r2, [r7, #4]
 800d59e:	881b      	ldrh	r3, [r3, #0]
 800d5a0:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d5a6:	e017      	b.n	800d5d8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800d5a8:	69fb      	ldr	r3, [r7, #28]
 800d5aa:	005a      	lsls	r2, r3, #1
 800d5ac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d5ae:	f003 0301 	and.w	r3, r3, #1
 800d5b2:	4413      	add	r3, r2
 800d5b4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800d5b6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d5b8:	085b      	lsrs	r3, r3, #1
 800d5ba:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800d5bc:	69fb      	ldr	r3, [r7, #28]
 800d5be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d005      	beq.n	800d5d2 <gen_numname+0x5e>
 800d5c6:	69fb      	ldr	r3, [r7, #28]
 800d5c8:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800d5cc:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800d5d0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800d5d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5d4:	3301      	adds	r3, #1
 800d5d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d5d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5da:	2b0f      	cmp	r3, #15
 800d5dc:	d9e4      	bls.n	800d5a8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	881b      	ldrh	r3, [r3, #0]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d1d8      	bne.n	800d598 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800d5e6:	69fb      	ldr	r3, [r7, #28]
 800d5e8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800d5ea:	2307      	movs	r3, #7
 800d5ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	b2db      	uxtb	r3, r3
 800d5f2:	f003 030f 	and.w	r3, r3, #15
 800d5f6:	b2db      	uxtb	r3, r3
 800d5f8:	3330      	adds	r3, #48	@ 0x30
 800d5fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800d5fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d602:	2b39      	cmp	r3, #57	@ 0x39
 800d604:	d904      	bls.n	800d610 <gen_numname+0x9c>
 800d606:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d60a:	3307      	adds	r3, #7
 800d60c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800d610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d612:	1e5a      	subs	r2, r3, #1
 800d614:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d616:	3330      	adds	r3, #48	@ 0x30
 800d618:	443b      	add	r3, r7
 800d61a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d61e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	091b      	lsrs	r3, r3, #4
 800d626:	603b      	str	r3, [r7, #0]
	} while (seq);
 800d628:	683b      	ldr	r3, [r7, #0]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d1df      	bne.n	800d5ee <gen_numname+0x7a>
	ns[i] = '~';
 800d62e:	f107 0214 	add.w	r2, r7, #20
 800d632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d634:	4413      	add	r3, r2
 800d636:	227e      	movs	r2, #126	@ 0x7e
 800d638:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800d63a:	2300      	movs	r3, #0
 800d63c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d63e:	e002      	b.n	800d646 <gen_numname+0xd2>
 800d640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d642:	3301      	adds	r3, #1
 800d644:	627b      	str	r3, [r7, #36]	@ 0x24
 800d646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d64a:	429a      	cmp	r2, r3
 800d64c:	d205      	bcs.n	800d65a <gen_numname+0xe6>
 800d64e:	68fa      	ldr	r2, [r7, #12]
 800d650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d652:	4413      	add	r3, r2
 800d654:	781b      	ldrb	r3, [r3, #0]
 800d656:	2b20      	cmp	r3, #32
 800d658:	d1f2      	bne.n	800d640 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800d65a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d65c:	2b07      	cmp	r3, #7
 800d65e:	d807      	bhi.n	800d670 <gen_numname+0xfc>
 800d660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d662:	1c5a      	adds	r2, r3, #1
 800d664:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d666:	3330      	adds	r3, #48	@ 0x30
 800d668:	443b      	add	r3, r7
 800d66a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800d66e:	e000      	b.n	800d672 <gen_numname+0xfe>
 800d670:	2120      	movs	r1, #32
 800d672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d674:	1c5a      	adds	r2, r3, #1
 800d676:	627a      	str	r2, [r7, #36]	@ 0x24
 800d678:	68fa      	ldr	r2, [r7, #12]
 800d67a:	4413      	add	r3, r2
 800d67c:	460a      	mov	r2, r1
 800d67e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800d680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d682:	2b07      	cmp	r3, #7
 800d684:	d9e9      	bls.n	800d65a <gen_numname+0xe6>
}
 800d686:	bf00      	nop
 800d688:	bf00      	nop
 800d68a:	3730      	adds	r7, #48	@ 0x30
 800d68c:	46bd      	mov	sp, r7
 800d68e:	bd80      	pop	{r7, pc}

0800d690 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800d690:	b480      	push	{r7}
 800d692:	b085      	sub	sp, #20
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800d698:	2300      	movs	r3, #0
 800d69a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800d69c:	230b      	movs	r3, #11
 800d69e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800d6a0:	7bfb      	ldrb	r3, [r7, #15]
 800d6a2:	b2da      	uxtb	r2, r3
 800d6a4:	0852      	lsrs	r2, r2, #1
 800d6a6:	01db      	lsls	r3, r3, #7
 800d6a8:	4313      	orrs	r3, r2
 800d6aa:	b2da      	uxtb	r2, r3
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	1c59      	adds	r1, r3, #1
 800d6b0:	6079      	str	r1, [r7, #4]
 800d6b2:	781b      	ldrb	r3, [r3, #0]
 800d6b4:	4413      	add	r3, r2
 800d6b6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800d6b8:	68bb      	ldr	r3, [r7, #8]
 800d6ba:	3b01      	subs	r3, #1
 800d6bc:	60bb      	str	r3, [r7, #8]
 800d6be:	68bb      	ldr	r3, [r7, #8]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d1ed      	bne.n	800d6a0 <sum_sfn+0x10>
	return sum;
 800d6c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	3714      	adds	r7, #20
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d0:	4770      	bx	lr

0800d6d2 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800d6d2:	b580      	push	{r7, lr}
 800d6d4:	b086      	sub	sp, #24
 800d6d6:	af00      	add	r7, sp, #0
 800d6d8:	6078      	str	r0, [r7, #4]
 800d6da:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800d6dc:	2304      	movs	r3, #4
 800d6de:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800d6e6:	23ff      	movs	r3, #255	@ 0xff
 800d6e8:	757b      	strb	r3, [r7, #21]
 800d6ea:	23ff      	movs	r3, #255	@ 0xff
 800d6ec:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800d6ee:	e081      	b.n	800d7f4 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	69db      	ldr	r3, [r3, #28]
 800d6f4:	4619      	mov	r1, r3
 800d6f6:	6938      	ldr	r0, [r7, #16]
 800d6f8:	f7ff f8bc 	bl	800c874 <move_window>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d700:	7dfb      	ldrb	r3, [r7, #23]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d17c      	bne.n	800d800 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	6a1b      	ldr	r3, [r3, #32]
 800d70a:	781b      	ldrb	r3, [r3, #0]
 800d70c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800d70e:	7dbb      	ldrb	r3, [r7, #22]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d102      	bne.n	800d71a <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800d714:	2304      	movs	r3, #4
 800d716:	75fb      	strb	r3, [r7, #23]
 800d718:	e077      	b.n	800d80a <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	6a1b      	ldr	r3, [r3, #32]
 800d71e:	330b      	adds	r3, #11
 800d720:	781b      	ldrb	r3, [r3, #0]
 800d722:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d726:	73fb      	strb	r3, [r7, #15]
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	7bfa      	ldrb	r2, [r7, #15]
 800d72c:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800d72e:	7dbb      	ldrb	r3, [r7, #22]
 800d730:	2be5      	cmp	r3, #229	@ 0xe5
 800d732:	d00e      	beq.n	800d752 <dir_read+0x80>
 800d734:	7dbb      	ldrb	r3, [r7, #22]
 800d736:	2b2e      	cmp	r3, #46	@ 0x2e
 800d738:	d00b      	beq.n	800d752 <dir_read+0x80>
 800d73a:	7bfb      	ldrb	r3, [r7, #15]
 800d73c:	f023 0320 	bic.w	r3, r3, #32
 800d740:	2b08      	cmp	r3, #8
 800d742:	bf0c      	ite	eq
 800d744:	2301      	moveq	r3, #1
 800d746:	2300      	movne	r3, #0
 800d748:	b2db      	uxtb	r3, r3
 800d74a:	461a      	mov	r2, r3
 800d74c:	683b      	ldr	r3, [r7, #0]
 800d74e:	4293      	cmp	r3, r2
 800d750:	d002      	beq.n	800d758 <dir_read+0x86>
				ord = 0xFF;
 800d752:	23ff      	movs	r3, #255	@ 0xff
 800d754:	757b      	strb	r3, [r7, #21]
 800d756:	e044      	b.n	800d7e2 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800d758:	7bfb      	ldrb	r3, [r7, #15]
 800d75a:	2b0f      	cmp	r3, #15
 800d75c:	d12f      	bne.n	800d7be <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800d75e:	7dbb      	ldrb	r3, [r7, #22]
 800d760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d764:	2b00      	cmp	r3, #0
 800d766:	d00d      	beq.n	800d784 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	6a1b      	ldr	r3, [r3, #32]
 800d76c:	7b5b      	ldrb	r3, [r3, #13]
 800d76e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800d770:	7dbb      	ldrb	r3, [r7, #22]
 800d772:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d776:	75bb      	strb	r3, [r7, #22]
 800d778:	7dbb      	ldrb	r3, [r7, #22]
 800d77a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	695a      	ldr	r2, [r3, #20]
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d784:	7dba      	ldrb	r2, [r7, #22]
 800d786:	7d7b      	ldrb	r3, [r7, #21]
 800d788:	429a      	cmp	r2, r3
 800d78a:	d115      	bne.n	800d7b8 <dir_read+0xe6>
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	6a1b      	ldr	r3, [r3, #32]
 800d790:	330d      	adds	r3, #13
 800d792:	781b      	ldrb	r3, [r3, #0]
 800d794:	7d3a      	ldrb	r2, [r7, #20]
 800d796:	429a      	cmp	r2, r3
 800d798:	d10e      	bne.n	800d7b8 <dir_read+0xe6>
 800d79a:	693b      	ldr	r3, [r7, #16]
 800d79c:	68da      	ldr	r2, [r3, #12]
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	6a1b      	ldr	r3, [r3, #32]
 800d7a2:	4619      	mov	r1, r3
 800d7a4:	4610      	mov	r0, r2
 800d7a6:	f7ff fe19 	bl	800d3dc <pick_lfn>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d003      	beq.n	800d7b8 <dir_read+0xe6>
 800d7b0:	7d7b      	ldrb	r3, [r7, #21]
 800d7b2:	3b01      	subs	r3, #1
 800d7b4:	b2db      	uxtb	r3, r3
 800d7b6:	e000      	b.n	800d7ba <dir_read+0xe8>
 800d7b8:	23ff      	movs	r3, #255	@ 0xff
 800d7ba:	757b      	strb	r3, [r7, #21]
 800d7bc:	e011      	b.n	800d7e2 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800d7be:	7d7b      	ldrb	r3, [r7, #21]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d109      	bne.n	800d7d8 <dir_read+0x106>
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	6a1b      	ldr	r3, [r3, #32]
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	f7ff ff61 	bl	800d690 <sum_sfn>
 800d7ce:	4603      	mov	r3, r0
 800d7d0:	461a      	mov	r2, r3
 800d7d2:	7d3b      	ldrb	r3, [r7, #20]
 800d7d4:	4293      	cmp	r3, r2
 800d7d6:	d015      	beq.n	800d804 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	f04f 32ff 	mov.w	r2, #4294967295
 800d7de:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 800d7e0:	e010      	b.n	800d804 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800d7e2:	2100      	movs	r1, #0
 800d7e4:	6878      	ldr	r0, [r7, #4]
 800d7e6:	f7ff fc3d 	bl	800d064 <dir_next>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d7ee:	7dfb      	ldrb	r3, [r7, #23]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d109      	bne.n	800d808 <dir_read+0x136>
	while (dp->sect) {
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	69db      	ldr	r3, [r3, #28]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	f47f af79 	bne.w	800d6f0 <dir_read+0x1e>
 800d7fe:	e004      	b.n	800d80a <dir_read+0x138>
		if (res != FR_OK) break;
 800d800:	bf00      	nop
 800d802:	e002      	b.n	800d80a <dir_read+0x138>
					break;
 800d804:	bf00      	nop
 800d806:	e000      	b.n	800d80a <dir_read+0x138>
		if (res != FR_OK) break;
 800d808:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800d80a:	7dfb      	ldrb	r3, [r7, #23]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d002      	beq.n	800d816 <dir_read+0x144>
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	2200      	movs	r2, #0
 800d814:	61da      	str	r2, [r3, #28]
	return res;
 800d816:	7dfb      	ldrb	r3, [r7, #23]
}
 800d818:	4618      	mov	r0, r3
 800d81a:	3718      	adds	r7, #24
 800d81c:	46bd      	mov	sp, r7
 800d81e:	bd80      	pop	{r7, pc}

0800d820 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b086      	sub	sp, #24
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d82e:	2100      	movs	r1, #0
 800d830:	6878      	ldr	r0, [r7, #4]
 800d832:	f7ff fb9c 	bl	800cf6e <dir_sdi>
 800d836:	4603      	mov	r3, r0
 800d838:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d83a:	7dfb      	ldrb	r3, [r7, #23]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d001      	beq.n	800d844 <dir_find+0x24>
 800d840:	7dfb      	ldrb	r3, [r7, #23]
 800d842:	e0a9      	b.n	800d998 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d844:	23ff      	movs	r3, #255	@ 0xff
 800d846:	753b      	strb	r3, [r7, #20]
 800d848:	7d3b      	ldrb	r3, [r7, #20]
 800d84a:	757b      	strb	r3, [r7, #21]
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	f04f 32ff 	mov.w	r2, #4294967295
 800d852:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	69db      	ldr	r3, [r3, #28]
 800d858:	4619      	mov	r1, r3
 800d85a:	6938      	ldr	r0, [r7, #16]
 800d85c:	f7ff f80a 	bl	800c874 <move_window>
 800d860:	4603      	mov	r3, r0
 800d862:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d864:	7dfb      	ldrb	r3, [r7, #23]
 800d866:	2b00      	cmp	r3, #0
 800d868:	f040 8090 	bne.w	800d98c <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	6a1b      	ldr	r3, [r3, #32]
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d874:	7dbb      	ldrb	r3, [r7, #22]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d102      	bne.n	800d880 <dir_find+0x60>
 800d87a:	2304      	movs	r3, #4
 800d87c:	75fb      	strb	r3, [r7, #23]
 800d87e:	e08a      	b.n	800d996 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	6a1b      	ldr	r3, [r3, #32]
 800d884:	330b      	adds	r3, #11
 800d886:	781b      	ldrb	r3, [r3, #0]
 800d888:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d88c:	73fb      	strb	r3, [r7, #15]
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	7bfa      	ldrb	r2, [r7, #15]
 800d892:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800d894:	7dbb      	ldrb	r3, [r7, #22]
 800d896:	2be5      	cmp	r3, #229	@ 0xe5
 800d898:	d007      	beq.n	800d8aa <dir_find+0x8a>
 800d89a:	7bfb      	ldrb	r3, [r7, #15]
 800d89c:	f003 0308 	and.w	r3, r3, #8
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d009      	beq.n	800d8b8 <dir_find+0x98>
 800d8a4:	7bfb      	ldrb	r3, [r7, #15]
 800d8a6:	2b0f      	cmp	r3, #15
 800d8a8:	d006      	beq.n	800d8b8 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d8aa:	23ff      	movs	r3, #255	@ 0xff
 800d8ac:	757b      	strb	r3, [r7, #21]
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	f04f 32ff 	mov.w	r2, #4294967295
 800d8b4:	631a      	str	r2, [r3, #48]	@ 0x30
 800d8b6:	e05e      	b.n	800d976 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800d8b8:	7bfb      	ldrb	r3, [r7, #15]
 800d8ba:	2b0f      	cmp	r3, #15
 800d8bc:	d136      	bne.n	800d92c <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d8c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d154      	bne.n	800d976 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800d8cc:	7dbb      	ldrb	r3, [r7, #22]
 800d8ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d00d      	beq.n	800d8f2 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	6a1b      	ldr	r3, [r3, #32]
 800d8da:	7b5b      	ldrb	r3, [r3, #13]
 800d8dc:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800d8de:	7dbb      	ldrb	r3, [r7, #22]
 800d8e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8e4:	75bb      	strb	r3, [r7, #22]
 800d8e6:	7dbb      	ldrb	r3, [r7, #22]
 800d8e8:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	695a      	ldr	r2, [r3, #20]
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d8f2:	7dba      	ldrb	r2, [r7, #22]
 800d8f4:	7d7b      	ldrb	r3, [r7, #21]
 800d8f6:	429a      	cmp	r2, r3
 800d8f8:	d115      	bne.n	800d926 <dir_find+0x106>
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6a1b      	ldr	r3, [r3, #32]
 800d8fe:	330d      	adds	r3, #13
 800d900:	781b      	ldrb	r3, [r3, #0]
 800d902:	7d3a      	ldrb	r2, [r7, #20]
 800d904:	429a      	cmp	r2, r3
 800d906:	d10e      	bne.n	800d926 <dir_find+0x106>
 800d908:	693b      	ldr	r3, [r7, #16]
 800d90a:	68da      	ldr	r2, [r3, #12]
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	6a1b      	ldr	r3, [r3, #32]
 800d910:	4619      	mov	r1, r3
 800d912:	4610      	mov	r0, r2
 800d914:	f7ff fcf2 	bl	800d2fc <cmp_lfn>
 800d918:	4603      	mov	r3, r0
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d003      	beq.n	800d926 <dir_find+0x106>
 800d91e:	7d7b      	ldrb	r3, [r7, #21]
 800d920:	3b01      	subs	r3, #1
 800d922:	b2db      	uxtb	r3, r3
 800d924:	e000      	b.n	800d928 <dir_find+0x108>
 800d926:	23ff      	movs	r3, #255	@ 0xff
 800d928:	757b      	strb	r3, [r7, #21]
 800d92a:	e024      	b.n	800d976 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d92c:	7d7b      	ldrb	r3, [r7, #21]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d109      	bne.n	800d946 <dir_find+0x126>
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	6a1b      	ldr	r3, [r3, #32]
 800d936:	4618      	mov	r0, r3
 800d938:	f7ff feaa 	bl	800d690 <sum_sfn>
 800d93c:	4603      	mov	r3, r0
 800d93e:	461a      	mov	r2, r3
 800d940:	7d3b      	ldrb	r3, [r7, #20]
 800d942:	4293      	cmp	r3, r2
 800d944:	d024      	beq.n	800d990 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d94c:	f003 0301 	and.w	r3, r3, #1
 800d950:	2b00      	cmp	r3, #0
 800d952:	d10a      	bne.n	800d96a <dir_find+0x14a>
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	6a18      	ldr	r0, [r3, #32]
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	3324      	adds	r3, #36	@ 0x24
 800d95c:	220b      	movs	r2, #11
 800d95e:	4619      	mov	r1, r3
 800d960:	f7fe fd95 	bl	800c48e <mem_cmp>
 800d964:	4603      	mov	r3, r0
 800d966:	2b00      	cmp	r3, #0
 800d968:	d014      	beq.n	800d994 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d96a:	23ff      	movs	r3, #255	@ 0xff
 800d96c:	757b      	strb	r3, [r7, #21]
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	f04f 32ff 	mov.w	r2, #4294967295
 800d974:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d976:	2100      	movs	r1, #0
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f7ff fb73 	bl	800d064 <dir_next>
 800d97e:	4603      	mov	r3, r0
 800d980:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d982:	7dfb      	ldrb	r3, [r7, #23]
 800d984:	2b00      	cmp	r3, #0
 800d986:	f43f af65 	beq.w	800d854 <dir_find+0x34>
 800d98a:	e004      	b.n	800d996 <dir_find+0x176>
		if (res != FR_OK) break;
 800d98c:	bf00      	nop
 800d98e:	e002      	b.n	800d996 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d990:	bf00      	nop
 800d992:	e000      	b.n	800d996 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d994:	bf00      	nop

	return res;
 800d996:	7dfb      	ldrb	r3, [r7, #23]
}
 800d998:	4618      	mov	r0, r3
 800d99a:	3718      	adds	r7, #24
 800d99c:	46bd      	mov	sp, r7
 800d99e:	bd80      	pop	{r7, pc}

0800d9a0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b08c      	sub	sp, #48	@ 0x30
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d9b4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d001      	beq.n	800d9c0 <dir_register+0x20>
 800d9bc:	2306      	movs	r3, #6
 800d9be:	e0e0      	b.n	800db82 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9c4:	e002      	b.n	800d9cc <dir_register+0x2c>
 800d9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c8:	3301      	adds	r3, #1
 800d9ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9cc:	69fb      	ldr	r3, [r7, #28]
 800d9ce:	68da      	ldr	r2, [r3, #12]
 800d9d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9d2:	005b      	lsls	r3, r3, #1
 800d9d4:	4413      	add	r3, r2
 800d9d6:	881b      	ldrh	r3, [r3, #0]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d1f4      	bne.n	800d9c6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800d9e2:	f107 030c 	add.w	r3, r7, #12
 800d9e6:	220c      	movs	r2, #12
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	f7fe fd14 	bl	800c416 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d9ee:	7dfb      	ldrb	r3, [r7, #23]
 800d9f0:	f003 0301 	and.w	r3, r3, #1
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d032      	beq.n	800da5e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	2240      	movs	r2, #64	@ 0x40
 800d9fc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800da00:	2301      	movs	r3, #1
 800da02:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da04:	e016      	b.n	800da34 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800da0c:	69fb      	ldr	r3, [r7, #28]
 800da0e:	68da      	ldr	r2, [r3, #12]
 800da10:	f107 010c 	add.w	r1, r7, #12
 800da14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da16:	f7ff fdad 	bl	800d574 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800da1a:	6878      	ldr	r0, [r7, #4]
 800da1c:	f7ff ff00 	bl	800d820 <dir_find>
 800da20:	4603      	mov	r3, r0
 800da22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800da26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d106      	bne.n	800da3c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800da2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da30:	3301      	adds	r3, #1
 800da32:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da36:	2b63      	cmp	r3, #99	@ 0x63
 800da38:	d9e5      	bls.n	800da06 <dir_register+0x66>
 800da3a:	e000      	b.n	800da3e <dir_register+0x9e>
			if (res != FR_OK) break;
 800da3c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800da3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da40:	2b64      	cmp	r3, #100	@ 0x64
 800da42:	d101      	bne.n	800da48 <dir_register+0xa8>
 800da44:	2307      	movs	r3, #7
 800da46:	e09c      	b.n	800db82 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800da48:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800da4c:	2b04      	cmp	r3, #4
 800da4e:	d002      	beq.n	800da56 <dir_register+0xb6>
 800da50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800da54:	e095      	b.n	800db82 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800da56:	7dfa      	ldrb	r2, [r7, #23]
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800da5e:	7dfb      	ldrb	r3, [r7, #23]
 800da60:	f003 0302 	and.w	r3, r3, #2
 800da64:	2b00      	cmp	r3, #0
 800da66:	d007      	beq.n	800da78 <dir_register+0xd8>
 800da68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da6a:	330c      	adds	r3, #12
 800da6c:	4a47      	ldr	r2, [pc, #284]	@ (800db8c <dir_register+0x1ec>)
 800da6e:	fba2 2303 	umull	r2, r3, r2, r3
 800da72:	089b      	lsrs	r3, r3, #2
 800da74:	3301      	adds	r3, #1
 800da76:	e000      	b.n	800da7a <dir_register+0xda>
 800da78:	2301      	movs	r3, #1
 800da7a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800da7c:	6a39      	ldr	r1, [r7, #32]
 800da7e:	6878      	ldr	r0, [r7, #4]
 800da80:	f7ff fbb5 	bl	800d1ee <dir_alloc>
 800da84:	4603      	mov	r3, r0
 800da86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800da8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d148      	bne.n	800db24 <dir_register+0x184>
 800da92:	6a3b      	ldr	r3, [r7, #32]
 800da94:	3b01      	subs	r3, #1
 800da96:	623b      	str	r3, [r7, #32]
 800da98:	6a3b      	ldr	r3, [r7, #32]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d042      	beq.n	800db24 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	695a      	ldr	r2, [r3, #20]
 800daa2:	6a3b      	ldr	r3, [r7, #32]
 800daa4:	015b      	lsls	r3, r3, #5
 800daa6:	1ad3      	subs	r3, r2, r3
 800daa8:	4619      	mov	r1, r3
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f7ff fa5f 	bl	800cf6e <dir_sdi>
 800dab0:	4603      	mov	r3, r0
 800dab2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800dab6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d132      	bne.n	800db24 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	3324      	adds	r3, #36	@ 0x24
 800dac2:	4618      	mov	r0, r3
 800dac4:	f7ff fde4 	bl	800d690 <sum_sfn>
 800dac8:	4603      	mov	r3, r0
 800daca:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	69db      	ldr	r3, [r3, #28]
 800dad0:	4619      	mov	r1, r3
 800dad2:	69f8      	ldr	r0, [r7, #28]
 800dad4:	f7fe fece 	bl	800c874 <move_window>
 800dad8:	4603      	mov	r3, r0
 800dada:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800dade:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d11d      	bne.n	800db22 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800dae6:	69fb      	ldr	r3, [r7, #28]
 800dae8:	68d8      	ldr	r0, [r3, #12]
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6a19      	ldr	r1, [r3, #32]
 800daee:	6a3b      	ldr	r3, [r7, #32]
 800daf0:	b2da      	uxtb	r2, r3
 800daf2:	7efb      	ldrb	r3, [r7, #27]
 800daf4:	f7ff fcd6 	bl	800d4a4 <put_lfn>
				fs->wflag = 1;
 800daf8:	69fb      	ldr	r3, [r7, #28]
 800dafa:	2201      	movs	r2, #1
 800dafc:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800dafe:	2100      	movs	r1, #0
 800db00:	6878      	ldr	r0, [r7, #4]
 800db02:	f7ff faaf 	bl	800d064 <dir_next>
 800db06:	4603      	mov	r3, r0
 800db08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800db0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800db10:	2b00      	cmp	r3, #0
 800db12:	d107      	bne.n	800db24 <dir_register+0x184>
 800db14:	6a3b      	ldr	r3, [r7, #32]
 800db16:	3b01      	subs	r3, #1
 800db18:	623b      	str	r3, [r7, #32]
 800db1a:	6a3b      	ldr	r3, [r7, #32]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d1d5      	bne.n	800dacc <dir_register+0x12c>
 800db20:	e000      	b.n	800db24 <dir_register+0x184>
				if (res != FR_OK) break;
 800db22:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800db24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d128      	bne.n	800db7e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	69db      	ldr	r3, [r3, #28]
 800db30:	4619      	mov	r1, r3
 800db32:	69f8      	ldr	r0, [r7, #28]
 800db34:	f7fe fe9e 	bl	800c874 <move_window>
 800db38:	4603      	mov	r3, r0
 800db3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800db3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800db42:	2b00      	cmp	r3, #0
 800db44:	d11b      	bne.n	800db7e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	6a1b      	ldr	r3, [r3, #32]
 800db4a:	2220      	movs	r2, #32
 800db4c:	2100      	movs	r1, #0
 800db4e:	4618      	mov	r0, r3
 800db50:	f7fe fc82 	bl	800c458 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	6a18      	ldr	r0, [r3, #32]
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	3324      	adds	r3, #36	@ 0x24
 800db5c:	220b      	movs	r2, #11
 800db5e:	4619      	mov	r1, r3
 800db60:	f7fe fc59 	bl	800c416 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	6a1b      	ldr	r3, [r3, #32]
 800db6e:	330c      	adds	r3, #12
 800db70:	f002 0218 	and.w	r2, r2, #24
 800db74:	b2d2      	uxtb	r2, r2
 800db76:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800db78:	69fb      	ldr	r3, [r7, #28]
 800db7a:	2201      	movs	r2, #1
 800db7c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800db7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800db82:	4618      	mov	r0, r3
 800db84:	3730      	adds	r7, #48	@ 0x30
 800db86:	46bd      	mov	sp, r7
 800db88:	bd80      	pop	{r7, pc}
 800db8a:	bf00      	nop
 800db8c:	4ec4ec4f 	.word	0x4ec4ec4f

0800db90 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b086      	sub	sp, #24
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	695b      	ldr	r3, [r3, #20]
 800dba2:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbac:	d007      	beq.n	800dbbe <dir_remove+0x2e>
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dbb2:	4619      	mov	r1, r3
 800dbb4:	6878      	ldr	r0, [r7, #4]
 800dbb6:	f7ff f9da 	bl	800cf6e <dir_sdi>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	e000      	b.n	800dbc0 <dir_remove+0x30>
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dbc2:	7dfb      	ldrb	r3, [r7, #23]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d128      	bne.n	800dc1a <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	69db      	ldr	r3, [r3, #28]
 800dbcc:	4619      	mov	r1, r3
 800dbce:	6938      	ldr	r0, [r7, #16]
 800dbd0:	f7fe fe50 	bl	800c874 <move_window>
 800dbd4:	4603      	mov	r3, r0
 800dbd6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dbd8:	7dfb      	ldrb	r3, [r7, #23]
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d115      	bne.n	800dc0a <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	6a1b      	ldr	r3, [r3, #32]
 800dbe2:	22e5      	movs	r2, #229	@ 0xe5
 800dbe4:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800dbe6:	693b      	ldr	r3, [r7, #16]
 800dbe8:	2201      	movs	r2, #1
 800dbea:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	695b      	ldr	r3, [r3, #20]
 800dbf0:	68fa      	ldr	r2, [r7, #12]
 800dbf2:	429a      	cmp	r2, r3
 800dbf4:	d90b      	bls.n	800dc0e <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 800dbf6:	2100      	movs	r1, #0
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f7ff fa33 	bl	800d064 <dir_next>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800dc02:	7dfb      	ldrb	r3, [r7, #23]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d0df      	beq.n	800dbc8 <dir_remove+0x38>
 800dc08:	e002      	b.n	800dc10 <dir_remove+0x80>
			if (res != FR_OK) break;
 800dc0a:	bf00      	nop
 800dc0c:	e000      	b.n	800dc10 <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800dc0e:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800dc10:	7dfb      	ldrb	r3, [r7, #23]
 800dc12:	2b04      	cmp	r3, #4
 800dc14:	d101      	bne.n	800dc1a <dir_remove+0x8a>
 800dc16:	2302      	movs	r3, #2
 800dc18:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800dc1a:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	3718      	adds	r7, #24
 800dc20:	46bd      	mov	sp, r7
 800dc22:	bd80      	pop	{r7, pc}

0800dc24 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800dc24:	b580      	push	{r7, lr}
 800dc26:	b08a      	sub	sp, #40	@ 0x28
 800dc28:	af00      	add	r7, sp, #0
 800dc2a:	6078      	str	r0, [r7, #4]
 800dc2c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	613b      	str	r3, [r7, #16]
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	68db      	ldr	r3, [r3, #12]
 800dc3a:	60fb      	str	r3, [r7, #12]
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	617b      	str	r3, [r7, #20]
 800dc40:	697b      	ldr	r3, [r7, #20]
 800dc42:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800dc44:	69bb      	ldr	r3, [r7, #24]
 800dc46:	1c5a      	adds	r2, r3, #1
 800dc48:	61ba      	str	r2, [r7, #24]
 800dc4a:	693a      	ldr	r2, [r7, #16]
 800dc4c:	4413      	add	r3, r2
 800dc4e:	781b      	ldrb	r3, [r3, #0]
 800dc50:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800dc52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc54:	2b1f      	cmp	r3, #31
 800dc56:	d940      	bls.n	800dcda <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800dc58:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc5a:	2b2f      	cmp	r3, #47	@ 0x2f
 800dc5c:	d006      	beq.n	800dc6c <create_name+0x48>
 800dc5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc60:	2b5c      	cmp	r3, #92	@ 0x5c
 800dc62:	d110      	bne.n	800dc86 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800dc64:	e002      	b.n	800dc6c <create_name+0x48>
 800dc66:	69bb      	ldr	r3, [r7, #24]
 800dc68:	3301      	adds	r3, #1
 800dc6a:	61bb      	str	r3, [r7, #24]
 800dc6c:	693a      	ldr	r2, [r7, #16]
 800dc6e:	69bb      	ldr	r3, [r7, #24]
 800dc70:	4413      	add	r3, r2
 800dc72:	781b      	ldrb	r3, [r3, #0]
 800dc74:	2b2f      	cmp	r3, #47	@ 0x2f
 800dc76:	d0f6      	beq.n	800dc66 <create_name+0x42>
 800dc78:	693a      	ldr	r2, [r7, #16]
 800dc7a:	69bb      	ldr	r3, [r7, #24]
 800dc7c:	4413      	add	r3, r2
 800dc7e:	781b      	ldrb	r3, [r3, #0]
 800dc80:	2b5c      	cmp	r3, #92	@ 0x5c
 800dc82:	d0f0      	beq.n	800dc66 <create_name+0x42>
			break;
 800dc84:	e02a      	b.n	800dcdc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800dc86:	697b      	ldr	r3, [r7, #20]
 800dc88:	2bfe      	cmp	r3, #254	@ 0xfe
 800dc8a:	d901      	bls.n	800dc90 <create_name+0x6c>
 800dc8c:	2306      	movs	r3, #6
 800dc8e:	e17d      	b.n	800df8c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800dc90:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc92:	b2db      	uxtb	r3, r3
 800dc94:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800dc96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc98:	2101      	movs	r1, #1
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	f001 ffb6 	bl	800fc0c <ff_convert>
 800dca0:	4603      	mov	r3, r0
 800dca2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800dca4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d101      	bne.n	800dcae <create_name+0x8a>
 800dcaa:	2306      	movs	r3, #6
 800dcac:	e16e      	b.n	800df8c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800dcae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dcb0:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcb2:	d809      	bhi.n	800dcc8 <create_name+0xa4>
 800dcb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dcb6:	4619      	mov	r1, r3
 800dcb8:	488d      	ldr	r0, [pc, #564]	@ (800def0 <create_name+0x2cc>)
 800dcba:	f7fe fc0f 	bl	800c4dc <chk_chr>
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d001      	beq.n	800dcc8 <create_name+0xa4>
 800dcc4:	2306      	movs	r3, #6
 800dcc6:	e161      	b.n	800df8c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800dcc8:	697b      	ldr	r3, [r7, #20]
 800dcca:	1c5a      	adds	r2, r3, #1
 800dccc:	617a      	str	r2, [r7, #20]
 800dcce:	005b      	lsls	r3, r3, #1
 800dcd0:	68fa      	ldr	r2, [r7, #12]
 800dcd2:	4413      	add	r3, r2
 800dcd4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800dcd6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800dcd8:	e7b4      	b.n	800dc44 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800dcda:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800dcdc:	693a      	ldr	r2, [r7, #16]
 800dcde:	69bb      	ldr	r3, [r7, #24]
 800dce0:	441a      	add	r2, r3
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800dce6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dce8:	2b1f      	cmp	r3, #31
 800dcea:	d801      	bhi.n	800dcf0 <create_name+0xcc>
 800dcec:	2304      	movs	r3, #4
 800dcee:	e000      	b.n	800dcf2 <create_name+0xce>
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800dcf6:	e011      	b.n	800dd1c <create_name+0xf8>
		w = lfn[di - 1];
 800dcf8:	697b      	ldr	r3, [r7, #20]
 800dcfa:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800dcfe:	3b01      	subs	r3, #1
 800dd00:	005b      	lsls	r3, r3, #1
 800dd02:	68fa      	ldr	r2, [r7, #12]
 800dd04:	4413      	add	r3, r2
 800dd06:	881b      	ldrh	r3, [r3, #0]
 800dd08:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800dd0a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dd0c:	2b20      	cmp	r3, #32
 800dd0e:	d002      	beq.n	800dd16 <create_name+0xf2>
 800dd10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dd12:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd14:	d106      	bne.n	800dd24 <create_name+0x100>
		di--;
 800dd16:	697b      	ldr	r3, [r7, #20]
 800dd18:	3b01      	subs	r3, #1
 800dd1a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800dd1c:	697b      	ldr	r3, [r7, #20]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d1ea      	bne.n	800dcf8 <create_name+0xd4>
 800dd22:	e000      	b.n	800dd26 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800dd24:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800dd26:	697b      	ldr	r3, [r7, #20]
 800dd28:	005b      	lsls	r3, r3, #1
 800dd2a:	68fa      	ldr	r2, [r7, #12]
 800dd2c:	4413      	add	r3, r2
 800dd2e:	2200      	movs	r2, #0
 800dd30:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800dd32:	697b      	ldr	r3, [r7, #20]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d101      	bne.n	800dd3c <create_name+0x118>
 800dd38:	2306      	movs	r3, #6
 800dd3a:	e127      	b.n	800df8c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	3324      	adds	r3, #36	@ 0x24
 800dd40:	220b      	movs	r2, #11
 800dd42:	2120      	movs	r1, #32
 800dd44:	4618      	mov	r0, r3
 800dd46:	f7fe fb87 	bl	800c458 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	61bb      	str	r3, [r7, #24]
 800dd4e:	e002      	b.n	800dd56 <create_name+0x132>
 800dd50:	69bb      	ldr	r3, [r7, #24]
 800dd52:	3301      	adds	r3, #1
 800dd54:	61bb      	str	r3, [r7, #24]
 800dd56:	69bb      	ldr	r3, [r7, #24]
 800dd58:	005b      	lsls	r3, r3, #1
 800dd5a:	68fa      	ldr	r2, [r7, #12]
 800dd5c:	4413      	add	r3, r2
 800dd5e:	881b      	ldrh	r3, [r3, #0]
 800dd60:	2b20      	cmp	r3, #32
 800dd62:	d0f5      	beq.n	800dd50 <create_name+0x12c>
 800dd64:	69bb      	ldr	r3, [r7, #24]
 800dd66:	005b      	lsls	r3, r3, #1
 800dd68:	68fa      	ldr	r2, [r7, #12]
 800dd6a:	4413      	add	r3, r2
 800dd6c:	881b      	ldrh	r3, [r3, #0]
 800dd6e:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd70:	d0ee      	beq.n	800dd50 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800dd72:	69bb      	ldr	r3, [r7, #24]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d009      	beq.n	800dd8c <create_name+0x168>
 800dd78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dd7c:	f043 0303 	orr.w	r3, r3, #3
 800dd80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800dd84:	e002      	b.n	800dd8c <create_name+0x168>
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	3b01      	subs	r3, #1
 800dd8a:	617b      	str	r3, [r7, #20]
 800dd8c:	697b      	ldr	r3, [r7, #20]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d009      	beq.n	800dda6 <create_name+0x182>
 800dd92:	697b      	ldr	r3, [r7, #20]
 800dd94:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800dd98:	3b01      	subs	r3, #1
 800dd9a:	005b      	lsls	r3, r3, #1
 800dd9c:	68fa      	ldr	r2, [r7, #12]
 800dd9e:	4413      	add	r3, r2
 800dda0:	881b      	ldrh	r3, [r3, #0]
 800dda2:	2b2e      	cmp	r3, #46	@ 0x2e
 800dda4:	d1ef      	bne.n	800dd86 <create_name+0x162>

	i = b = 0; ni = 8;
 800dda6:	2300      	movs	r3, #0
 800dda8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ddac:	2300      	movs	r3, #0
 800ddae:	623b      	str	r3, [r7, #32]
 800ddb0:	2308      	movs	r3, #8
 800ddb2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800ddb4:	69bb      	ldr	r3, [r7, #24]
 800ddb6:	1c5a      	adds	r2, r3, #1
 800ddb8:	61ba      	str	r2, [r7, #24]
 800ddba:	005b      	lsls	r3, r3, #1
 800ddbc:	68fa      	ldr	r2, [r7, #12]
 800ddbe:	4413      	add	r3, r2
 800ddc0:	881b      	ldrh	r3, [r3, #0]
 800ddc2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800ddc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	f000 8090 	beq.w	800deec <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800ddcc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ddce:	2b20      	cmp	r3, #32
 800ddd0:	d006      	beq.n	800dde0 <create_name+0x1bc>
 800ddd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ddd4:	2b2e      	cmp	r3, #46	@ 0x2e
 800ddd6:	d10a      	bne.n	800ddee <create_name+0x1ca>
 800ddd8:	69ba      	ldr	r2, [r7, #24]
 800ddda:	697b      	ldr	r3, [r7, #20]
 800dddc:	429a      	cmp	r2, r3
 800ddde:	d006      	beq.n	800ddee <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800dde0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dde4:	f043 0303 	orr.w	r3, r3, #3
 800dde8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ddec:	e07d      	b.n	800deea <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800ddee:	6a3a      	ldr	r2, [r7, #32]
 800ddf0:	69fb      	ldr	r3, [r7, #28]
 800ddf2:	429a      	cmp	r2, r3
 800ddf4:	d203      	bcs.n	800ddfe <create_name+0x1da>
 800ddf6:	69ba      	ldr	r2, [r7, #24]
 800ddf8:	697b      	ldr	r3, [r7, #20]
 800ddfa:	429a      	cmp	r2, r3
 800ddfc:	d123      	bne.n	800de46 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800ddfe:	69fb      	ldr	r3, [r7, #28]
 800de00:	2b0b      	cmp	r3, #11
 800de02:	d106      	bne.n	800de12 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800de04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de08:	f043 0303 	orr.w	r3, r3, #3
 800de0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de10:	e075      	b.n	800defe <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800de12:	69ba      	ldr	r2, [r7, #24]
 800de14:	697b      	ldr	r3, [r7, #20]
 800de16:	429a      	cmp	r2, r3
 800de18:	d005      	beq.n	800de26 <create_name+0x202>
 800de1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de1e:	f043 0303 	orr.w	r3, r3, #3
 800de22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800de26:	69ba      	ldr	r2, [r7, #24]
 800de28:	697b      	ldr	r3, [r7, #20]
 800de2a:	429a      	cmp	r2, r3
 800de2c:	d866      	bhi.n	800defc <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800de2e:	697b      	ldr	r3, [r7, #20]
 800de30:	61bb      	str	r3, [r7, #24]
 800de32:	2308      	movs	r3, #8
 800de34:	623b      	str	r3, [r7, #32]
 800de36:	230b      	movs	r3, #11
 800de38:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800de3a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800de3e:	009b      	lsls	r3, r3, #2
 800de40:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800de44:	e051      	b.n	800deea <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800de46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de48:	2b7f      	cmp	r3, #127	@ 0x7f
 800de4a:	d914      	bls.n	800de76 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800de4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de4e:	2100      	movs	r1, #0
 800de50:	4618      	mov	r0, r3
 800de52:	f001 fedb 	bl	800fc0c <ff_convert>
 800de56:	4603      	mov	r3, r0
 800de58:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800de5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d004      	beq.n	800de6a <create_name+0x246>
 800de60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de62:	3b80      	subs	r3, #128	@ 0x80
 800de64:	4a23      	ldr	r2, [pc, #140]	@ (800def4 <create_name+0x2d0>)
 800de66:	5cd3      	ldrb	r3, [r2, r3]
 800de68:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800de6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de6e:	f043 0302 	orr.w	r3, r3, #2
 800de72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800de76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d007      	beq.n	800de8c <create_name+0x268>
 800de7c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de7e:	4619      	mov	r1, r3
 800de80:	481d      	ldr	r0, [pc, #116]	@ (800def8 <create_name+0x2d4>)
 800de82:	f7fe fb2b 	bl	800c4dc <chk_chr>
 800de86:	4603      	mov	r3, r0
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d008      	beq.n	800de9e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800de8c:	235f      	movs	r3, #95	@ 0x5f
 800de8e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800de90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de94:	f043 0303 	orr.w	r3, r3, #3
 800de98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de9c:	e01b      	b.n	800ded6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800de9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dea0:	2b40      	cmp	r3, #64	@ 0x40
 800dea2:	d909      	bls.n	800deb8 <create_name+0x294>
 800dea4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dea6:	2b5a      	cmp	r3, #90	@ 0x5a
 800dea8:	d806      	bhi.n	800deb8 <create_name+0x294>
					b |= 2;
 800deaa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800deae:	f043 0302 	orr.w	r3, r3, #2
 800deb2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800deb6:	e00e      	b.n	800ded6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800deb8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800deba:	2b60      	cmp	r3, #96	@ 0x60
 800debc:	d90b      	bls.n	800ded6 <create_name+0x2b2>
 800debe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dec0:	2b7a      	cmp	r3, #122	@ 0x7a
 800dec2:	d808      	bhi.n	800ded6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800dec4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dec8:	f043 0301 	orr.w	r3, r3, #1
 800decc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ded0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ded2:	3b20      	subs	r3, #32
 800ded4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800ded6:	6a3b      	ldr	r3, [r7, #32]
 800ded8:	1c5a      	adds	r2, r3, #1
 800deda:	623a      	str	r2, [r7, #32]
 800dedc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800dede:	b2d1      	uxtb	r1, r2
 800dee0:	687a      	ldr	r2, [r7, #4]
 800dee2:	4413      	add	r3, r2
 800dee4:	460a      	mov	r2, r1
 800dee6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800deea:	e763      	b.n	800ddb4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800deec:	bf00      	nop
 800deee:	e006      	b.n	800defe <create_name+0x2da>
 800def0:	08015828 	.word	0x08015828
 800def4:	080158fc 	.word	0x080158fc
 800def8:	08015834 	.word	0x08015834
			if (si > di) break;			/* No extension */
 800defc:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800df04:	2be5      	cmp	r3, #229	@ 0xe5
 800df06:	d103      	bne.n	800df10 <create_name+0x2ec>
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	2205      	movs	r2, #5
 800df0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800df10:	69fb      	ldr	r3, [r7, #28]
 800df12:	2b08      	cmp	r3, #8
 800df14:	d104      	bne.n	800df20 <create_name+0x2fc>
 800df16:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800df1a:	009b      	lsls	r3, r3, #2
 800df1c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800df20:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800df24:	f003 030c 	and.w	r3, r3, #12
 800df28:	2b0c      	cmp	r3, #12
 800df2a:	d005      	beq.n	800df38 <create_name+0x314>
 800df2c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800df30:	f003 0303 	and.w	r3, r3, #3
 800df34:	2b03      	cmp	r3, #3
 800df36:	d105      	bne.n	800df44 <create_name+0x320>
 800df38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df3c:	f043 0302 	orr.w	r3, r3, #2
 800df40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800df44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df48:	f003 0302 	and.w	r3, r3, #2
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d117      	bne.n	800df80 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800df50:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800df54:	f003 0303 	and.w	r3, r3, #3
 800df58:	2b01      	cmp	r3, #1
 800df5a:	d105      	bne.n	800df68 <create_name+0x344>
 800df5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df60:	f043 0310 	orr.w	r3, r3, #16
 800df64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800df68:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800df6c:	f003 030c 	and.w	r3, r3, #12
 800df70:	2b04      	cmp	r3, #4
 800df72:	d105      	bne.n	800df80 <create_name+0x35c>
 800df74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df78:	f043 0308 	orr.w	r3, r3, #8
 800df7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800df86:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800df8a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	3728      	adds	r7, #40	@ 0x28
 800df90:	46bd      	mov	sp, r7
 800df92:	bd80      	pop	{r7, pc}

0800df94 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800df94:	b580      	push	{r7, lr}
 800df96:	b086      	sub	sp, #24
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
 800df9c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800dfa2:	693b      	ldr	r3, [r7, #16]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800dfa8:	e002      	b.n	800dfb0 <follow_path+0x1c>
 800dfaa:	683b      	ldr	r3, [r7, #0]
 800dfac:	3301      	adds	r3, #1
 800dfae:	603b      	str	r3, [r7, #0]
 800dfb0:	683b      	ldr	r3, [r7, #0]
 800dfb2:	781b      	ldrb	r3, [r3, #0]
 800dfb4:	2b2f      	cmp	r3, #47	@ 0x2f
 800dfb6:	d0f8      	beq.n	800dfaa <follow_path+0x16>
 800dfb8:	683b      	ldr	r3, [r7, #0]
 800dfba:	781b      	ldrb	r3, [r3, #0]
 800dfbc:	2b5c      	cmp	r3, #92	@ 0x5c
 800dfbe:	d0f4      	beq.n	800dfaa <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800dfc0:	693b      	ldr	r3, [r7, #16]
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800dfc6:	683b      	ldr	r3, [r7, #0]
 800dfc8:	781b      	ldrb	r3, [r3, #0]
 800dfca:	2b1f      	cmp	r3, #31
 800dfcc:	d80a      	bhi.n	800dfe4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	2280      	movs	r2, #128	@ 0x80
 800dfd2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800dfd6:	2100      	movs	r1, #0
 800dfd8:	6878      	ldr	r0, [r7, #4]
 800dfda:	f7fe ffc8 	bl	800cf6e <dir_sdi>
 800dfde:	4603      	mov	r3, r0
 800dfe0:	75fb      	strb	r3, [r7, #23]
 800dfe2:	e043      	b.n	800e06c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800dfe4:	463b      	mov	r3, r7
 800dfe6:	4619      	mov	r1, r3
 800dfe8:	6878      	ldr	r0, [r7, #4]
 800dfea:	f7ff fe1b 	bl	800dc24 <create_name>
 800dfee:	4603      	mov	r3, r0
 800dff0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dff2:	7dfb      	ldrb	r3, [r7, #23]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d134      	bne.n	800e062 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800dff8:	6878      	ldr	r0, [r7, #4]
 800dffa:	f7ff fc11 	bl	800d820 <dir_find>
 800dffe:	4603      	mov	r3, r0
 800e000:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800e008:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800e00a:	7dfb      	ldrb	r3, [r7, #23]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d00a      	beq.n	800e026 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800e010:	7dfb      	ldrb	r3, [r7, #23]
 800e012:	2b04      	cmp	r3, #4
 800e014:	d127      	bne.n	800e066 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800e016:	7afb      	ldrb	r3, [r7, #11]
 800e018:	f003 0304 	and.w	r3, r3, #4
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d122      	bne.n	800e066 <follow_path+0xd2>
 800e020:	2305      	movs	r3, #5
 800e022:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800e024:	e01f      	b.n	800e066 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e026:	7afb      	ldrb	r3, [r7, #11]
 800e028:	f003 0304 	and.w	r3, r3, #4
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d11c      	bne.n	800e06a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800e030:	693b      	ldr	r3, [r7, #16]
 800e032:	799b      	ldrb	r3, [r3, #6]
 800e034:	f003 0310 	and.w	r3, r3, #16
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d102      	bne.n	800e042 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800e03c:	2305      	movs	r3, #5
 800e03e:	75fb      	strb	r3, [r7, #23]
 800e040:	e014      	b.n	800e06c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	695b      	ldr	r3, [r3, #20]
 800e04c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e050:	4413      	add	r3, r2
 800e052:	4619      	mov	r1, r3
 800e054:	68f8      	ldr	r0, [r7, #12]
 800e056:	f7ff f911 	bl	800d27c <ld_clust>
 800e05a:	4602      	mov	r2, r0
 800e05c:	693b      	ldr	r3, [r7, #16]
 800e05e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e060:	e7c0      	b.n	800dfe4 <follow_path+0x50>
			if (res != FR_OK) break;
 800e062:	bf00      	nop
 800e064:	e002      	b.n	800e06c <follow_path+0xd8>
				break;
 800e066:	bf00      	nop
 800e068:	e000      	b.n	800e06c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e06a:	bf00      	nop
			}
		}
	}

	return res;
 800e06c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e06e:	4618      	mov	r0, r3
 800e070:	3718      	adds	r7, #24
 800e072:	46bd      	mov	sp, r7
 800e074:	bd80      	pop	{r7, pc}

0800e076 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e076:	b480      	push	{r7}
 800e078:	b087      	sub	sp, #28
 800e07a:	af00      	add	r7, sp, #0
 800e07c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e07e:	f04f 33ff 	mov.w	r3, #4294967295
 800e082:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d031      	beq.n	800e0f0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	617b      	str	r3, [r7, #20]
 800e092:	e002      	b.n	800e09a <get_ldnumber+0x24>
 800e094:	697b      	ldr	r3, [r7, #20]
 800e096:	3301      	adds	r3, #1
 800e098:	617b      	str	r3, [r7, #20]
 800e09a:	697b      	ldr	r3, [r7, #20]
 800e09c:	781b      	ldrb	r3, [r3, #0]
 800e09e:	2b1f      	cmp	r3, #31
 800e0a0:	d903      	bls.n	800e0aa <get_ldnumber+0x34>
 800e0a2:	697b      	ldr	r3, [r7, #20]
 800e0a4:	781b      	ldrb	r3, [r3, #0]
 800e0a6:	2b3a      	cmp	r3, #58	@ 0x3a
 800e0a8:	d1f4      	bne.n	800e094 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e0aa:	697b      	ldr	r3, [r7, #20]
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	2b3a      	cmp	r3, #58	@ 0x3a
 800e0b0:	d11c      	bne.n	800e0ec <get_ldnumber+0x76>
			tp = *path;
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	1c5a      	adds	r2, r3, #1
 800e0bc:	60fa      	str	r2, [r7, #12]
 800e0be:	781b      	ldrb	r3, [r3, #0]
 800e0c0:	3b30      	subs	r3, #48	@ 0x30
 800e0c2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e0c4:	68bb      	ldr	r3, [r7, #8]
 800e0c6:	2b09      	cmp	r3, #9
 800e0c8:	d80e      	bhi.n	800e0e8 <get_ldnumber+0x72>
 800e0ca:	68fa      	ldr	r2, [r7, #12]
 800e0cc:	697b      	ldr	r3, [r7, #20]
 800e0ce:	429a      	cmp	r2, r3
 800e0d0:	d10a      	bne.n	800e0e8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e0d2:	68bb      	ldr	r3, [r7, #8]
 800e0d4:	2b01      	cmp	r3, #1
 800e0d6:	d807      	bhi.n	800e0e8 <get_ldnumber+0x72>
					vol = (int)i;
 800e0d8:	68bb      	ldr	r3, [r7, #8]
 800e0da:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e0dc:	697b      	ldr	r3, [r7, #20]
 800e0de:	3301      	adds	r3, #1
 800e0e0:	617b      	str	r3, [r7, #20]
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	697a      	ldr	r2, [r7, #20]
 800e0e6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e0e8:	693b      	ldr	r3, [r7, #16]
 800e0ea:	e002      	b.n	800e0f2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e0f0:	693b      	ldr	r3, [r7, #16]
}
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	371c      	adds	r7, #28
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0fc:	4770      	bx	lr
	...

0800e100 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e100:	b580      	push	{r7, lr}
 800e102:	b082      	sub	sp, #8
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
 800e108:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	2200      	movs	r2, #0
 800e10e:	70da      	strb	r2, [r3, #3]
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	f04f 32ff 	mov.w	r2, #4294967295
 800e116:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e118:	6839      	ldr	r1, [r7, #0]
 800e11a:	6878      	ldr	r0, [r7, #4]
 800e11c:	f7fe fbaa 	bl	800c874 <move_window>
 800e120:	4603      	mov	r3, r0
 800e122:	2b00      	cmp	r3, #0
 800e124:	d001      	beq.n	800e12a <check_fs+0x2a>
 800e126:	2304      	movs	r3, #4
 800e128:	e038      	b.n	800e19c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	3334      	adds	r3, #52	@ 0x34
 800e12e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e132:	4618      	mov	r0, r3
 800e134:	f7fe f8ec 	bl	800c310 <ld_word>
 800e138:	4603      	mov	r3, r0
 800e13a:	461a      	mov	r2, r3
 800e13c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e140:	429a      	cmp	r2, r3
 800e142:	d001      	beq.n	800e148 <check_fs+0x48>
 800e144:	2303      	movs	r3, #3
 800e146:	e029      	b.n	800e19c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e14e:	2be9      	cmp	r3, #233	@ 0xe9
 800e150:	d009      	beq.n	800e166 <check_fs+0x66>
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e158:	2beb      	cmp	r3, #235	@ 0xeb
 800e15a:	d11e      	bne.n	800e19a <check_fs+0x9a>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800e162:	2b90      	cmp	r3, #144	@ 0x90
 800e164:	d119      	bne.n	800e19a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	3334      	adds	r3, #52	@ 0x34
 800e16a:	3336      	adds	r3, #54	@ 0x36
 800e16c:	4618      	mov	r0, r3
 800e16e:	f7fe f8e8 	bl	800c342 <ld_dword>
 800e172:	4603      	mov	r3, r0
 800e174:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800e178:	4a0a      	ldr	r2, [pc, #40]	@ (800e1a4 <check_fs+0xa4>)
 800e17a:	4293      	cmp	r3, r2
 800e17c:	d101      	bne.n	800e182 <check_fs+0x82>
 800e17e:	2300      	movs	r3, #0
 800e180:	e00c      	b.n	800e19c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	3334      	adds	r3, #52	@ 0x34
 800e186:	3352      	adds	r3, #82	@ 0x52
 800e188:	4618      	mov	r0, r3
 800e18a:	f7fe f8da 	bl	800c342 <ld_dword>
 800e18e:	4603      	mov	r3, r0
 800e190:	4a05      	ldr	r2, [pc, #20]	@ (800e1a8 <check_fs+0xa8>)
 800e192:	4293      	cmp	r3, r2
 800e194:	d101      	bne.n	800e19a <check_fs+0x9a>
 800e196:	2300      	movs	r3, #0
 800e198:	e000      	b.n	800e19c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e19a:	2302      	movs	r3, #2
}
 800e19c:	4618      	mov	r0, r3
 800e19e:	3708      	adds	r7, #8
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	bd80      	pop	{r7, pc}
 800e1a4:	00544146 	.word	0x00544146
 800e1a8:	33544146 	.word	0x33544146

0800e1ac <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b096      	sub	sp, #88	@ 0x58
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	60f8      	str	r0, [r7, #12]
 800e1b4:	60b9      	str	r1, [r7, #8]
 800e1b6:	4613      	mov	r3, r2
 800e1b8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e1ba:	68bb      	ldr	r3, [r7, #8]
 800e1bc:	2200      	movs	r2, #0
 800e1be:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e1c0:	68f8      	ldr	r0, [r7, #12]
 800e1c2:	f7ff ff58 	bl	800e076 <get_ldnumber>
 800e1c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e1c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	da01      	bge.n	800e1d2 <find_volume+0x26>
 800e1ce:	230b      	movs	r3, #11
 800e1d0:	e22d      	b.n	800e62e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e1d2:	4aa1      	ldr	r2, [pc, #644]	@ (800e458 <find_volume+0x2ac>)
 800e1d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e1da:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e1dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d101      	bne.n	800e1e6 <find_volume+0x3a>
 800e1e2:	230c      	movs	r3, #12
 800e1e4:	e223      	b.n	800e62e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800e1e6:	68bb      	ldr	r3, [r7, #8]
 800e1e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e1ea:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e1ec:	79fb      	ldrb	r3, [r7, #7]
 800e1ee:	f023 0301 	bic.w	r3, r3, #1
 800e1f2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e1f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d01a      	beq.n	800e232 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800e1fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1fe:	785b      	ldrb	r3, [r3, #1]
 800e200:	4618      	mov	r0, r3
 800e202:	f7fd ffdd 	bl	800c1c0 <disk_status>
 800e206:	4603      	mov	r3, r0
 800e208:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e20c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e210:	f003 0301 	and.w	r3, r3, #1
 800e214:	2b00      	cmp	r3, #0
 800e216:	d10c      	bne.n	800e232 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e218:	79fb      	ldrb	r3, [r7, #7]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d007      	beq.n	800e22e <find_volume+0x82>
 800e21e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e222:	f003 0304 	and.w	r3, r3, #4
 800e226:	2b00      	cmp	r3, #0
 800e228:	d001      	beq.n	800e22e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800e22a:	230a      	movs	r3, #10
 800e22c:	e1ff      	b.n	800e62e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800e22e:	2300      	movs	r3, #0
 800e230:	e1fd      	b.n	800e62e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e234:	2200      	movs	r2, #0
 800e236:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e238:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e23a:	b2da      	uxtb	r2, r3
 800e23c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e23e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e242:	785b      	ldrb	r3, [r3, #1]
 800e244:	4618      	mov	r0, r3
 800e246:	f7fd ffd5 	bl	800c1f4 <disk_initialize>
 800e24a:	4603      	mov	r3, r0
 800e24c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e250:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e254:	f003 0301 	and.w	r3, r3, #1
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d001      	beq.n	800e260 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e25c:	2303      	movs	r3, #3
 800e25e:	e1e6      	b.n	800e62e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e260:	79fb      	ldrb	r3, [r7, #7]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d007      	beq.n	800e276 <find_volume+0xca>
 800e266:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e26a:	f003 0304 	and.w	r3, r3, #4
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d001      	beq.n	800e276 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800e272:	230a      	movs	r3, #10
 800e274:	e1db      	b.n	800e62e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e276:	2300      	movs	r3, #0
 800e278:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e27a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e27c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e27e:	f7ff ff3f 	bl	800e100 <check_fs>
 800e282:	4603      	mov	r3, r0
 800e284:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e288:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e28c:	2b02      	cmp	r3, #2
 800e28e:	d149      	bne.n	800e324 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e290:	2300      	movs	r3, #0
 800e292:	643b      	str	r3, [r7, #64]	@ 0x40
 800e294:	e01e      	b.n	800e2d4 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e298:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e29c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e29e:	011b      	lsls	r3, r3, #4
 800e2a0:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800e2a4:	4413      	add	r3, r2
 800e2a6:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e2a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2aa:	3304      	adds	r3, #4
 800e2ac:	781b      	ldrb	r3, [r3, #0]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d006      	beq.n	800e2c0 <find_volume+0x114>
 800e2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2b4:	3308      	adds	r3, #8
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	f7fe f843 	bl	800c342 <ld_dword>
 800e2bc:	4602      	mov	r2, r0
 800e2be:	e000      	b.n	800e2c2 <find_volume+0x116>
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2c4:	009b      	lsls	r3, r3, #2
 800e2c6:	3358      	adds	r3, #88	@ 0x58
 800e2c8:	443b      	add	r3, r7
 800e2ca:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e2ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2d0:	3301      	adds	r3, #1
 800e2d2:	643b      	str	r3, [r7, #64]	@ 0x40
 800e2d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2d6:	2b03      	cmp	r3, #3
 800e2d8:	d9dd      	bls.n	800e296 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e2da:	2300      	movs	r3, #0
 800e2dc:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800e2de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d002      	beq.n	800e2ea <find_volume+0x13e>
 800e2e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2e6:	3b01      	subs	r3, #1
 800e2e8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e2ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2ec:	009b      	lsls	r3, r3, #2
 800e2ee:	3358      	adds	r3, #88	@ 0x58
 800e2f0:	443b      	add	r3, r7
 800e2f2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e2f6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e2f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d005      	beq.n	800e30a <find_volume+0x15e>
 800e2fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e300:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e302:	f7ff fefd 	bl	800e100 <check_fs>
 800e306:	4603      	mov	r3, r0
 800e308:	e000      	b.n	800e30c <find_volume+0x160>
 800e30a:	2303      	movs	r3, #3
 800e30c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e310:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e314:	2b01      	cmp	r3, #1
 800e316:	d905      	bls.n	800e324 <find_volume+0x178>
 800e318:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e31a:	3301      	adds	r3, #1
 800e31c:	643b      	str	r3, [r7, #64]	@ 0x40
 800e31e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e320:	2b03      	cmp	r3, #3
 800e322:	d9e2      	bls.n	800e2ea <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e324:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e328:	2b04      	cmp	r3, #4
 800e32a:	d101      	bne.n	800e330 <find_volume+0x184>
 800e32c:	2301      	movs	r3, #1
 800e32e:	e17e      	b.n	800e62e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e330:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e334:	2b01      	cmp	r3, #1
 800e336:	d901      	bls.n	800e33c <find_volume+0x190>
 800e338:	230d      	movs	r3, #13
 800e33a:	e178      	b.n	800e62e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e33c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e33e:	3334      	adds	r3, #52	@ 0x34
 800e340:	330b      	adds	r3, #11
 800e342:	4618      	mov	r0, r3
 800e344:	f7fd ffe4 	bl	800c310 <ld_word>
 800e348:	4603      	mov	r3, r0
 800e34a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e34e:	d001      	beq.n	800e354 <find_volume+0x1a8>
 800e350:	230d      	movs	r3, #13
 800e352:	e16c      	b.n	800e62e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e356:	3334      	adds	r3, #52	@ 0x34
 800e358:	3316      	adds	r3, #22
 800e35a:	4618      	mov	r0, r3
 800e35c:	f7fd ffd8 	bl	800c310 <ld_word>
 800e360:	4603      	mov	r3, r0
 800e362:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e364:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e366:	2b00      	cmp	r3, #0
 800e368:	d106      	bne.n	800e378 <find_volume+0x1cc>
 800e36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e36c:	3334      	adds	r3, #52	@ 0x34
 800e36e:	3324      	adds	r3, #36	@ 0x24
 800e370:	4618      	mov	r0, r3
 800e372:	f7fd ffe6 	bl	800c342 <ld_dword>
 800e376:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800e378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e37a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e37c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e37e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e380:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800e384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e386:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e38a:	789b      	ldrb	r3, [r3, #2]
 800e38c:	2b01      	cmp	r3, #1
 800e38e:	d005      	beq.n	800e39c <find_volume+0x1f0>
 800e390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e392:	789b      	ldrb	r3, [r3, #2]
 800e394:	2b02      	cmp	r3, #2
 800e396:	d001      	beq.n	800e39c <find_volume+0x1f0>
 800e398:	230d      	movs	r3, #13
 800e39a:	e148      	b.n	800e62e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e39e:	789b      	ldrb	r3, [r3, #2]
 800e3a0:	461a      	mov	r2, r3
 800e3a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e3a4:	fb02 f303 	mul.w	r3, r2, r3
 800e3a8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e3b0:	461a      	mov	r2, r3
 800e3b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3b4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e3b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3b8:	895b      	ldrh	r3, [r3, #10]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d008      	beq.n	800e3d0 <find_volume+0x224>
 800e3be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c0:	895b      	ldrh	r3, [r3, #10]
 800e3c2:	461a      	mov	r2, r3
 800e3c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c6:	895b      	ldrh	r3, [r3, #10]
 800e3c8:	3b01      	subs	r3, #1
 800e3ca:	4013      	ands	r3, r2
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d001      	beq.n	800e3d4 <find_volume+0x228>
 800e3d0:	230d      	movs	r3, #13
 800e3d2:	e12c      	b.n	800e62e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e3d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3d6:	3334      	adds	r3, #52	@ 0x34
 800e3d8:	3311      	adds	r3, #17
 800e3da:	4618      	mov	r0, r3
 800e3dc:	f7fd ff98 	bl	800c310 <ld_word>
 800e3e0:	4603      	mov	r3, r0
 800e3e2:	461a      	mov	r2, r3
 800e3e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3e6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e3e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ea:	891b      	ldrh	r3, [r3, #8]
 800e3ec:	f003 030f 	and.w	r3, r3, #15
 800e3f0:	b29b      	uxth	r3, r3
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d001      	beq.n	800e3fa <find_volume+0x24e>
 800e3f6:	230d      	movs	r3, #13
 800e3f8:	e119      	b.n	800e62e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e3fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3fc:	3334      	adds	r3, #52	@ 0x34
 800e3fe:	3313      	adds	r3, #19
 800e400:	4618      	mov	r0, r3
 800e402:	f7fd ff85 	bl	800c310 <ld_word>
 800e406:	4603      	mov	r3, r0
 800e408:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e40a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d106      	bne.n	800e41e <find_volume+0x272>
 800e410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e412:	3334      	adds	r3, #52	@ 0x34
 800e414:	3320      	adds	r3, #32
 800e416:	4618      	mov	r0, r3
 800e418:	f7fd ff93 	bl	800c342 <ld_dword>
 800e41c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e41e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e420:	3334      	adds	r3, #52	@ 0x34
 800e422:	330e      	adds	r3, #14
 800e424:	4618      	mov	r0, r3
 800e426:	f7fd ff73 	bl	800c310 <ld_word>
 800e42a:	4603      	mov	r3, r0
 800e42c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e42e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e430:	2b00      	cmp	r3, #0
 800e432:	d101      	bne.n	800e438 <find_volume+0x28c>
 800e434:	230d      	movs	r3, #13
 800e436:	e0fa      	b.n	800e62e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e438:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e43a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e43c:	4413      	add	r3, r2
 800e43e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e440:	8912      	ldrh	r2, [r2, #8]
 800e442:	0912      	lsrs	r2, r2, #4
 800e444:	b292      	uxth	r2, r2
 800e446:	4413      	add	r3, r2
 800e448:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e44a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e44c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e44e:	429a      	cmp	r2, r3
 800e450:	d204      	bcs.n	800e45c <find_volume+0x2b0>
 800e452:	230d      	movs	r3, #13
 800e454:	e0eb      	b.n	800e62e <find_volume+0x482>
 800e456:	bf00      	nop
 800e458:	20004aa8 	.word	0x20004aa8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e45c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e45e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e460:	1ad3      	subs	r3, r2, r3
 800e462:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e464:	8952      	ldrh	r2, [r2, #10]
 800e466:	fbb3 f3f2 	udiv	r3, r3, r2
 800e46a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e46c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d101      	bne.n	800e476 <find_volume+0x2ca>
 800e472:	230d      	movs	r3, #13
 800e474:	e0db      	b.n	800e62e <find_volume+0x482>
		fmt = FS_FAT32;
 800e476:	2303      	movs	r3, #3
 800e478:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e47c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e47e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e482:	4293      	cmp	r3, r2
 800e484:	d802      	bhi.n	800e48c <find_volume+0x2e0>
 800e486:	2302      	movs	r3, #2
 800e488:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e48c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e48e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e492:	4293      	cmp	r3, r2
 800e494:	d802      	bhi.n	800e49c <find_volume+0x2f0>
 800e496:	2301      	movs	r3, #1
 800e498:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e49c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e49e:	1c9a      	adds	r2, r3, #2
 800e4a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a2:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800e4a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e4a8:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e4aa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e4ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e4ae:	441a      	add	r2, r3
 800e4b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4b2:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800e4b4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e4b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4b8:	441a      	add	r2, r3
 800e4ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4bc:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800e4be:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e4c2:	2b03      	cmp	r3, #3
 800e4c4:	d11e      	bne.n	800e504 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e4c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4c8:	3334      	adds	r3, #52	@ 0x34
 800e4ca:	332a      	adds	r3, #42	@ 0x2a
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	f7fd ff1f 	bl	800c310 <ld_word>
 800e4d2:	4603      	mov	r3, r0
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d001      	beq.n	800e4dc <find_volume+0x330>
 800e4d8:	230d      	movs	r3, #13
 800e4da:	e0a8      	b.n	800e62e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e4dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4de:	891b      	ldrh	r3, [r3, #8]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d001      	beq.n	800e4e8 <find_volume+0x33c>
 800e4e4:	230d      	movs	r3, #13
 800e4e6:	e0a2      	b.n	800e62e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e4e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ea:	3334      	adds	r3, #52	@ 0x34
 800e4ec:	332c      	adds	r3, #44	@ 0x2c
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	f7fd ff27 	bl	800c342 <ld_dword>
 800e4f4:	4602      	mov	r2, r0
 800e4f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4f8:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e4fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4fc:	699b      	ldr	r3, [r3, #24]
 800e4fe:	009b      	lsls	r3, r3, #2
 800e500:	647b      	str	r3, [r7, #68]	@ 0x44
 800e502:	e01f      	b.n	800e544 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e506:	891b      	ldrh	r3, [r3, #8]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d101      	bne.n	800e510 <find_volume+0x364>
 800e50c:	230d      	movs	r3, #13
 800e50e:	e08e      	b.n	800e62e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e512:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e516:	441a      	add	r2, r3
 800e518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e51a:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e51c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e520:	2b02      	cmp	r3, #2
 800e522:	d103      	bne.n	800e52c <find_volume+0x380>
 800e524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e526:	699b      	ldr	r3, [r3, #24]
 800e528:	005b      	lsls	r3, r3, #1
 800e52a:	e00a      	b.n	800e542 <find_volume+0x396>
 800e52c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e52e:	699a      	ldr	r2, [r3, #24]
 800e530:	4613      	mov	r3, r2
 800e532:	005b      	lsls	r3, r3, #1
 800e534:	4413      	add	r3, r2
 800e536:	085a      	lsrs	r2, r3, #1
 800e538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e53a:	699b      	ldr	r3, [r3, #24]
 800e53c:	f003 0301 	and.w	r3, r3, #1
 800e540:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e542:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e546:	69da      	ldr	r2, [r3, #28]
 800e548:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e54a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800e54e:	0a5b      	lsrs	r3, r3, #9
 800e550:	429a      	cmp	r2, r3
 800e552:	d201      	bcs.n	800e558 <find_volume+0x3ac>
 800e554:	230d      	movs	r3, #13
 800e556:	e06a      	b.n	800e62e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e55a:	f04f 32ff 	mov.w	r2, #4294967295
 800e55e:	615a      	str	r2, [r3, #20]
 800e560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e562:	695a      	ldr	r2, [r3, #20]
 800e564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e566:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800e568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e56a:	2280      	movs	r2, #128	@ 0x80
 800e56c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e56e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e572:	2b03      	cmp	r3, #3
 800e574:	d149      	bne.n	800e60a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e578:	3334      	adds	r3, #52	@ 0x34
 800e57a:	3330      	adds	r3, #48	@ 0x30
 800e57c:	4618      	mov	r0, r3
 800e57e:	f7fd fec7 	bl	800c310 <ld_word>
 800e582:	4603      	mov	r3, r0
 800e584:	2b01      	cmp	r3, #1
 800e586:	d140      	bne.n	800e60a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e588:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e58a:	3301      	adds	r3, #1
 800e58c:	4619      	mov	r1, r3
 800e58e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e590:	f7fe f970 	bl	800c874 <move_window>
 800e594:	4603      	mov	r3, r0
 800e596:	2b00      	cmp	r3, #0
 800e598:	d137      	bne.n	800e60a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800e59a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e59c:	2200      	movs	r2, #0
 800e59e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e5a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5a2:	3334      	adds	r3, #52	@ 0x34
 800e5a4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e5a8:	4618      	mov	r0, r3
 800e5aa:	f7fd feb1 	bl	800c310 <ld_word>
 800e5ae:	4603      	mov	r3, r0
 800e5b0:	461a      	mov	r2, r3
 800e5b2:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e5b6:	429a      	cmp	r2, r3
 800e5b8:	d127      	bne.n	800e60a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5bc:	3334      	adds	r3, #52	@ 0x34
 800e5be:	4618      	mov	r0, r3
 800e5c0:	f7fd febf 	bl	800c342 <ld_dword>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	4a1c      	ldr	r2, [pc, #112]	@ (800e638 <find_volume+0x48c>)
 800e5c8:	4293      	cmp	r3, r2
 800e5ca:	d11e      	bne.n	800e60a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e5cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5ce:	3334      	adds	r3, #52	@ 0x34
 800e5d0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	f7fd feb4 	bl	800c342 <ld_dword>
 800e5da:	4603      	mov	r3, r0
 800e5dc:	4a17      	ldr	r2, [pc, #92]	@ (800e63c <find_volume+0x490>)
 800e5de:	4293      	cmp	r3, r2
 800e5e0:	d113      	bne.n	800e60a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e5e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5e4:	3334      	adds	r3, #52	@ 0x34
 800e5e6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	f7fd fea9 	bl	800c342 <ld_dword>
 800e5f0:	4602      	mov	r2, r0
 800e5f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5f4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e5f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5f8:	3334      	adds	r3, #52	@ 0x34
 800e5fa:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e5fe:	4618      	mov	r0, r3
 800e600:	f7fd fe9f 	bl	800c342 <ld_dword>
 800e604:	4602      	mov	r2, r0
 800e606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e608:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e60a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e60c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800e610:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e612:	4b0b      	ldr	r3, [pc, #44]	@ (800e640 <find_volume+0x494>)
 800e614:	881b      	ldrh	r3, [r3, #0]
 800e616:	3301      	adds	r3, #1
 800e618:	b29a      	uxth	r2, r3
 800e61a:	4b09      	ldr	r3, [pc, #36]	@ (800e640 <find_volume+0x494>)
 800e61c:	801a      	strh	r2, [r3, #0]
 800e61e:	4b08      	ldr	r3, [pc, #32]	@ (800e640 <find_volume+0x494>)
 800e620:	881a      	ldrh	r2, [r3, #0]
 800e622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e624:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e626:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e628:	f7fe f8bc 	bl	800c7a4 <clear_lock>
#endif
	return FR_OK;
 800e62c:	2300      	movs	r3, #0
}
 800e62e:	4618      	mov	r0, r3
 800e630:	3758      	adds	r7, #88	@ 0x58
 800e632:	46bd      	mov	sp, r7
 800e634:	bd80      	pop	{r7, pc}
 800e636:	bf00      	nop
 800e638:	41615252 	.word	0x41615252
 800e63c:	61417272 	.word	0x61417272
 800e640:	20004ab0 	.word	0x20004ab0

0800e644 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b084      	sub	sp, #16
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]
 800e64c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e64e:	2309      	movs	r3, #9
 800e650:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d01c      	beq.n	800e692 <validate+0x4e>
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d018      	beq.n	800e692 <validate+0x4e>
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	781b      	ldrb	r3, [r3, #0]
 800e666:	2b00      	cmp	r3, #0
 800e668:	d013      	beq.n	800e692 <validate+0x4e>
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	889a      	ldrh	r2, [r3, #4]
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	88db      	ldrh	r3, [r3, #6]
 800e674:	429a      	cmp	r2, r3
 800e676:	d10c      	bne.n	800e692 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	785b      	ldrb	r3, [r3, #1]
 800e67e:	4618      	mov	r0, r3
 800e680:	f7fd fd9e 	bl	800c1c0 <disk_status>
 800e684:	4603      	mov	r3, r0
 800e686:	f003 0301 	and.w	r3, r3, #1
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d101      	bne.n	800e692 <validate+0x4e>
			res = FR_OK;
 800e68e:	2300      	movs	r3, #0
 800e690:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e692:	7bfb      	ldrb	r3, [r7, #15]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d102      	bne.n	800e69e <validate+0x5a>
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	e000      	b.n	800e6a0 <validate+0x5c>
 800e69e:	2300      	movs	r3, #0
 800e6a0:	683a      	ldr	r2, [r7, #0]
 800e6a2:	6013      	str	r3, [r2, #0]
	return res;
 800e6a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	3710      	adds	r7, #16
 800e6aa:	46bd      	mov	sp, r7
 800e6ac:	bd80      	pop	{r7, pc}
	...

0800e6b0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b088      	sub	sp, #32
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	60f8      	str	r0, [r7, #12]
 800e6b8:	60b9      	str	r1, [r7, #8]
 800e6ba:	4613      	mov	r3, r2
 800e6bc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e6be:	68bb      	ldr	r3, [r7, #8]
 800e6c0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e6c2:	f107 0310 	add.w	r3, r7, #16
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	f7ff fcd5 	bl	800e076 <get_ldnumber>
 800e6cc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e6ce:	69fb      	ldr	r3, [r7, #28]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	da01      	bge.n	800e6d8 <f_mount+0x28>
 800e6d4:	230b      	movs	r3, #11
 800e6d6:	e02b      	b.n	800e730 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e6d8:	4a17      	ldr	r2, [pc, #92]	@ (800e738 <f_mount+0x88>)
 800e6da:	69fb      	ldr	r3, [r7, #28]
 800e6dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6e0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e6e2:	69bb      	ldr	r3, [r7, #24]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d005      	beq.n	800e6f4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e6e8:	69b8      	ldr	r0, [r7, #24]
 800e6ea:	f7fe f85b 	bl	800c7a4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e6ee:	69bb      	ldr	r3, [r7, #24]
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d002      	beq.n	800e700 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	2200      	movs	r2, #0
 800e6fe:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e700:	68fa      	ldr	r2, [r7, #12]
 800e702:	490d      	ldr	r1, [pc, #52]	@ (800e738 <f_mount+0x88>)
 800e704:	69fb      	ldr	r3, [r7, #28]
 800e706:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d002      	beq.n	800e716 <f_mount+0x66>
 800e710:	79fb      	ldrb	r3, [r7, #7]
 800e712:	2b01      	cmp	r3, #1
 800e714:	d001      	beq.n	800e71a <f_mount+0x6a>
 800e716:	2300      	movs	r3, #0
 800e718:	e00a      	b.n	800e730 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e71a:	f107 010c 	add.w	r1, r7, #12
 800e71e:	f107 0308 	add.w	r3, r7, #8
 800e722:	2200      	movs	r2, #0
 800e724:	4618      	mov	r0, r3
 800e726:	f7ff fd41 	bl	800e1ac <find_volume>
 800e72a:	4603      	mov	r3, r0
 800e72c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e72e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e730:	4618      	mov	r0, r3
 800e732:	3720      	adds	r7, #32
 800e734:	46bd      	mov	sp, r7
 800e736:	bd80      	pop	{r7, pc}
 800e738:	20004aa8 	.word	0x20004aa8

0800e73c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b09a      	sub	sp, #104	@ 0x68
 800e740:	af00      	add	r7, sp, #0
 800e742:	60f8      	str	r0, [r7, #12]
 800e744:	60b9      	str	r1, [r7, #8]
 800e746:	4613      	mov	r3, r2
 800e748:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d101      	bne.n	800e754 <f_open+0x18>
 800e750:	2309      	movs	r3, #9
 800e752:	e1b9      	b.n	800eac8 <f_open+0x38c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e754:	79fb      	ldrb	r3, [r7, #7]
 800e756:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e75a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e75c:	79fa      	ldrb	r2, [r7, #7]
 800e75e:	f107 0110 	add.w	r1, r7, #16
 800e762:	f107 0308 	add.w	r3, r7, #8
 800e766:	4618      	mov	r0, r3
 800e768:	f7ff fd20 	bl	800e1ac <find_volume>
 800e76c:	4603      	mov	r3, r0
 800e76e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800e772:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e776:	2b00      	cmp	r3, #0
 800e778:	f040 819d 	bne.w	800eab6 <f_open+0x37a>
		dj.obj.fs = fs;
 800e77c:	693b      	ldr	r3, [r7, #16]
 800e77e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800e780:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800e784:	f001 fa2a 	bl	800fbdc <ff_memalloc>
 800e788:	65b8      	str	r0, [r7, #88]	@ 0x58
 800e78a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d101      	bne.n	800e794 <f_open+0x58>
 800e790:	2311      	movs	r3, #17
 800e792:	e199      	b.n	800eac8 <f_open+0x38c>
 800e794:	693b      	ldr	r3, [r7, #16]
 800e796:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e798:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800e79a:	68ba      	ldr	r2, [r7, #8]
 800e79c:	f107 0314 	add.w	r3, r7, #20
 800e7a0:	4611      	mov	r1, r2
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	f7ff fbf6 	bl	800df94 <follow_path>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e7ae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d118      	bne.n	800e7e8 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e7b6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e7ba:	b25b      	sxtb	r3, r3
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	da03      	bge.n	800e7c8 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800e7c0:	2306      	movs	r3, #6
 800e7c2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800e7c6:	e00f      	b.n	800e7e8 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e7c8:	79fb      	ldrb	r3, [r7, #7]
 800e7ca:	2b01      	cmp	r3, #1
 800e7cc:	bf8c      	ite	hi
 800e7ce:	2301      	movhi	r3, #1
 800e7d0:	2300      	movls	r3, #0
 800e7d2:	b2db      	uxtb	r3, r3
 800e7d4:	461a      	mov	r2, r3
 800e7d6:	f107 0314 	add.w	r3, r7, #20
 800e7da:	4611      	mov	r1, r2
 800e7dc:	4618      	mov	r0, r3
 800e7de:	f7fd fe99 	bl	800c514 <chk_lock>
 800e7e2:	4603      	mov	r3, r0
 800e7e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e7e8:	79fb      	ldrb	r3, [r7, #7]
 800e7ea:	f003 031c 	and.w	r3, r3, #28
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d07f      	beq.n	800e8f2 <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800e7f2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d017      	beq.n	800e82a <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e7fa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e7fe:	2b04      	cmp	r3, #4
 800e800:	d10e      	bne.n	800e820 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e802:	f7fd fee3 	bl	800c5cc <enq_lock>
 800e806:	4603      	mov	r3, r0
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d006      	beq.n	800e81a <f_open+0xde>
 800e80c:	f107 0314 	add.w	r3, r7, #20
 800e810:	4618      	mov	r0, r3
 800e812:	f7ff f8c5 	bl	800d9a0 <dir_register>
 800e816:	4603      	mov	r3, r0
 800e818:	e000      	b.n	800e81c <f_open+0xe0>
 800e81a:	2312      	movs	r3, #18
 800e81c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e820:	79fb      	ldrb	r3, [r7, #7]
 800e822:	f043 0308 	orr.w	r3, r3, #8
 800e826:	71fb      	strb	r3, [r7, #7]
 800e828:	e010      	b.n	800e84c <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e82a:	7ebb      	ldrb	r3, [r7, #26]
 800e82c:	f003 0311 	and.w	r3, r3, #17
 800e830:	2b00      	cmp	r3, #0
 800e832:	d003      	beq.n	800e83c <f_open+0x100>
					res = FR_DENIED;
 800e834:	2307      	movs	r3, #7
 800e836:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800e83a:	e007      	b.n	800e84c <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e83c:	79fb      	ldrb	r3, [r7, #7]
 800e83e:	f003 0304 	and.w	r3, r3, #4
 800e842:	2b00      	cmp	r3, #0
 800e844:	d002      	beq.n	800e84c <f_open+0x110>
 800e846:	2308      	movs	r3, #8
 800e848:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e84c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e850:	2b00      	cmp	r3, #0
 800e852:	d168      	bne.n	800e926 <f_open+0x1ea>
 800e854:	79fb      	ldrb	r3, [r7, #7]
 800e856:	f003 0308 	and.w	r3, r3, #8
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d063      	beq.n	800e926 <f_open+0x1ea>
				dw = GET_FATTIME();
 800e85e:	f7fd fd4f 	bl	800c300 <get_fattime>
 800e862:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e866:	330e      	adds	r3, #14
 800e868:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e86a:	4618      	mov	r0, r3
 800e86c:	f7fd fda7 	bl	800c3be <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e872:	3316      	adds	r3, #22
 800e874:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e876:	4618      	mov	r0, r3
 800e878:	f7fd fda1 	bl	800c3be <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e87c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e87e:	330b      	adds	r3, #11
 800e880:	2220      	movs	r2, #32
 800e882:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e884:	693b      	ldr	r3, [r7, #16]
 800e886:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e888:	4611      	mov	r1, r2
 800e88a:	4618      	mov	r0, r3
 800e88c:	f7fe fcf6 	bl	800d27c <ld_clust>
 800e890:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e892:	693b      	ldr	r3, [r7, #16]
 800e894:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e896:	2200      	movs	r2, #0
 800e898:	4618      	mov	r0, r3
 800e89a:	f7fe fd0e 	bl	800d2ba <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e89e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8a0:	331c      	adds	r3, #28
 800e8a2:	2100      	movs	r1, #0
 800e8a4:	4618      	mov	r0, r3
 800e8a6:	f7fd fd8a 	bl	800c3be <st_dword>
					fs->wflag = 1;
 800e8aa:	693b      	ldr	r3, [r7, #16]
 800e8ac:	2201      	movs	r2, #1
 800e8ae:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e8b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d037      	beq.n	800e926 <f_open+0x1ea>
						dw = fs->winsect;
 800e8b6:	693b      	ldr	r3, [r7, #16]
 800e8b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e8ba:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800e8bc:	f107 0314 	add.w	r3, r7, #20
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	f7fe fa21 	bl	800cd0c <remove_chain>
 800e8ca:	4603      	mov	r3, r0
 800e8cc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800e8d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d126      	bne.n	800e926 <f_open+0x1ea>
							res = move_window(fs, dw);
 800e8d8:	693b      	ldr	r3, [r7, #16]
 800e8da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e8dc:	4618      	mov	r0, r3
 800e8de:	f7fd ffc9 	bl	800c874 <move_window>
 800e8e2:	4603      	mov	r3, r0
 800e8e4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e8e8:	693b      	ldr	r3, [r7, #16]
 800e8ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e8ec:	3a01      	subs	r2, #1
 800e8ee:	611a      	str	r2, [r3, #16]
 800e8f0:	e019      	b.n	800e926 <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e8f2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d115      	bne.n	800e926 <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e8fa:	7ebb      	ldrb	r3, [r7, #26]
 800e8fc:	f003 0310 	and.w	r3, r3, #16
 800e900:	2b00      	cmp	r3, #0
 800e902:	d003      	beq.n	800e90c <f_open+0x1d0>
					res = FR_NO_FILE;
 800e904:	2304      	movs	r3, #4
 800e906:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800e90a:	e00c      	b.n	800e926 <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e90c:	79fb      	ldrb	r3, [r7, #7]
 800e90e:	f003 0302 	and.w	r3, r3, #2
 800e912:	2b00      	cmp	r3, #0
 800e914:	d007      	beq.n	800e926 <f_open+0x1ea>
 800e916:	7ebb      	ldrb	r3, [r7, #26]
 800e918:	f003 0301 	and.w	r3, r3, #1
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d002      	beq.n	800e926 <f_open+0x1ea>
						res = FR_DENIED;
 800e920:	2307      	movs	r3, #7
 800e922:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800e926:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d126      	bne.n	800e97c <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e92e:	79fb      	ldrb	r3, [r7, #7]
 800e930:	f003 0308 	and.w	r3, r3, #8
 800e934:	2b00      	cmp	r3, #0
 800e936:	d003      	beq.n	800e940 <f_open+0x204>
				mode |= FA_MODIFIED;
 800e938:	79fb      	ldrb	r3, [r7, #7]
 800e93a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e93e:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e940:	693b      	ldr	r3, [r7, #16]
 800e942:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e948:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e94e:	79fb      	ldrb	r3, [r7, #7]
 800e950:	2b01      	cmp	r3, #1
 800e952:	bf8c      	ite	hi
 800e954:	2301      	movhi	r3, #1
 800e956:	2300      	movls	r3, #0
 800e958:	b2db      	uxtb	r3, r3
 800e95a:	461a      	mov	r2, r3
 800e95c:	f107 0314 	add.w	r3, r7, #20
 800e960:	4611      	mov	r1, r2
 800e962:	4618      	mov	r0, r3
 800e964:	f7fd fe54 	bl	800c610 <inc_lock>
 800e968:	4602      	mov	r2, r0
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	691b      	ldr	r3, [r3, #16]
 800e972:	2b00      	cmp	r3, #0
 800e974:	d102      	bne.n	800e97c <f_open+0x240>
 800e976:	2302      	movs	r3, #2
 800e978:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e97c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e980:	2b00      	cmp	r3, #0
 800e982:	f040 8095 	bne.w	800eab0 <f_open+0x374>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e986:	693b      	ldr	r3, [r7, #16]
 800e988:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e98a:	4611      	mov	r1, r2
 800e98c:	4618      	mov	r0, r3
 800e98e:	f7fe fc75 	bl	800d27c <ld_clust>
 800e992:	4602      	mov	r2, r0
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e99a:	331c      	adds	r3, #28
 800e99c:	4618      	mov	r0, r3
 800e99e:	f7fd fcd0 	bl	800c342 <ld_dword>
 800e9a2:	4602      	mov	r2, r0
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e9ae:	693a      	ldr	r2, [r7, #16]
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e9b4:	693b      	ldr	r3, [r7, #16]
 800e9b6:	88da      	ldrh	r2, [r3, #6]
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	79fa      	ldrb	r2, [r7, #7]
 800e9c0:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	2200      	movs	r2, #0
 800e9c6:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	3330      	adds	r3, #48	@ 0x30
 800e9d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e9dc:	2100      	movs	r1, #0
 800e9de:	4618      	mov	r0, r3
 800e9e0:	f7fd fd3a 	bl	800c458 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e9e4:	79fb      	ldrb	r3, [r7, #7]
 800e9e6:	f003 0320 	and.w	r3, r3, #32
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d060      	beq.n	800eab0 <f_open+0x374>
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	68db      	ldr	r3, [r3, #12]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d05c      	beq.n	800eab0 <f_open+0x374>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	68da      	ldr	r2, [r3, #12]
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e9fe:	693b      	ldr	r3, [r7, #16]
 800ea00:	895b      	ldrh	r3, [r3, #10]
 800ea02:	025b      	lsls	r3, r3, #9
 800ea04:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	689b      	ldr	r3, [r3, #8]
 800ea0a:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	68db      	ldr	r3, [r3, #12]
 800ea10:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ea12:	e016      	b.n	800ea42 <f_open+0x306>
					clst = get_fat(&fp->obj, clst);
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ea18:	4618      	mov	r0, r3
 800ea1a:	f7fd ffe6 	bl	800c9ea <get_fat>
 800ea1e:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800ea20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ea22:	2b01      	cmp	r3, #1
 800ea24:	d802      	bhi.n	800ea2c <f_open+0x2f0>
 800ea26:	2302      	movs	r3, #2
 800ea28:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ea2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ea2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea32:	d102      	bne.n	800ea3a <f_open+0x2fe>
 800ea34:	2301      	movs	r3, #1
 800ea36:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ea3a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ea3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea3e:	1ad3      	subs	r3, r2, r3
 800ea40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ea42:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d103      	bne.n	800ea52 <f_open+0x316>
 800ea4a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ea4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea4e:	429a      	cmp	r2, r3
 800ea50:	d8e0      	bhi.n	800ea14 <f_open+0x2d8>
				}
				fp->clust = clst;
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ea56:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ea58:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d127      	bne.n	800eab0 <f_open+0x374>
 800ea60:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ea62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d022      	beq.n	800eab0 <f_open+0x374>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ea6a:	693b      	ldr	r3, [r7, #16]
 800ea6c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ea6e:	4618      	mov	r0, r3
 800ea70:	f7fd ff9c 	bl	800c9ac <clust2sect>
 800ea74:	64b8      	str	r0, [r7, #72]	@ 0x48
 800ea76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d103      	bne.n	800ea84 <f_open+0x348>
						res = FR_INT_ERR;
 800ea7c:	2302      	movs	r3, #2
 800ea7e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ea82:	e015      	b.n	800eab0 <f_open+0x374>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ea84:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ea86:	0a5a      	lsrs	r2, r3, #9
 800ea88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ea8a:	441a      	add	r2, r3
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ea90:	693b      	ldr	r3, [r7, #16]
 800ea92:	7858      	ldrb	r0, [r3, #1]
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	6a1a      	ldr	r2, [r3, #32]
 800ea9e:	2301      	movs	r3, #1
 800eaa0:	f7fd fbd0 	bl	800c244 <disk_read>
 800eaa4:	4603      	mov	r3, r0
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d002      	beq.n	800eab0 <f_open+0x374>
 800eaaa:	2301      	movs	r3, #1
 800eaac:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800eab0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800eab2:	f001 f89f 	bl	800fbf4 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800eab6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d002      	beq.n	800eac4 <f_open+0x388>
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	2200      	movs	r2, #0
 800eac2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800eac4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800eac8:	4618      	mov	r0, r3
 800eaca:	3768      	adds	r7, #104	@ 0x68
 800eacc:	46bd      	mov	sp, r7
 800eace:	bd80      	pop	{r7, pc}

0800ead0 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b08e      	sub	sp, #56	@ 0x38
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	60f8      	str	r0, [r7, #12]
 800ead8:	60b9      	str	r1, [r7, #8]
 800eada:	607a      	str	r2, [r7, #4]
 800eadc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	2200      	movs	r2, #0
 800eae6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	f107 0214 	add.w	r2, r7, #20
 800eaee:	4611      	mov	r1, r2
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	f7ff fda7 	bl	800e644 <validate>
 800eaf6:	4603      	mov	r3, r0
 800eaf8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800eafc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d107      	bne.n	800eb14 <f_read+0x44>
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	7d5b      	ldrb	r3, [r3, #21]
 800eb08:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800eb0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d002      	beq.n	800eb1a <f_read+0x4a>
 800eb14:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800eb18:	e115      	b.n	800ed46 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	7d1b      	ldrb	r3, [r3, #20]
 800eb1e:	f003 0301 	and.w	r3, r3, #1
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d101      	bne.n	800eb2a <f_read+0x5a>
 800eb26:	2307      	movs	r3, #7
 800eb28:	e10d      	b.n	800ed46 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	68da      	ldr	r2, [r3, #12]
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	699b      	ldr	r3, [r3, #24]
 800eb32:	1ad3      	subs	r3, r2, r3
 800eb34:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800eb36:	687a      	ldr	r2, [r7, #4]
 800eb38:	6a3b      	ldr	r3, [r7, #32]
 800eb3a:	429a      	cmp	r2, r3
 800eb3c:	f240 80fe 	bls.w	800ed3c <f_read+0x26c>
 800eb40:	6a3b      	ldr	r3, [r7, #32]
 800eb42:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800eb44:	e0fa      	b.n	800ed3c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	699b      	ldr	r3, [r3, #24]
 800eb4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	f040 80c6 	bne.w	800ece0 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	699b      	ldr	r3, [r3, #24]
 800eb58:	0a5b      	lsrs	r3, r3, #9
 800eb5a:	697a      	ldr	r2, [r7, #20]
 800eb5c:	8952      	ldrh	r2, [r2, #10]
 800eb5e:	3a01      	subs	r2, #1
 800eb60:	4013      	ands	r3, r2
 800eb62:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800eb64:	69fb      	ldr	r3, [r7, #28]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d12f      	bne.n	800ebca <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	699b      	ldr	r3, [r3, #24]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d103      	bne.n	800eb7a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	689b      	ldr	r3, [r3, #8]
 800eb76:	633b      	str	r3, [r7, #48]	@ 0x30
 800eb78:	e013      	b.n	800eba2 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d007      	beq.n	800eb92 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	699b      	ldr	r3, [r3, #24]
 800eb86:	4619      	mov	r1, r3
 800eb88:	68f8      	ldr	r0, [r7, #12]
 800eb8a:	f7fe f9bc 	bl	800cf06 <clmt_clust>
 800eb8e:	6338      	str	r0, [r7, #48]	@ 0x30
 800eb90:	e007      	b.n	800eba2 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800eb92:	68fa      	ldr	r2, [r7, #12]
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	69db      	ldr	r3, [r3, #28]
 800eb98:	4619      	mov	r1, r3
 800eb9a:	4610      	mov	r0, r2
 800eb9c:	f7fd ff25 	bl	800c9ea <get_fat>
 800eba0:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800eba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eba4:	2b01      	cmp	r3, #1
 800eba6:	d804      	bhi.n	800ebb2 <f_read+0xe2>
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	2202      	movs	r2, #2
 800ebac:	755a      	strb	r2, [r3, #21]
 800ebae:	2302      	movs	r3, #2
 800ebb0:	e0c9      	b.n	800ed46 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ebb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebb8:	d104      	bne.n	800ebc4 <f_read+0xf4>
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	2201      	movs	r2, #1
 800ebbe:	755a      	strb	r2, [r3, #21]
 800ebc0:	2301      	movs	r3, #1
 800ebc2:	e0c0      	b.n	800ed46 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ebc8:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ebca:	697a      	ldr	r2, [r7, #20]
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	69db      	ldr	r3, [r3, #28]
 800ebd0:	4619      	mov	r1, r3
 800ebd2:	4610      	mov	r0, r2
 800ebd4:	f7fd feea 	bl	800c9ac <clust2sect>
 800ebd8:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ebda:	69bb      	ldr	r3, [r7, #24]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d104      	bne.n	800ebea <f_read+0x11a>
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	2202      	movs	r2, #2
 800ebe4:	755a      	strb	r2, [r3, #21]
 800ebe6:	2302      	movs	r3, #2
 800ebe8:	e0ad      	b.n	800ed46 <f_read+0x276>
			sect += csect;
 800ebea:	69ba      	ldr	r2, [r7, #24]
 800ebec:	69fb      	ldr	r3, [r7, #28]
 800ebee:	4413      	add	r3, r2
 800ebf0:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	0a5b      	lsrs	r3, r3, #9
 800ebf6:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800ebf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d039      	beq.n	800ec72 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ebfe:	69fa      	ldr	r2, [r7, #28]
 800ec00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec02:	4413      	add	r3, r2
 800ec04:	697a      	ldr	r2, [r7, #20]
 800ec06:	8952      	ldrh	r2, [r2, #10]
 800ec08:	4293      	cmp	r3, r2
 800ec0a:	d905      	bls.n	800ec18 <f_read+0x148>
					cc = fs->csize - csect;
 800ec0c:	697b      	ldr	r3, [r7, #20]
 800ec0e:	895b      	ldrh	r3, [r3, #10]
 800ec10:	461a      	mov	r2, r3
 800ec12:	69fb      	ldr	r3, [r7, #28]
 800ec14:	1ad3      	subs	r3, r2, r3
 800ec16:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ec18:	697b      	ldr	r3, [r7, #20]
 800ec1a:	7858      	ldrb	r0, [r3, #1]
 800ec1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec1e:	69ba      	ldr	r2, [r7, #24]
 800ec20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ec22:	f7fd fb0f 	bl	800c244 <disk_read>
 800ec26:	4603      	mov	r3, r0
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d004      	beq.n	800ec36 <f_read+0x166>
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	2201      	movs	r2, #1
 800ec30:	755a      	strb	r2, [r3, #21]
 800ec32:	2301      	movs	r3, #1
 800ec34:	e087      	b.n	800ed46 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	7d1b      	ldrb	r3, [r3, #20]
 800ec3a:	b25b      	sxtb	r3, r3
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	da14      	bge.n	800ec6a <f_read+0x19a>
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	6a1a      	ldr	r2, [r3, #32]
 800ec44:	69bb      	ldr	r3, [r7, #24]
 800ec46:	1ad3      	subs	r3, r2, r3
 800ec48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ec4a:	429a      	cmp	r2, r3
 800ec4c:	d90d      	bls.n	800ec6a <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	6a1a      	ldr	r2, [r3, #32]
 800ec52:	69bb      	ldr	r3, [r7, #24]
 800ec54:	1ad3      	subs	r3, r2, r3
 800ec56:	025b      	lsls	r3, r3, #9
 800ec58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec5a:	18d0      	adds	r0, r2, r3
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	3330      	adds	r3, #48	@ 0x30
 800ec60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ec64:	4619      	mov	r1, r3
 800ec66:	f7fd fbd6 	bl	800c416 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ec6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec6c:	025b      	lsls	r3, r3, #9
 800ec6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800ec70:	e050      	b.n	800ed14 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	6a1b      	ldr	r3, [r3, #32]
 800ec76:	69ba      	ldr	r2, [r7, #24]
 800ec78:	429a      	cmp	r2, r3
 800ec7a:	d02e      	beq.n	800ecda <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	7d1b      	ldrb	r3, [r3, #20]
 800ec80:	b25b      	sxtb	r3, r3
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	da18      	bge.n	800ecb8 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ec86:	697b      	ldr	r3, [r7, #20]
 800ec88:	7858      	ldrb	r0, [r3, #1]
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	6a1a      	ldr	r2, [r3, #32]
 800ec94:	2301      	movs	r3, #1
 800ec96:	f7fd faf5 	bl	800c284 <disk_write>
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d004      	beq.n	800ecaa <f_read+0x1da>
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	2201      	movs	r2, #1
 800eca4:	755a      	strb	r2, [r3, #21]
 800eca6:	2301      	movs	r3, #1
 800eca8:	e04d      	b.n	800ed46 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	7d1b      	ldrb	r3, [r3, #20]
 800ecae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ecb2:	b2da      	uxtb	r2, r3
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ecb8:	697b      	ldr	r3, [r7, #20]
 800ecba:	7858      	ldrb	r0, [r3, #1]
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ecc2:	2301      	movs	r3, #1
 800ecc4:	69ba      	ldr	r2, [r7, #24]
 800ecc6:	f7fd fabd 	bl	800c244 <disk_read>
 800ecca:	4603      	mov	r3, r0
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d004      	beq.n	800ecda <f_read+0x20a>
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	2201      	movs	r2, #1
 800ecd4:	755a      	strb	r2, [r3, #21]
 800ecd6:	2301      	movs	r3, #1
 800ecd8:	e035      	b.n	800ed46 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	69ba      	ldr	r2, [r7, #24]
 800ecde:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	699b      	ldr	r3, [r3, #24]
 800ece4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ece8:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ecec:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ecee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	429a      	cmp	r2, r3
 800ecf4:	d901      	bls.n	800ecfa <f_read+0x22a>
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	699b      	ldr	r3, [r3, #24]
 800ed04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed08:	4413      	add	r3, r2
 800ed0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ed0c:	4619      	mov	r1, r3
 800ed0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ed10:	f7fd fb81 	bl	800c416 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ed14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed18:	4413      	add	r3, r2
 800ed1a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	699a      	ldr	r2, [r3, #24]
 800ed20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed22:	441a      	add	r2, r3
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	619a      	str	r2, [r3, #24]
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	681a      	ldr	r2, [r3, #0]
 800ed2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed2e:	441a      	add	r2, r3
 800ed30:	683b      	ldr	r3, [r7, #0]
 800ed32:	601a      	str	r2, [r3, #0]
 800ed34:	687a      	ldr	r2, [r7, #4]
 800ed36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed38:	1ad3      	subs	r3, r2, r3
 800ed3a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	f47f af01 	bne.w	800eb46 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800ed44:	2300      	movs	r3, #0
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	3738      	adds	r7, #56	@ 0x38
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}

0800ed4e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ed4e:	b580      	push	{r7, lr}
 800ed50:	b08c      	sub	sp, #48	@ 0x30
 800ed52:	af00      	add	r7, sp, #0
 800ed54:	60f8      	str	r0, [r7, #12]
 800ed56:	60b9      	str	r1, [r7, #8]
 800ed58:	607a      	str	r2, [r7, #4]
 800ed5a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ed5c:	68bb      	ldr	r3, [r7, #8]
 800ed5e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ed60:	683b      	ldr	r3, [r7, #0]
 800ed62:	2200      	movs	r2, #0
 800ed64:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	f107 0210 	add.w	r2, r7, #16
 800ed6c:	4611      	mov	r1, r2
 800ed6e:	4618      	mov	r0, r3
 800ed70:	f7ff fc68 	bl	800e644 <validate>
 800ed74:	4603      	mov	r3, r0
 800ed76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ed7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d107      	bne.n	800ed92 <f_write+0x44>
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	7d5b      	ldrb	r3, [r3, #21]
 800ed86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ed8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d002      	beq.n	800ed98 <f_write+0x4a>
 800ed92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ed96:	e14b      	b.n	800f030 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	7d1b      	ldrb	r3, [r3, #20]
 800ed9c:	f003 0302 	and.w	r3, r3, #2
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d101      	bne.n	800eda8 <f_write+0x5a>
 800eda4:	2307      	movs	r3, #7
 800eda6:	e143      	b.n	800f030 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	699a      	ldr	r2, [r3, #24]
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	441a      	add	r2, r3
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	699b      	ldr	r3, [r3, #24]
 800edb4:	429a      	cmp	r2, r3
 800edb6:	f080 812d 	bcs.w	800f014 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	699b      	ldr	r3, [r3, #24]
 800edbe:	43db      	mvns	r3, r3
 800edc0:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800edc2:	e127      	b.n	800f014 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	699b      	ldr	r3, [r3, #24]
 800edc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800edcc:	2b00      	cmp	r3, #0
 800edce:	f040 80e3 	bne.w	800ef98 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	699b      	ldr	r3, [r3, #24]
 800edd6:	0a5b      	lsrs	r3, r3, #9
 800edd8:	693a      	ldr	r2, [r7, #16]
 800edda:	8952      	ldrh	r2, [r2, #10]
 800eddc:	3a01      	subs	r2, #1
 800edde:	4013      	ands	r3, r2
 800ede0:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ede2:	69bb      	ldr	r3, [r7, #24]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d143      	bne.n	800ee70 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	699b      	ldr	r3, [r3, #24]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d10c      	bne.n	800ee0a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	689b      	ldr	r3, [r3, #8]
 800edf4:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800edf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d11a      	bne.n	800ee32 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	2100      	movs	r1, #0
 800ee00:	4618      	mov	r0, r3
 800ee02:	f7fd ffe8 	bl	800cdd6 <create_chain>
 800ee06:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ee08:	e013      	b.n	800ee32 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	d007      	beq.n	800ee22 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	699b      	ldr	r3, [r3, #24]
 800ee16:	4619      	mov	r1, r3
 800ee18:	68f8      	ldr	r0, [r7, #12]
 800ee1a:	f7fe f874 	bl	800cf06 <clmt_clust>
 800ee1e:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ee20:	e007      	b.n	800ee32 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ee22:	68fa      	ldr	r2, [r7, #12]
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	69db      	ldr	r3, [r3, #28]
 800ee28:	4619      	mov	r1, r3
 800ee2a:	4610      	mov	r0, r2
 800ee2c:	f7fd ffd3 	bl	800cdd6 <create_chain>
 800ee30:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ee32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	f000 80f2 	beq.w	800f01e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ee3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee3c:	2b01      	cmp	r3, #1
 800ee3e:	d104      	bne.n	800ee4a <f_write+0xfc>
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	2202      	movs	r2, #2
 800ee44:	755a      	strb	r2, [r3, #21]
 800ee46:	2302      	movs	r3, #2
 800ee48:	e0f2      	b.n	800f030 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ee4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee50:	d104      	bne.n	800ee5c <f_write+0x10e>
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	2201      	movs	r2, #1
 800ee56:	755a      	strb	r2, [r3, #21]
 800ee58:	2301      	movs	r3, #1
 800ee5a:	e0e9      	b.n	800f030 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee60:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	689b      	ldr	r3, [r3, #8]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d102      	bne.n	800ee70 <f_write+0x122>
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee6e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	7d1b      	ldrb	r3, [r3, #20]
 800ee74:	b25b      	sxtb	r3, r3
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	da18      	bge.n	800eeac <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ee7a:	693b      	ldr	r3, [r7, #16]
 800ee7c:	7858      	ldrb	r0, [r3, #1]
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	6a1a      	ldr	r2, [r3, #32]
 800ee88:	2301      	movs	r3, #1
 800ee8a:	f7fd f9fb 	bl	800c284 <disk_write>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d004      	beq.n	800ee9e <f_write+0x150>
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	2201      	movs	r2, #1
 800ee98:	755a      	strb	r2, [r3, #21]
 800ee9a:	2301      	movs	r3, #1
 800ee9c:	e0c8      	b.n	800f030 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	7d1b      	ldrb	r3, [r3, #20]
 800eea2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eea6:	b2da      	uxtb	r2, r3
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800eeac:	693a      	ldr	r2, [r7, #16]
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	69db      	ldr	r3, [r3, #28]
 800eeb2:	4619      	mov	r1, r3
 800eeb4:	4610      	mov	r0, r2
 800eeb6:	f7fd fd79 	bl	800c9ac <clust2sect>
 800eeba:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800eebc:	697b      	ldr	r3, [r7, #20]
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d104      	bne.n	800eecc <f_write+0x17e>
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	2202      	movs	r2, #2
 800eec6:	755a      	strb	r2, [r3, #21]
 800eec8:	2302      	movs	r3, #2
 800eeca:	e0b1      	b.n	800f030 <f_write+0x2e2>
			sect += csect;
 800eecc:	697a      	ldr	r2, [r7, #20]
 800eece:	69bb      	ldr	r3, [r7, #24]
 800eed0:	4413      	add	r3, r2
 800eed2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	0a5b      	lsrs	r3, r3, #9
 800eed8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800eeda:	6a3b      	ldr	r3, [r7, #32]
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d03c      	beq.n	800ef5a <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800eee0:	69ba      	ldr	r2, [r7, #24]
 800eee2:	6a3b      	ldr	r3, [r7, #32]
 800eee4:	4413      	add	r3, r2
 800eee6:	693a      	ldr	r2, [r7, #16]
 800eee8:	8952      	ldrh	r2, [r2, #10]
 800eeea:	4293      	cmp	r3, r2
 800eeec:	d905      	bls.n	800eefa <f_write+0x1ac>
					cc = fs->csize - csect;
 800eeee:	693b      	ldr	r3, [r7, #16]
 800eef0:	895b      	ldrh	r3, [r3, #10]
 800eef2:	461a      	mov	r2, r3
 800eef4:	69bb      	ldr	r3, [r7, #24]
 800eef6:	1ad3      	subs	r3, r2, r3
 800eef8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eefa:	693b      	ldr	r3, [r7, #16]
 800eefc:	7858      	ldrb	r0, [r3, #1]
 800eefe:	6a3b      	ldr	r3, [r7, #32]
 800ef00:	697a      	ldr	r2, [r7, #20]
 800ef02:	69f9      	ldr	r1, [r7, #28]
 800ef04:	f7fd f9be 	bl	800c284 <disk_write>
 800ef08:	4603      	mov	r3, r0
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d004      	beq.n	800ef18 <f_write+0x1ca>
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	2201      	movs	r2, #1
 800ef12:	755a      	strb	r2, [r3, #21]
 800ef14:	2301      	movs	r3, #1
 800ef16:	e08b      	b.n	800f030 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	6a1a      	ldr	r2, [r3, #32]
 800ef1c:	697b      	ldr	r3, [r7, #20]
 800ef1e:	1ad3      	subs	r3, r2, r3
 800ef20:	6a3a      	ldr	r2, [r7, #32]
 800ef22:	429a      	cmp	r2, r3
 800ef24:	d915      	bls.n	800ef52 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	6a1a      	ldr	r2, [r3, #32]
 800ef30:	697b      	ldr	r3, [r7, #20]
 800ef32:	1ad3      	subs	r3, r2, r3
 800ef34:	025b      	lsls	r3, r3, #9
 800ef36:	69fa      	ldr	r2, [r7, #28]
 800ef38:	4413      	add	r3, r2
 800ef3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ef3e:	4619      	mov	r1, r3
 800ef40:	f7fd fa69 	bl	800c416 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	7d1b      	ldrb	r3, [r3, #20]
 800ef48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ef4c:	b2da      	uxtb	r2, r3
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ef52:	6a3b      	ldr	r3, [r7, #32]
 800ef54:	025b      	lsls	r3, r3, #9
 800ef56:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800ef58:	e03f      	b.n	800efda <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	6a1b      	ldr	r3, [r3, #32]
 800ef5e:	697a      	ldr	r2, [r7, #20]
 800ef60:	429a      	cmp	r2, r3
 800ef62:	d016      	beq.n	800ef92 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	699a      	ldr	r2, [r3, #24]
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ef6c:	429a      	cmp	r2, r3
 800ef6e:	d210      	bcs.n	800ef92 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ef70:	693b      	ldr	r3, [r7, #16]
 800ef72:	7858      	ldrb	r0, [r3, #1]
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ef7a:	2301      	movs	r3, #1
 800ef7c:	697a      	ldr	r2, [r7, #20]
 800ef7e:	f7fd f961 	bl	800c244 <disk_read>
 800ef82:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d004      	beq.n	800ef92 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	2201      	movs	r2, #1
 800ef8c:	755a      	strb	r2, [r3, #21]
 800ef8e:	2301      	movs	r3, #1
 800ef90:	e04e      	b.n	800f030 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	697a      	ldr	r2, [r7, #20]
 800ef96:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	699b      	ldr	r3, [r3, #24]
 800ef9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800efa0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800efa4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800efa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	429a      	cmp	r2, r3
 800efac:	d901      	bls.n	800efb2 <f_write+0x264>
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	699b      	ldr	r3, [r3, #24]
 800efbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800efc0:	4413      	add	r3, r2
 800efc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800efc4:	69f9      	ldr	r1, [r7, #28]
 800efc6:	4618      	mov	r0, r3
 800efc8:	f7fd fa25 	bl	800c416 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	7d1b      	ldrb	r3, [r3, #20]
 800efd0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800efd4:	b2da      	uxtb	r2, r3
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800efda:	69fa      	ldr	r2, [r7, #28]
 800efdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efde:	4413      	add	r3, r2
 800efe0:	61fb      	str	r3, [r7, #28]
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	699a      	ldr	r2, [r3, #24]
 800efe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efe8:	441a      	add	r2, r3
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	619a      	str	r2, [r3, #24]
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	68da      	ldr	r2, [r3, #12]
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	699b      	ldr	r3, [r3, #24]
 800eff6:	429a      	cmp	r2, r3
 800eff8:	bf38      	it	cc
 800effa:	461a      	movcc	r2, r3
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	60da      	str	r2, [r3, #12]
 800f000:	683b      	ldr	r3, [r7, #0]
 800f002:	681a      	ldr	r2, [r3, #0]
 800f004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f006:	441a      	add	r2, r3
 800f008:	683b      	ldr	r3, [r7, #0]
 800f00a:	601a      	str	r2, [r3, #0]
 800f00c:	687a      	ldr	r2, [r7, #4]
 800f00e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f010:	1ad3      	subs	r3, r2, r3
 800f012:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	2b00      	cmp	r3, #0
 800f018:	f47f aed4 	bne.w	800edc4 <f_write+0x76>
 800f01c:	e000      	b.n	800f020 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800f01e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	7d1b      	ldrb	r3, [r3, #20]
 800f024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f028:	b2da      	uxtb	r2, r3
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800f02e:	2300      	movs	r3, #0
}
 800f030:	4618      	mov	r0, r3
 800f032:	3730      	adds	r7, #48	@ 0x30
 800f034:	46bd      	mov	sp, r7
 800f036:	bd80      	pop	{r7, pc}

0800f038 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b086      	sub	sp, #24
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	f107 0208 	add.w	r2, r7, #8
 800f046:	4611      	mov	r1, r2
 800f048:	4618      	mov	r0, r3
 800f04a:	f7ff fafb 	bl	800e644 <validate>
 800f04e:	4603      	mov	r3, r0
 800f050:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f052:	7dfb      	ldrb	r3, [r7, #23]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d168      	bne.n	800f12a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	7d1b      	ldrb	r3, [r3, #20]
 800f05c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f060:	2b00      	cmp	r3, #0
 800f062:	d062      	beq.n	800f12a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	7d1b      	ldrb	r3, [r3, #20]
 800f068:	b25b      	sxtb	r3, r3
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	da15      	bge.n	800f09a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800f06e:	68bb      	ldr	r3, [r7, #8]
 800f070:	7858      	ldrb	r0, [r3, #1]
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	6a1a      	ldr	r2, [r3, #32]
 800f07c:	2301      	movs	r3, #1
 800f07e:	f7fd f901 	bl	800c284 <disk_write>
 800f082:	4603      	mov	r3, r0
 800f084:	2b00      	cmp	r3, #0
 800f086:	d001      	beq.n	800f08c <f_sync+0x54>
 800f088:	2301      	movs	r3, #1
 800f08a:	e04f      	b.n	800f12c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	7d1b      	ldrb	r3, [r3, #20]
 800f090:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f094:	b2da      	uxtb	r2, r3
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f09a:	f7fd f931 	bl	800c300 <get_fattime>
 800f09e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f0a0:	68ba      	ldr	r2, [r7, #8]
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0a6:	4619      	mov	r1, r3
 800f0a8:	4610      	mov	r0, r2
 800f0aa:	f7fd fbe3 	bl	800c874 <move_window>
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f0b2:	7dfb      	ldrb	r3, [r7, #23]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d138      	bne.n	800f12a <f_sync+0xf2>
					dir = fp->dir_ptr;
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0bc:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	330b      	adds	r3, #11
 800f0c2:	781a      	ldrb	r2, [r3, #0]
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	330b      	adds	r3, #11
 800f0c8:	f042 0220 	orr.w	r2, r2, #32
 800f0cc:	b2d2      	uxtb	r2, r2
 800f0ce:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	6818      	ldr	r0, [r3, #0]
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	689b      	ldr	r3, [r3, #8]
 800f0d8:	461a      	mov	r2, r3
 800f0da:	68f9      	ldr	r1, [r7, #12]
 800f0dc:	f7fe f8ed 	bl	800d2ba <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	f103 021c 	add.w	r2, r3, #28
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	68db      	ldr	r3, [r3, #12]
 800f0ea:	4619      	mov	r1, r3
 800f0ec:	4610      	mov	r0, r2
 800f0ee:	f7fd f966 	bl	800c3be <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	3316      	adds	r3, #22
 800f0f6:	6939      	ldr	r1, [r7, #16]
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	f7fd f960 	bl	800c3be <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	3312      	adds	r3, #18
 800f102:	2100      	movs	r1, #0
 800f104:	4618      	mov	r0, r3
 800f106:	f7fd f93f 	bl	800c388 <st_word>
					fs->wflag = 1;
 800f10a:	68bb      	ldr	r3, [r7, #8]
 800f10c:	2201      	movs	r2, #1
 800f10e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f110:	68bb      	ldr	r3, [r7, #8]
 800f112:	4618      	mov	r0, r3
 800f114:	f7fd fbdc 	bl	800c8d0 <sync_fs>
 800f118:	4603      	mov	r3, r0
 800f11a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	7d1b      	ldrb	r3, [r3, #20]
 800f120:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f124:	b2da      	uxtb	r2, r3
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f12a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f12c:	4618      	mov	r0, r3
 800f12e:	3718      	adds	r7, #24
 800f130:	46bd      	mov	sp, r7
 800f132:	bd80      	pop	{r7, pc}

0800f134 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f134:	b580      	push	{r7, lr}
 800f136:	b084      	sub	sp, #16
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f13c:	6878      	ldr	r0, [r7, #4]
 800f13e:	f7ff ff7b 	bl	800f038 <f_sync>
 800f142:	4603      	mov	r3, r0
 800f144:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f146:	7bfb      	ldrb	r3, [r7, #15]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d118      	bne.n	800f17e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	f107 0208 	add.w	r2, r7, #8
 800f152:	4611      	mov	r1, r2
 800f154:	4618      	mov	r0, r3
 800f156:	f7ff fa75 	bl	800e644 <validate>
 800f15a:	4603      	mov	r3, r0
 800f15c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f15e:	7bfb      	ldrb	r3, [r7, #15]
 800f160:	2b00      	cmp	r3, #0
 800f162:	d10c      	bne.n	800f17e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	691b      	ldr	r3, [r3, #16]
 800f168:	4618      	mov	r0, r3
 800f16a:	f7fd fadf 	bl	800c72c <dec_lock>
 800f16e:	4603      	mov	r3, r0
 800f170:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800f172:	7bfb      	ldrb	r3, [r7, #15]
 800f174:	2b00      	cmp	r3, #0
 800f176:	d102      	bne.n	800f17e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	2200      	movs	r2, #0
 800f17c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800f17e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f180:	4618      	mov	r0, r3
 800f182:	3710      	adds	r7, #16
 800f184:	46bd      	mov	sp, r7
 800f186:	bd80      	pop	{r7, pc}

0800f188 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800f188:	b580      	push	{r7, lr}
 800f18a:	b090      	sub	sp, #64	@ 0x40
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
 800f190:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	f107 0208 	add.w	r2, r7, #8
 800f198:	4611      	mov	r1, r2
 800f19a:	4618      	mov	r0, r3
 800f19c:	f7ff fa52 	bl	800e644 <validate>
 800f1a0:	4603      	mov	r3, r0
 800f1a2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800f1a6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d103      	bne.n	800f1b6 <f_lseek+0x2e>
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	7d5b      	ldrb	r3, [r3, #21]
 800f1b2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800f1b6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d002      	beq.n	800f1c4 <f_lseek+0x3c>
 800f1be:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f1c2:	e1e6      	b.n	800f592 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	f000 80d1 	beq.w	800f370 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800f1ce:	683b      	ldr	r3, [r7, #0]
 800f1d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1d4:	d15a      	bne.n	800f28c <f_lseek+0x104>
			tbl = fp->cltbl;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1da:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800f1dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1de:	1d1a      	adds	r2, r3, #4
 800f1e0:	627a      	str	r2, [r7, #36]	@ 0x24
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	617b      	str	r3, [r7, #20]
 800f1e6:	2302      	movs	r3, #2
 800f1e8:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	689b      	ldr	r3, [r3, #8]
 800f1ee:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800f1f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d03a      	beq.n	800f26c <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800f1f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1f8:	613b      	str	r3, [r7, #16]
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f1fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f200:	3302      	adds	r3, #2
 800f202:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800f204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f206:	60fb      	str	r3, [r7, #12]
 800f208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f20a:	3301      	adds	r3, #1
 800f20c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f212:	4618      	mov	r0, r3
 800f214:	f7fd fbe9 	bl	800c9ea <get_fat>
 800f218:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800f21a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f21c:	2b01      	cmp	r3, #1
 800f21e:	d804      	bhi.n	800f22a <f_lseek+0xa2>
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	2202      	movs	r2, #2
 800f224:	755a      	strb	r2, [r3, #21]
 800f226:	2302      	movs	r3, #2
 800f228:	e1b3      	b.n	800f592 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f22a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f22c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f230:	d104      	bne.n	800f23c <f_lseek+0xb4>
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	2201      	movs	r2, #1
 800f236:	755a      	strb	r2, [r3, #21]
 800f238:	2301      	movs	r3, #1
 800f23a:	e1aa      	b.n	800f592 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	3301      	adds	r3, #1
 800f240:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f242:	429a      	cmp	r2, r3
 800f244:	d0de      	beq.n	800f204 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800f246:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f248:	697b      	ldr	r3, [r7, #20]
 800f24a:	429a      	cmp	r2, r3
 800f24c:	d809      	bhi.n	800f262 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800f24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f250:	1d1a      	adds	r2, r3, #4
 800f252:	627a      	str	r2, [r7, #36]	@ 0x24
 800f254:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f256:	601a      	str	r2, [r3, #0]
 800f258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f25a:	1d1a      	adds	r2, r3, #4
 800f25c:	627a      	str	r2, [r7, #36]	@ 0x24
 800f25e:	693a      	ldr	r2, [r7, #16]
 800f260:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800f262:	68bb      	ldr	r3, [r7, #8]
 800f264:	699b      	ldr	r3, [r3, #24]
 800f266:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f268:	429a      	cmp	r2, r3
 800f26a:	d3c4      	bcc.n	800f1f6 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f270:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f272:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800f274:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f276:	697b      	ldr	r3, [r7, #20]
 800f278:	429a      	cmp	r2, r3
 800f27a:	d803      	bhi.n	800f284 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800f27c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f27e:	2200      	movs	r2, #0
 800f280:	601a      	str	r2, [r3, #0]
 800f282:	e184      	b.n	800f58e <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800f284:	2311      	movs	r3, #17
 800f286:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800f28a:	e180      	b.n	800f58e <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	68db      	ldr	r3, [r3, #12]
 800f290:	683a      	ldr	r2, [r7, #0]
 800f292:	429a      	cmp	r2, r3
 800f294:	d902      	bls.n	800f29c <f_lseek+0x114>
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	68db      	ldr	r3, [r3, #12]
 800f29a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	683a      	ldr	r2, [r7, #0]
 800f2a0:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800f2a2:	683b      	ldr	r3, [r7, #0]
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	f000 8172 	beq.w	800f58e <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800f2aa:	683b      	ldr	r3, [r7, #0]
 800f2ac:	3b01      	subs	r3, #1
 800f2ae:	4619      	mov	r1, r3
 800f2b0:	6878      	ldr	r0, [r7, #4]
 800f2b2:	f7fd fe28 	bl	800cf06 <clmt_clust>
 800f2b6:	4602      	mov	r2, r0
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800f2bc:	68ba      	ldr	r2, [r7, #8]
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	69db      	ldr	r3, [r3, #28]
 800f2c2:	4619      	mov	r1, r3
 800f2c4:	4610      	mov	r0, r2
 800f2c6:	f7fd fb71 	bl	800c9ac <clust2sect>
 800f2ca:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800f2cc:	69bb      	ldr	r3, [r7, #24]
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d104      	bne.n	800f2dc <f_lseek+0x154>
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	2202      	movs	r2, #2
 800f2d6:	755a      	strb	r2, [r3, #21]
 800f2d8:	2302      	movs	r3, #2
 800f2da:	e15a      	b.n	800f592 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800f2dc:	683b      	ldr	r3, [r7, #0]
 800f2de:	3b01      	subs	r3, #1
 800f2e0:	0a5b      	lsrs	r3, r3, #9
 800f2e2:	68ba      	ldr	r2, [r7, #8]
 800f2e4:	8952      	ldrh	r2, [r2, #10]
 800f2e6:	3a01      	subs	r2, #1
 800f2e8:	4013      	ands	r3, r2
 800f2ea:	69ba      	ldr	r2, [r7, #24]
 800f2ec:	4413      	add	r3, r2
 800f2ee:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	699b      	ldr	r3, [r3, #24]
 800f2f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	f000 8148 	beq.w	800f58e <f_lseek+0x406>
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	6a1b      	ldr	r3, [r3, #32]
 800f302:	69ba      	ldr	r2, [r7, #24]
 800f304:	429a      	cmp	r2, r3
 800f306:	f000 8142 	beq.w	800f58e <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	7d1b      	ldrb	r3, [r3, #20]
 800f30e:	b25b      	sxtb	r3, r3
 800f310:	2b00      	cmp	r3, #0
 800f312:	da18      	bge.n	800f346 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f314:	68bb      	ldr	r3, [r7, #8]
 800f316:	7858      	ldrb	r0, [r3, #1]
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	6a1a      	ldr	r2, [r3, #32]
 800f322:	2301      	movs	r3, #1
 800f324:	f7fc ffae 	bl	800c284 <disk_write>
 800f328:	4603      	mov	r3, r0
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d004      	beq.n	800f338 <f_lseek+0x1b0>
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	2201      	movs	r2, #1
 800f332:	755a      	strb	r2, [r3, #21]
 800f334:	2301      	movs	r3, #1
 800f336:	e12c      	b.n	800f592 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	7d1b      	ldrb	r3, [r3, #20]
 800f33c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f340:	b2da      	uxtb	r2, r3
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	7858      	ldrb	r0, [r3, #1]
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f350:	2301      	movs	r3, #1
 800f352:	69ba      	ldr	r2, [r7, #24]
 800f354:	f7fc ff76 	bl	800c244 <disk_read>
 800f358:	4603      	mov	r3, r0
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d004      	beq.n	800f368 <f_lseek+0x1e0>
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	2201      	movs	r2, #1
 800f362:	755a      	strb	r2, [r3, #21]
 800f364:	2301      	movs	r3, #1
 800f366:	e114      	b.n	800f592 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	69ba      	ldr	r2, [r7, #24]
 800f36c:	621a      	str	r2, [r3, #32]
 800f36e:	e10e      	b.n	800f58e <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	68db      	ldr	r3, [r3, #12]
 800f374:	683a      	ldr	r2, [r7, #0]
 800f376:	429a      	cmp	r2, r3
 800f378:	d908      	bls.n	800f38c <f_lseek+0x204>
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	7d1b      	ldrb	r3, [r3, #20]
 800f37e:	f003 0302 	and.w	r3, r3, #2
 800f382:	2b00      	cmp	r3, #0
 800f384:	d102      	bne.n	800f38c <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	68db      	ldr	r3, [r3, #12]
 800f38a:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	699b      	ldr	r3, [r3, #24]
 800f390:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800f392:	2300      	movs	r3, #0
 800f394:	637b      	str	r3, [r7, #52]	@ 0x34
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f39a:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800f39c:	683b      	ldr	r3, [r7, #0]
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	f000 80a7 	beq.w	800f4f2 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f3a4:	68bb      	ldr	r3, [r7, #8]
 800f3a6:	895b      	ldrh	r3, [r3, #10]
 800f3a8:	025b      	lsls	r3, r3, #9
 800f3aa:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800f3ac:	6a3b      	ldr	r3, [r7, #32]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d01b      	beq.n	800f3ea <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	1e5a      	subs	r2, r3, #1
 800f3b6:	69fb      	ldr	r3, [r7, #28]
 800f3b8:	fbb2 f2f3 	udiv	r2, r2, r3
 800f3bc:	6a3b      	ldr	r3, [r7, #32]
 800f3be:	1e59      	subs	r1, r3, #1
 800f3c0:	69fb      	ldr	r3, [r7, #28]
 800f3c2:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800f3c6:	429a      	cmp	r2, r3
 800f3c8:	d30f      	bcc.n	800f3ea <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f3ca:	6a3b      	ldr	r3, [r7, #32]
 800f3cc:	1e5a      	subs	r2, r3, #1
 800f3ce:	69fb      	ldr	r3, [r7, #28]
 800f3d0:	425b      	negs	r3, r3
 800f3d2:	401a      	ands	r2, r3
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	699b      	ldr	r3, [r3, #24]
 800f3dc:	683a      	ldr	r2, [r7, #0]
 800f3de:	1ad3      	subs	r3, r2, r3
 800f3e0:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	69db      	ldr	r3, [r3, #28]
 800f3e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f3e8:	e022      	b.n	800f430 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	689b      	ldr	r3, [r3, #8]
 800f3ee:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f3f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d119      	bne.n	800f42a <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	2100      	movs	r1, #0
 800f3fa:	4618      	mov	r0, r3
 800f3fc:	f7fd fceb 	bl	800cdd6 <create_chain>
 800f400:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f404:	2b01      	cmp	r3, #1
 800f406:	d104      	bne.n	800f412 <f_lseek+0x28a>
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	2202      	movs	r2, #2
 800f40c:	755a      	strb	r2, [r3, #21]
 800f40e:	2302      	movs	r3, #2
 800f410:	e0bf      	b.n	800f592 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f414:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f418:	d104      	bne.n	800f424 <f_lseek+0x29c>
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	2201      	movs	r2, #1
 800f41e:	755a      	strb	r2, [r3, #21]
 800f420:	2301      	movs	r3, #1
 800f422:	e0b6      	b.n	800f592 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f428:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f42e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800f430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f432:	2b00      	cmp	r3, #0
 800f434:	d05d      	beq.n	800f4f2 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800f436:	e03a      	b.n	800f4ae <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800f438:	683a      	ldr	r2, [r7, #0]
 800f43a:	69fb      	ldr	r3, [r7, #28]
 800f43c:	1ad3      	subs	r3, r2, r3
 800f43e:	603b      	str	r3, [r7, #0]
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	699a      	ldr	r2, [r3, #24]
 800f444:	69fb      	ldr	r3, [r7, #28]
 800f446:	441a      	add	r2, r3
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	7d1b      	ldrb	r3, [r3, #20]
 800f450:	f003 0302 	and.w	r3, r3, #2
 800f454:	2b00      	cmp	r3, #0
 800f456:	d00b      	beq.n	800f470 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f45c:	4618      	mov	r0, r3
 800f45e:	f7fd fcba 	bl	800cdd6 <create_chain>
 800f462:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f466:	2b00      	cmp	r3, #0
 800f468:	d108      	bne.n	800f47c <f_lseek+0x2f4>
							ofs = 0; break;
 800f46a:	2300      	movs	r3, #0
 800f46c:	603b      	str	r3, [r7, #0]
 800f46e:	e022      	b.n	800f4b6 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f474:	4618      	mov	r0, r3
 800f476:	f7fd fab8 	bl	800c9ea <get_fat>
 800f47a:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f47c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f47e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f482:	d104      	bne.n	800f48e <f_lseek+0x306>
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	2201      	movs	r2, #1
 800f488:	755a      	strb	r2, [r3, #21]
 800f48a:	2301      	movs	r3, #1
 800f48c:	e081      	b.n	800f592 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f48e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f490:	2b01      	cmp	r3, #1
 800f492:	d904      	bls.n	800f49e <f_lseek+0x316>
 800f494:	68bb      	ldr	r3, [r7, #8]
 800f496:	699b      	ldr	r3, [r3, #24]
 800f498:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f49a:	429a      	cmp	r2, r3
 800f49c:	d304      	bcc.n	800f4a8 <f_lseek+0x320>
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	2202      	movs	r2, #2
 800f4a2:	755a      	strb	r2, [r3, #21]
 800f4a4:	2302      	movs	r3, #2
 800f4a6:	e074      	b.n	800f592 <f_lseek+0x40a>
					fp->clust = clst;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f4ac:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f4ae:	683a      	ldr	r2, [r7, #0]
 800f4b0:	69fb      	ldr	r3, [r7, #28]
 800f4b2:	429a      	cmp	r2, r3
 800f4b4:	d8c0      	bhi.n	800f438 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	699a      	ldr	r2, [r3, #24]
 800f4ba:	683b      	ldr	r3, [r7, #0]
 800f4bc:	441a      	add	r2, r3
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d012      	beq.n	800f4f2 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800f4cc:	68bb      	ldr	r3, [r7, #8]
 800f4ce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	f7fd fa6b 	bl	800c9ac <clust2sect>
 800f4d6:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f4d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d104      	bne.n	800f4e8 <f_lseek+0x360>
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	2202      	movs	r2, #2
 800f4e2:	755a      	strb	r2, [r3, #21]
 800f4e4:	2302      	movs	r3, #2
 800f4e6:	e054      	b.n	800f592 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800f4e8:	683b      	ldr	r3, [r7, #0]
 800f4ea:	0a5b      	lsrs	r3, r3, #9
 800f4ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f4ee:	4413      	add	r3, r2
 800f4f0:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	699a      	ldr	r2, [r3, #24]
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	68db      	ldr	r3, [r3, #12]
 800f4fa:	429a      	cmp	r2, r3
 800f4fc:	d90a      	bls.n	800f514 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	699a      	ldr	r2, [r3, #24]
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	7d1b      	ldrb	r3, [r3, #20]
 800f50a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f50e:	b2da      	uxtb	r2, r3
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	699b      	ldr	r3, [r3, #24]
 800f518:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d036      	beq.n	800f58e <f_lseek+0x406>
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	6a1b      	ldr	r3, [r3, #32]
 800f524:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f526:	429a      	cmp	r2, r3
 800f528:	d031      	beq.n	800f58e <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	7d1b      	ldrb	r3, [r3, #20]
 800f52e:	b25b      	sxtb	r3, r3
 800f530:	2b00      	cmp	r3, #0
 800f532:	da18      	bge.n	800f566 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f534:	68bb      	ldr	r3, [r7, #8]
 800f536:	7858      	ldrb	r0, [r3, #1]
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	6a1a      	ldr	r2, [r3, #32]
 800f542:	2301      	movs	r3, #1
 800f544:	f7fc fe9e 	bl	800c284 <disk_write>
 800f548:	4603      	mov	r3, r0
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d004      	beq.n	800f558 <f_lseek+0x3d0>
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	2201      	movs	r2, #1
 800f552:	755a      	strb	r2, [r3, #21]
 800f554:	2301      	movs	r3, #1
 800f556:	e01c      	b.n	800f592 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	7d1b      	ldrb	r3, [r3, #20]
 800f55c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f560:	b2da      	uxtb	r2, r3
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f566:	68bb      	ldr	r3, [r7, #8]
 800f568:	7858      	ldrb	r0, [r3, #1]
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f570:	2301      	movs	r3, #1
 800f572:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f574:	f7fc fe66 	bl	800c244 <disk_read>
 800f578:	4603      	mov	r3, r0
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d004      	beq.n	800f588 <f_lseek+0x400>
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	2201      	movs	r2, #1
 800f582:	755a      	strb	r2, [r3, #21]
 800f584:	2301      	movs	r3, #1
 800f586:	e004      	b.n	800f592 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f58c:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800f58e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800f592:	4618      	mov	r0, r3
 800f594:	3740      	adds	r7, #64	@ 0x40
 800f596:	46bd      	mov	sp, r7
 800f598:	bd80      	pop	{r7, pc}

0800f59a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800f59a:	b580      	push	{r7, lr}
 800f59c:	b086      	sub	sp, #24
 800f59e:	af00      	add	r7, sp, #0
 800f5a0:	6078      	str	r0, [r7, #4]
 800f5a2:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d101      	bne.n	800f5ae <f_opendir+0x14>
 800f5aa:	2309      	movs	r3, #9
 800f5ac:	e074      	b.n	800f698 <f_opendir+0xfe>

	/* Get logical drive */
	obj = &dp->obj;
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800f5b2:	f107 0108 	add.w	r1, r7, #8
 800f5b6:	463b      	mov	r3, r7
 800f5b8:	2200      	movs	r2, #0
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	f7fe fdf6 	bl	800e1ac <find_volume>
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f5c4:	7dfb      	ldrb	r3, [r7, #23]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d15f      	bne.n	800f68a <f_opendir+0xf0>
		obj->fs = fs;
 800f5ca:	68ba      	ldr	r2, [r7, #8]
 800f5cc:	693b      	ldr	r3, [r7, #16]
 800f5ce:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800f5d0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f5d4:	f000 fb02 	bl	800fbdc <ff_memalloc>
 800f5d8:	60f8      	str	r0, [r7, #12]
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d101      	bne.n	800f5e4 <f_opendir+0x4a>
 800f5e0:	2311      	movs	r3, #17
 800f5e2:	e059      	b.n	800f698 <f_opendir+0xfe>
 800f5e4:	68bb      	ldr	r3, [r7, #8]
 800f5e6:	68fa      	ldr	r2, [r7, #12]
 800f5e8:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800f5ea:	683b      	ldr	r3, [r7, #0]
 800f5ec:	4619      	mov	r1, r3
 800f5ee:	6878      	ldr	r0, [r7, #4]
 800f5f0:	f7fe fcd0 	bl	800df94 <follow_path>
 800f5f4:	4603      	mov	r3, r0
 800f5f6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800f5f8:	7dfb      	ldrb	r3, [r7, #23]
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d13d      	bne.n	800f67a <f_opendir+0xe0>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f604:	b25b      	sxtb	r3, r3
 800f606:	2b00      	cmp	r3, #0
 800f608:	db12      	blt.n	800f630 <f_opendir+0x96>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800f60a:	693b      	ldr	r3, [r7, #16]
 800f60c:	799b      	ldrb	r3, [r3, #6]
 800f60e:	f003 0310 	and.w	r3, r3, #16
 800f612:	2b00      	cmp	r3, #0
 800f614:	d00a      	beq.n	800f62c <f_opendir+0x92>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800f616:	68ba      	ldr	r2, [r7, #8]
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	6a1b      	ldr	r3, [r3, #32]
 800f61c:	4619      	mov	r1, r3
 800f61e:	4610      	mov	r0, r2
 800f620:	f7fd fe2c 	bl	800d27c <ld_clust>
 800f624:	4602      	mov	r2, r0
 800f626:	693b      	ldr	r3, [r7, #16]
 800f628:	609a      	str	r2, [r3, #8]
 800f62a:	e001      	b.n	800f630 <f_opendir+0x96>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800f62c:	2305      	movs	r3, #5
 800f62e:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800f630:	7dfb      	ldrb	r3, [r7, #23]
 800f632:	2b00      	cmp	r3, #0
 800f634:	d121      	bne.n	800f67a <f_opendir+0xe0>
				obj->id = fs->id;
 800f636:	68bb      	ldr	r3, [r7, #8]
 800f638:	88da      	ldrh	r2, [r3, #6]
 800f63a:	693b      	ldr	r3, [r7, #16]
 800f63c:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800f63e:	2100      	movs	r1, #0
 800f640:	6878      	ldr	r0, [r7, #4]
 800f642:	f7fd fc94 	bl	800cf6e <dir_sdi>
 800f646:	4603      	mov	r3, r0
 800f648:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800f64a:	7dfb      	ldrb	r3, [r7, #23]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d114      	bne.n	800f67a <f_opendir+0xe0>
					if (obj->sclust) {
 800f650:	693b      	ldr	r3, [r7, #16]
 800f652:	689b      	ldr	r3, [r3, #8]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d00d      	beq.n	800f674 <f_opendir+0xda>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800f658:	2100      	movs	r1, #0
 800f65a:	6878      	ldr	r0, [r7, #4]
 800f65c:	f7fc ffd8 	bl	800c610 <inc_lock>
 800f660:	4602      	mov	r2, r0
 800f662:	693b      	ldr	r3, [r7, #16]
 800f664:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800f666:	693b      	ldr	r3, [r7, #16]
 800f668:	691b      	ldr	r3, [r3, #16]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d105      	bne.n	800f67a <f_opendir+0xe0>
 800f66e:	2312      	movs	r3, #18
 800f670:	75fb      	strb	r3, [r7, #23]
 800f672:	e002      	b.n	800f67a <f_opendir+0xe0>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800f674:	693b      	ldr	r3, [r7, #16]
 800f676:	2200      	movs	r2, #0
 800f678:	611a      	str	r2, [r3, #16]
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 800f67a:	68f8      	ldr	r0, [r7, #12]
 800f67c:	f000 faba 	bl	800fbf4 <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800f680:	7dfb      	ldrb	r3, [r7, #23]
 800f682:	2b04      	cmp	r3, #4
 800f684:	d101      	bne.n	800f68a <f_opendir+0xf0>
 800f686:	2305      	movs	r3, #5
 800f688:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800f68a:	7dfb      	ldrb	r3, [r7, #23]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d002      	beq.n	800f696 <f_opendir+0xfc>
 800f690:	693b      	ldr	r3, [r7, #16]
 800f692:	2200      	movs	r2, #0
 800f694:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f696:	7dfb      	ldrb	r3, [r7, #23]
}
 800f698:	4618      	mov	r0, r3
 800f69a:	3718      	adds	r7, #24
 800f69c:	46bd      	mov	sp, r7
 800f69e:	bd80      	pop	{r7, pc}

0800f6a0 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b0a0      	sub	sp, #128	@ 0x80
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800f6a8:	2300      	movs	r3, #0
 800f6aa:	67bb      	str	r3, [r7, #120]	@ 0x78
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800f6ac:	f107 0108 	add.w	r1, r7, #8
 800f6b0:	1d3b      	adds	r3, r7, #4
 800f6b2:	2202      	movs	r2, #2
 800f6b4:	4618      	mov	r0, r3
 800f6b6:	f7fe fd79 	bl	800e1ac <find_volume>
 800f6ba:	4603      	mov	r3, r0
 800f6bc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	dj.obj.fs = fs;
 800f6c0:	68bb      	ldr	r3, [r7, #8]
 800f6c2:	643b      	str	r3, [r7, #64]	@ 0x40
	if (res == FR_OK) {
 800f6c4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	f040 809e 	bne.w	800f80a <f_unlink+0x16a>
		INIT_NAMBUF(fs);
 800f6ce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f6d2:	f000 fa83 	bl	800fbdc <ff_memalloc>
 800f6d6:	6778      	str	r0, [r7, #116]	@ 0x74
 800f6d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d101      	bne.n	800f6e2 <f_unlink+0x42>
 800f6de:	2311      	movs	r3, #17
 800f6e0:	e095      	b.n	800f80e <f_unlink+0x16e>
 800f6e2:	68bb      	ldr	r3, [r7, #8]
 800f6e4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800f6e6:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);		/* Follow the file path */
 800f6e8:	687a      	ldr	r2, [r7, #4]
 800f6ea:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800f6ee:	4611      	mov	r1, r2
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f7fe fc4f 	bl	800df94 <follow_path>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800f6fc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800f700:	2b00      	cmp	r3, #0
 800f702:	d108      	bne.n	800f716 <f_unlink+0x76>
 800f704:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800f708:	2102      	movs	r1, #2
 800f70a:	4618      	mov	r0, r3
 800f70c:	f7fc ff02 	bl	800c514 <chk_lock>
 800f710:	4603      	mov	r3, r0
 800f712:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800f716:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d172      	bne.n	800f804 <f_unlink+0x164>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800f71e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800f722:	b25b      	sxtb	r3, r3
 800f724:	2b00      	cmp	r3, #0
 800f726:	da03      	bge.n	800f730 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800f728:	2306      	movs	r3, #6
 800f72a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800f72e:	e008      	b.n	800f742 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800f730:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800f734:	f003 0301 	and.w	r3, r3, #1
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d002      	beq.n	800f742 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800f73c:	2307      	movs	r3, #7
 800f73e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				}
			}
			if (res == FR_OK) {
 800f742:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800f746:	2b00      	cmp	r3, #0
 800f748:	d134      	bne.n	800f7b4 <f_unlink+0x114>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800f74a:	68bb      	ldr	r3, [r7, #8]
 800f74c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f74e:	4611      	mov	r1, r2
 800f750:	4618      	mov	r0, r3
 800f752:	f7fd fd93 	bl	800d27c <ld_clust>
 800f756:	67b8      	str	r0, [r7, #120]	@ 0x78
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800f758:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800f75c:	f003 0310 	and.w	r3, r3, #16
 800f760:	2b00      	cmp	r3, #0
 800f762:	d027      	beq.n	800f7b4 <f_unlink+0x114>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800f764:	68bb      	ldr	r3, [r7, #8]
 800f766:	60fb      	str	r3, [r7, #12]
						sdj.obj.sclust = dclst;
 800f768:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f76a:	617b      	str	r3, [r7, #20]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800f76c:	f107 030c 	add.w	r3, r7, #12
 800f770:	2100      	movs	r1, #0
 800f772:	4618      	mov	r0, r3
 800f774:	f7fd fbfb 	bl	800cf6e <dir_sdi>
 800f778:	4603      	mov	r3, r0
 800f77a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
						if (res == FR_OK) {
 800f77e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800f782:	2b00      	cmp	r3, #0
 800f784:	d116      	bne.n	800f7b4 <f_unlink+0x114>
							res = dir_read(&sdj, 0);			/* Read an item */
 800f786:	f107 030c 	add.w	r3, r7, #12
 800f78a:	2100      	movs	r1, #0
 800f78c:	4618      	mov	r0, r3
 800f78e:	f7fd ffa0 	bl	800d6d2 <dir_read>
 800f792:	4603      	mov	r3, r0
 800f794:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800f798:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d102      	bne.n	800f7a6 <f_unlink+0x106>
 800f7a0:	2307      	movs	r3, #7
 800f7a2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800f7a6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800f7aa:	2b04      	cmp	r3, #4
 800f7ac:	d102      	bne.n	800f7b4 <f_unlink+0x114>
 800f7ae:	2300      	movs	r3, #0
 800f7b0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
						}
					}
				}
			}
			if (res == FR_OK) {
 800f7b4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d123      	bne.n	800f804 <f_unlink+0x164>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800f7bc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f7fe f9e5 	bl	800db90 <dir_remove>
 800f7c6:	4603      	mov	r3, r0
 800f7c8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800f7cc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d10c      	bne.n	800f7ee <f_unlink+0x14e>
 800f7d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d009      	beq.n	800f7ee <f_unlink+0x14e>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800f7da:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800f7de:	2200      	movs	r2, #0
 800f7e0:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	f7fd fa92 	bl	800cd0c <remove_chain>
 800f7e8:	4603      	mov	r3, r0
 800f7ea:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800f7ee:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d106      	bne.n	800f804 <f_unlink+0x164>
 800f7f6:	68bb      	ldr	r3, [r7, #8]
 800f7f8:	4618      	mov	r0, r3
 800f7fa:	f7fd f869 	bl	800c8d0 <sync_fs>
 800f7fe:	4603      	mov	r3, r0
 800f800:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			}
		}
		FREE_NAMBUF();
 800f804:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800f806:	f000 f9f5 	bl	800fbf4 <ff_memfree>
	}

	LEAVE_FF(fs, res);
 800f80a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800f80e:	4618      	mov	r0, r3
 800f810:	3780      	adds	r7, #128	@ 0x80
 800f812:	46bd      	mov	sp, r7
 800f814:	bd80      	pop	{r7, pc}
	...

0800f818 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f818:	b480      	push	{r7}
 800f81a:	b087      	sub	sp, #28
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	60f8      	str	r0, [r7, #12]
 800f820:	60b9      	str	r1, [r7, #8]
 800f822:	4613      	mov	r3, r2
 800f824:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f826:	2301      	movs	r3, #1
 800f828:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f82a:	2300      	movs	r3, #0
 800f82c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f82e:	4b1f      	ldr	r3, [pc, #124]	@ (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f830:	7b9b      	ldrb	r3, [r3, #14]
 800f832:	b2db      	uxtb	r3, r3
 800f834:	2b01      	cmp	r3, #1
 800f836:	d831      	bhi.n	800f89c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f838:	4b1c      	ldr	r3, [pc, #112]	@ (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f83a:	7b9b      	ldrb	r3, [r3, #14]
 800f83c:	b2db      	uxtb	r3, r3
 800f83e:	461a      	mov	r2, r3
 800f840:	4b1a      	ldr	r3, [pc, #104]	@ (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f842:	2100      	movs	r1, #0
 800f844:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f846:	4b19      	ldr	r3, [pc, #100]	@ (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f848:	7b9b      	ldrb	r3, [r3, #14]
 800f84a:	b2db      	uxtb	r3, r3
 800f84c:	4a17      	ldr	r2, [pc, #92]	@ (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f84e:	009b      	lsls	r3, r3, #2
 800f850:	4413      	add	r3, r2
 800f852:	68fa      	ldr	r2, [r7, #12]
 800f854:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f856:	4b15      	ldr	r3, [pc, #84]	@ (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f858:	7b9b      	ldrb	r3, [r3, #14]
 800f85a:	b2db      	uxtb	r3, r3
 800f85c:	461a      	mov	r2, r3
 800f85e:	4b13      	ldr	r3, [pc, #76]	@ (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f860:	4413      	add	r3, r2
 800f862:	79fa      	ldrb	r2, [r7, #7]
 800f864:	731a      	strb	r2, [r3, #12]
    DiskNum = disk.nbr++;
 800f866:	4b11      	ldr	r3, [pc, #68]	@ (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f868:	7b9b      	ldrb	r3, [r3, #14]
 800f86a:	b2db      	uxtb	r3, r3
 800f86c:	1c5a      	adds	r2, r3, #1
 800f86e:	b2d1      	uxtb	r1, r2
 800f870:	4a0e      	ldr	r2, [pc, #56]	@ (800f8ac <FATFS_LinkDriverEx+0x94>)
 800f872:	7391      	strb	r1, [r2, #14]
 800f874:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f876:	7dbb      	ldrb	r3, [r7, #22]
 800f878:	3330      	adds	r3, #48	@ 0x30
 800f87a:	b2da      	uxtb	r2, r3
 800f87c:	68bb      	ldr	r3, [r7, #8]
 800f87e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f880:	68bb      	ldr	r3, [r7, #8]
 800f882:	3301      	adds	r3, #1
 800f884:	223a      	movs	r2, #58	@ 0x3a
 800f886:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	3302      	adds	r3, #2
 800f88c:	222f      	movs	r2, #47	@ 0x2f
 800f88e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f890:	68bb      	ldr	r3, [r7, #8]
 800f892:	3303      	adds	r3, #3
 800f894:	2200      	movs	r2, #0
 800f896:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f898:	2300      	movs	r3, #0
 800f89a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f89c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f89e:	4618      	mov	r0, r3
 800f8a0:	371c      	adds	r7, #28
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a8:	4770      	bx	lr
 800f8aa:	bf00      	nop
 800f8ac:	20004ad4 	.word	0x20004ad4

0800f8b0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b082      	sub	sp, #8
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
 800f8b8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	6839      	ldr	r1, [r7, #0]
 800f8be:	6878      	ldr	r0, [r7, #4]
 800f8c0:	f7ff ffaa 	bl	800f818 <FATFS_LinkDriverEx>
 800f8c4:	4603      	mov	r3, r0
}
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	3708      	adds	r7, #8
 800f8ca:	46bd      	mov	sp, r7
 800f8cc:	bd80      	pop	{r7, pc}

0800f8ce <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800f8ce:	b480      	push	{r7}
 800f8d0:	b083      	sub	sp, #12
 800f8d2:	af00      	add	r7, sp, #0
 800f8d4:	4603      	mov	r3, r0
 800f8d6:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800f8d8:	2300      	movs	r3, #0
}
 800f8da:	4618      	mov	r0, r3
 800f8dc:	370c      	adds	r7, #12
 800f8de:	46bd      	mov	sp, r7
 800f8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e4:	4770      	bx	lr
	...

0800f8e8 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	b084      	sub	sp, #16
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800f8f2:	2301      	movs	r3, #1
 800f8f4:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800f8f6:	79fb      	ldrb	r3, [r7, #7]
 800f8f8:	4619      	mov	r1, r3
 800f8fa:	4808      	ldr	r0, [pc, #32]	@ (800f91c <USBH_status+0x34>)
 800f8fc:	f000 ffcd 	bl	801089a <USBH_MSC_UnitIsReady>
 800f900:	4603      	mov	r3, r0
 800f902:	2b00      	cmp	r3, #0
 800f904:	d002      	beq.n	800f90c <USBH_status+0x24>
  {
    res = RES_OK;
 800f906:	2300      	movs	r3, #0
 800f908:	73fb      	strb	r3, [r7, #15]
 800f90a:	e001      	b.n	800f910 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800f90c:	2301      	movs	r3, #1
 800f90e:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800f910:	7bfb      	ldrb	r3, [r7, #15]
}
 800f912:	4618      	mov	r0, r3
 800f914:	3710      	adds	r7, #16
 800f916:	46bd      	mov	sp, r7
 800f918:	bd80      	pop	{r7, pc}
 800f91a:	bf00      	nop
 800f91c:	20000808 	.word	0x20000808

0800f920 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f920:	b580      	push	{r7, lr}
 800f922:	b094      	sub	sp, #80	@ 0x50
 800f924:	af02      	add	r7, sp, #8
 800f926:	60b9      	str	r1, [r7, #8]
 800f928:	607a      	str	r2, [r7, #4]
 800f92a:	603b      	str	r3, [r7, #0]
 800f92c:	4603      	mov	r3, r0
 800f92e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f930:	2301      	movs	r3, #1
 800f932:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef  status = USBH_OK;
 800f936:	2300      	movs	r3, #0
 800f938:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 800f93c:	68bb      	ldr	r3, [r7, #8]
 800f93e:	f003 0303 	and.w	r3, r3, #3
 800f942:	2b00      	cmp	r3, #0
 800f944:	d02d      	beq.n	800f9a2 <USBH_read+0x82>
 800f946:	4b30      	ldr	r3, [pc, #192]	@ (800fa08 <USBH_read+0xe8>)
 800f948:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 800f94c:	799b      	ldrb	r3, [r3, #6]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d027      	beq.n	800f9a2 <USBH_read+0x82>
  {
    while ((count--)&&(status == USBH_OK))
 800f952:	e01a      	b.n	800f98a <USBH_read+0x6a>
    {
      status = USBH_MSC_Read(&hUSB_Host, lun, sector + count, (uint8_t *)scratch, 1);
 800f954:	687a      	ldr	r2, [r7, #4]
 800f956:	683b      	ldr	r3, [r7, #0]
 800f958:	441a      	add	r2, r3
 800f95a:	7bf9      	ldrb	r1, [r7, #15]
 800f95c:	2301      	movs	r3, #1
 800f95e:	9300      	str	r3, [sp, #0]
 800f960:	4b2a      	ldr	r3, [pc, #168]	@ (800fa0c <USBH_read+0xec>)
 800f962:	4829      	ldr	r0, [pc, #164]	@ (800fa08 <USBH_read+0xe8>)
 800f964:	f000 ffed 	bl	8010942 <USBH_MSC_Read>
 800f968:	4603      	mov	r3, r0
 800f96a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

      if(status == USBH_OK)
 800f96e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800f972:	2b00      	cmp	r3, #0
 800f974:	d113      	bne.n	800f99e <USBH_read+0x7e>
      {
        memcpy (&buff[count * _MAX_SS] ,scratch, _MAX_SS);
 800f976:	683b      	ldr	r3, [r7, #0]
 800f978:	025b      	lsls	r3, r3, #9
 800f97a:	68ba      	ldr	r2, [r7, #8]
 800f97c:	4413      	add	r3, r2
 800f97e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f982:	4922      	ldr	r1, [pc, #136]	@ (800fa0c <USBH_read+0xec>)
 800f984:	4618      	mov	r0, r3
 800f986:	f005 fae7 	bl	8014f58 <memcpy>
    while ((count--)&&(status == USBH_OK))
 800f98a:	683b      	ldr	r3, [r7, #0]
 800f98c:	1e5a      	subs	r2, r3, #1
 800f98e:	603a      	str	r2, [r7, #0]
 800f990:	2b00      	cmp	r3, #0
 800f992:	d012      	beq.n	800f9ba <USBH_read+0x9a>
 800f994:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d0db      	beq.n	800f954 <USBH_read+0x34>
  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 800f99c:	e00d      	b.n	800f9ba <USBH_read+0x9a>
      }
      else
      {
        break;
 800f99e:	bf00      	nop
  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 800f9a0:	e00b      	b.n	800f9ba <USBH_read+0x9a>
      }
    }
  }
  else
  {
    status = USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count);
 800f9a2:	7bf9      	ldrb	r1, [r7, #15]
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	9300      	str	r3, [sp, #0]
 800f9a8:	68bb      	ldr	r3, [r7, #8]
 800f9aa:	687a      	ldr	r2, [r7, #4]
 800f9ac:	4816      	ldr	r0, [pc, #88]	@ (800fa08 <USBH_read+0xe8>)
 800f9ae:	f000 ffc8 	bl	8010942 <USBH_MSC_Read>
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800f9b8:	e000      	b.n	800f9bc <USBH_read+0x9c>
  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 800f9ba:	bf00      	nop
  }

  if(status == USBH_OK)
 800f9bc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d103      	bne.n	800f9cc <USBH_read+0xac>
  {
    res = RES_OK;
 800f9c4:	2300      	movs	r3, #0
 800f9c6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800f9ca:	e017      	b.n	800f9fc <USBH_read+0xdc>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800f9cc:	f107 0210 	add.w	r2, r7, #16
 800f9d0:	7bfb      	ldrb	r3, [r7, #15]
 800f9d2:	4619      	mov	r1, r3
 800f9d4:	480c      	ldr	r0, [pc, #48]	@ (800fa08 <USBH_read+0xe8>)
 800f9d6:	f000 ff8b 	bl	80108f0 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800f9da:	7f7b      	ldrb	r3, [r7, #29]
 800f9dc:	2b3a      	cmp	r3, #58	@ 0x3a
 800f9de:	d005      	beq.n	800f9ec <USBH_read+0xcc>
 800f9e0:	2b3a      	cmp	r3, #58	@ 0x3a
 800f9e2:	dc07      	bgt.n	800f9f4 <USBH_read+0xd4>
 800f9e4:	2b04      	cmp	r3, #4
 800f9e6:	d001      	beq.n	800f9ec <USBH_read+0xcc>
 800f9e8:	2b28      	cmp	r3, #40	@ 0x28
 800f9ea:	d103      	bne.n	800f9f4 <USBH_read+0xd4>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 800f9ec:	2303      	movs	r3, #3
 800f9ee:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800f9f2:	e003      	b.n	800f9fc <USBH_read+0xdc>

    default:
      res = RES_ERROR;
 800f9f4:	2301      	movs	r3, #1
 800f9f6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800f9fa:	bf00      	nop
    }
  }

  return res;
 800f9fc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800fa00:	4618      	mov	r0, r3
 800fa02:	3748      	adds	r7, #72	@ 0x48
 800fa04:	46bd      	mov	sp, r7
 800fa06:	bd80      	pop	{r7, pc}
 800fa08:	20000808 	.word	0x20000808
 800fa0c:	20004ae4 	.word	0x20004ae4

0800fa10 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800fa10:	b580      	push	{r7, lr}
 800fa12:	b094      	sub	sp, #80	@ 0x50
 800fa14:	af02      	add	r7, sp, #8
 800fa16:	60b9      	str	r1, [r7, #8]
 800fa18:	607a      	str	r2, [r7, #4]
 800fa1a:	603b      	str	r3, [r7, #0]
 800fa1c:	4603      	mov	r3, r0
 800fa1e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800fa20:	2301      	movs	r3, #1
 800fa22:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  MSC_LUNTypeDef info;
  USBH_StatusTypeDef  status = USBH_OK;
 800fa26:	2300      	movs	r3, #0
 800fa28:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 800fa2c:	68bb      	ldr	r3, [r7, #8]
 800fa2e:	f003 0303 	and.w	r3, r3, #3
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d029      	beq.n	800fa8a <USBH_write+0x7a>
 800fa36:	4b31      	ldr	r3, [pc, #196]	@ (800fafc <USBH_write+0xec>)
 800fa38:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 800fa3c:	799b      	ldrb	r3, [r3, #6]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d023      	beq.n	800fa8a <USBH_write+0x7a>
  {

    while (count--)
 800fa42:	e01a      	b.n	800fa7a <USBH_write+0x6a>
    {
      memcpy (scratch, &buff[count * _MAX_SS], _MAX_SS);
 800fa44:	683b      	ldr	r3, [r7, #0]
 800fa46:	025b      	lsls	r3, r3, #9
 800fa48:	68ba      	ldr	r2, [r7, #8]
 800fa4a:	4413      	add	r3, r2
 800fa4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fa50:	4619      	mov	r1, r3
 800fa52:	482b      	ldr	r0, [pc, #172]	@ (800fb00 <USBH_write+0xf0>)
 800fa54:	f005 fa80 	bl	8014f58 <memcpy>

      status = USBH_MSC_Write(&hUSB_Host, lun, sector + count, (BYTE *)scratch, 1) ;
 800fa58:	687a      	ldr	r2, [r7, #4]
 800fa5a:	683b      	ldr	r3, [r7, #0]
 800fa5c:	441a      	add	r2, r3
 800fa5e:	7bf9      	ldrb	r1, [r7, #15]
 800fa60:	2301      	movs	r3, #1
 800fa62:	9300      	str	r3, [sp, #0]
 800fa64:	4b26      	ldr	r3, [pc, #152]	@ (800fb00 <USBH_write+0xf0>)
 800fa66:	4825      	ldr	r0, [pc, #148]	@ (800fafc <USBH_write+0xec>)
 800fa68:	f000 ffcb 	bl	8010a02 <USBH_MSC_Write>
 800fa6c:	4603      	mov	r3, r0
 800fa6e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      if(status == USBH_FAIL)
 800fa72:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800fa76:	2b02      	cmp	r3, #2
 800fa78:	d005      	beq.n	800fa86 <USBH_write+0x76>
    while (count--)
 800fa7a:	683b      	ldr	r3, [r7, #0]
 800fa7c:	1e5a      	subs	r2, r3, #1
 800fa7e:	603a      	str	r2, [r7, #0]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d1df      	bne.n	800fa44 <USBH_write+0x34>
  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 800fa84:	e00c      	b.n	800faa0 <USBH_write+0x90>
      {
        break;
 800fa86:	bf00      	nop
  if (((DWORD)buff & 3) && (((HCD_HandleTypeDef *)hUSB_Host.pData)->Init.dma_enable))
 800fa88:	e00a      	b.n	800faa0 <USBH_write+0x90>
      }
    }
  }
  else
  {
    status = USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count);
 800fa8a:	7bf9      	ldrb	r1, [r7, #15]
 800fa8c:	683b      	ldr	r3, [r7, #0]
 800fa8e:	9300      	str	r3, [sp, #0]
 800fa90:	68bb      	ldr	r3, [r7, #8]
 800fa92:	687a      	ldr	r2, [r7, #4]
 800fa94:	4819      	ldr	r0, [pc, #100]	@ (800fafc <USBH_write+0xec>)
 800fa96:	f000 ffb4 	bl	8010a02 <USBH_MSC_Write>
 800fa9a:	4603      	mov	r3, r0
 800fa9c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  }

  if(status == USBH_OK)
 800faa0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d103      	bne.n	800fab0 <USBH_write+0xa0>
  {
    res = RES_OK;
 800faa8:	2300      	movs	r3, #0
 800faaa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800faae:	e01f      	b.n	800faf0 <USBH_write+0xe0>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800fab0:	f107 0210 	add.w	r2, r7, #16
 800fab4:	7bfb      	ldrb	r3, [r7, #15]
 800fab6:	4619      	mov	r1, r3
 800fab8:	4810      	ldr	r0, [pc, #64]	@ (800fafc <USBH_write+0xec>)
 800faba:	f000 ff19 	bl	80108f0 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800fabe:	7f7b      	ldrb	r3, [r7, #29]
 800fac0:	2b3a      	cmp	r3, #58	@ 0x3a
 800fac2:	d00d      	beq.n	800fae0 <USBH_write+0xd0>
 800fac4:	2b3a      	cmp	r3, #58	@ 0x3a
 800fac6:	dc0f      	bgt.n	800fae8 <USBH_write+0xd8>
 800fac8:	2b28      	cmp	r3, #40	@ 0x28
 800faca:	d009      	beq.n	800fae0 <USBH_write+0xd0>
 800facc:	2b28      	cmp	r3, #40	@ 0x28
 800face:	dc0b      	bgt.n	800fae8 <USBH_write+0xd8>
 800fad0:	2b04      	cmp	r3, #4
 800fad2:	d005      	beq.n	800fae0 <USBH_write+0xd0>
 800fad4:	2b27      	cmp	r3, #39	@ 0x27
 800fad6:	d107      	bne.n	800fae8 <USBH_write+0xd8>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800fad8:	2302      	movs	r3, #2
 800fada:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800fade:	e007      	b.n	800faf0 <USBH_write+0xe0>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 800fae0:	2303      	movs	r3, #3
 800fae2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800fae6:	e003      	b.n	800faf0 <USBH_write+0xe0>

    default:
      res = RES_ERROR;
 800fae8:	2301      	movs	r3, #1
 800faea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      break;
 800faee:	bf00      	nop
    }
  }

  return res;
 800faf0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800faf4:	4618      	mov	r0, r3
 800faf6:	3748      	adds	r7, #72	@ 0x48
 800faf8:	46bd      	mov	sp, r7
 800fafa:	bd80      	pop	{r7, pc}
 800fafc:	20000808 	.word	0x20000808
 800fb00:	20004ae4 	.word	0x20004ae4

0800fb04 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800fb04:	b580      	push	{r7, lr}
 800fb06:	b090      	sub	sp, #64	@ 0x40
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	4603      	mov	r3, r0
 800fb0c:	603a      	str	r2, [r7, #0]
 800fb0e:	71fb      	strb	r3, [r7, #7]
 800fb10:	460b      	mov	r3, r1
 800fb12:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800fb14:	2301      	movs	r3, #1
 800fb16:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800fb1a:	79bb      	ldrb	r3, [r7, #6]
 800fb1c:	2b03      	cmp	r3, #3
 800fb1e:	d852      	bhi.n	800fbc6 <USBH_ioctl+0xc2>
 800fb20:	a201      	add	r2, pc, #4	@ (adr r2, 800fb28 <USBH_ioctl+0x24>)
 800fb22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb26:	bf00      	nop
 800fb28:	0800fb39 	.word	0x0800fb39
 800fb2c:	0800fb41 	.word	0x0800fb41
 800fb30:	0800fb6b 	.word	0x0800fb6b
 800fb34:	0800fb97 	.word	0x0800fb97
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800fb38:	2300      	movs	r3, #0
 800fb3a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 800fb3e:	e045      	b.n	800fbcc <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800fb40:	f107 0208 	add.w	r2, r7, #8
 800fb44:	79fb      	ldrb	r3, [r7, #7]
 800fb46:	4619      	mov	r1, r3
 800fb48:	4823      	ldr	r0, [pc, #140]	@ (800fbd8 <USBH_ioctl+0xd4>)
 800fb4a:	f000 fed1 	bl	80108f0 <USBH_MSC_GetLUNInfo>
 800fb4e:	4603      	mov	r3, r0
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d106      	bne.n	800fb62 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800fb54:	68fa      	ldr	r2, [r7, #12]
 800fb56:	683b      	ldr	r3, [r7, #0]
 800fb58:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800fb60:	e034      	b.n	800fbcc <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800fb62:	2301      	movs	r3, #1
 800fb64:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 800fb68:	e030      	b.n	800fbcc <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800fb6a:	f107 0208 	add.w	r2, r7, #8
 800fb6e:	79fb      	ldrb	r3, [r7, #7]
 800fb70:	4619      	mov	r1, r3
 800fb72:	4819      	ldr	r0, [pc, #100]	@ (800fbd8 <USBH_ioctl+0xd4>)
 800fb74:	f000 febc 	bl	80108f0 <USBH_MSC_GetLUNInfo>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d107      	bne.n	800fb8e <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800fb7e:	8a3b      	ldrh	r3, [r7, #16]
 800fb80:	461a      	mov	r2, r3
 800fb82:	683b      	ldr	r3, [r7, #0]
 800fb84:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800fb86:	2300      	movs	r3, #0
 800fb88:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800fb8c:	e01e      	b.n	800fbcc <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800fb8e:	2301      	movs	r3, #1
 800fb90:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 800fb94:	e01a      	b.n	800fbcc <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800fb96:	f107 0208 	add.w	r2, r7, #8
 800fb9a:	79fb      	ldrb	r3, [r7, #7]
 800fb9c:	4619      	mov	r1, r3
 800fb9e:	480e      	ldr	r0, [pc, #56]	@ (800fbd8 <USBH_ioctl+0xd4>)
 800fba0:	f000 fea6 	bl	80108f0 <USBH_MSC_GetLUNInfo>
 800fba4:	4603      	mov	r3, r0
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d109      	bne.n	800fbbe <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800fbaa:	8a3b      	ldrh	r3, [r7, #16]
 800fbac:	0a5b      	lsrs	r3, r3, #9
 800fbae:	b29b      	uxth	r3, r3
 800fbb0:	461a      	mov	r2, r3
 800fbb2:	683b      	ldr	r3, [r7, #0]
 800fbb4:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800fbbc:	e006      	b.n	800fbcc <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800fbbe:	2301      	movs	r3, #1
 800fbc0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    break;
 800fbc4:	e002      	b.n	800fbcc <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800fbc6:	2304      	movs	r3, #4
 800fbc8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return res;
 800fbcc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	3740      	adds	r7, #64	@ 0x40
 800fbd4:	46bd      	mov	sp, r7
 800fbd6:	bd80      	pop	{r7, pc}
 800fbd8:	20000808 	.word	0x20000808

0800fbdc <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800fbdc:	b580      	push	{r7, lr}
 800fbde:	b082      	sub	sp, #8
 800fbe0:	af00      	add	r7, sp, #0
 800fbe2:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800fbe4:	6878      	ldr	r0, [r7, #4]
 800fbe6:	f005 f8b5 	bl	8014d54 <malloc>
 800fbea:	4603      	mov	r3, r0
}
 800fbec:	4618      	mov	r0, r3
 800fbee:	3708      	adds	r7, #8
 800fbf0:	46bd      	mov	sp, r7
 800fbf2:	bd80      	pop	{r7, pc}

0800fbf4 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800fbf4:	b580      	push	{r7, lr}
 800fbf6:	b082      	sub	sp, #8
 800fbf8:	af00      	add	r7, sp, #0
 800fbfa:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800fbfc:	6878      	ldr	r0, [r7, #4]
 800fbfe:	f005 f8b1 	bl	8014d64 <free>
}
 800fc02:	bf00      	nop
 800fc04:	3708      	adds	r7, #8
 800fc06:	46bd      	mov	sp, r7
 800fc08:	bd80      	pop	{r7, pc}
	...

0800fc0c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800fc0c:	b480      	push	{r7}
 800fc0e:	b085      	sub	sp, #20
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	4603      	mov	r3, r0
 800fc14:	6039      	str	r1, [r7, #0]
 800fc16:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800fc18:	88fb      	ldrh	r3, [r7, #6]
 800fc1a:	2b7f      	cmp	r3, #127	@ 0x7f
 800fc1c:	d802      	bhi.n	800fc24 <ff_convert+0x18>
		c = chr;
 800fc1e:	88fb      	ldrh	r3, [r7, #6]
 800fc20:	81fb      	strh	r3, [r7, #14]
 800fc22:	e025      	b.n	800fc70 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800fc24:	683b      	ldr	r3, [r7, #0]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d00b      	beq.n	800fc42 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800fc2a:	88fb      	ldrh	r3, [r7, #6]
 800fc2c:	2bff      	cmp	r3, #255	@ 0xff
 800fc2e:	d805      	bhi.n	800fc3c <ff_convert+0x30>
 800fc30:	88fb      	ldrh	r3, [r7, #6]
 800fc32:	3b80      	subs	r3, #128	@ 0x80
 800fc34:	4a12      	ldr	r2, [pc, #72]	@ (800fc80 <ff_convert+0x74>)
 800fc36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fc3a:	e000      	b.n	800fc3e <ff_convert+0x32>
 800fc3c:	2300      	movs	r3, #0
 800fc3e:	81fb      	strh	r3, [r7, #14]
 800fc40:	e016      	b.n	800fc70 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800fc42:	2300      	movs	r3, #0
 800fc44:	81fb      	strh	r3, [r7, #14]
 800fc46:	e009      	b.n	800fc5c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800fc48:	89fb      	ldrh	r3, [r7, #14]
 800fc4a:	4a0d      	ldr	r2, [pc, #52]	@ (800fc80 <ff_convert+0x74>)
 800fc4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fc50:	88fa      	ldrh	r2, [r7, #6]
 800fc52:	429a      	cmp	r2, r3
 800fc54:	d006      	beq.n	800fc64 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800fc56:	89fb      	ldrh	r3, [r7, #14]
 800fc58:	3301      	adds	r3, #1
 800fc5a:	81fb      	strh	r3, [r7, #14]
 800fc5c:	89fb      	ldrh	r3, [r7, #14]
 800fc5e:	2b7f      	cmp	r3, #127	@ 0x7f
 800fc60:	d9f2      	bls.n	800fc48 <ff_convert+0x3c>
 800fc62:	e000      	b.n	800fc66 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800fc64:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800fc66:	89fb      	ldrh	r3, [r7, #14]
 800fc68:	3380      	adds	r3, #128	@ 0x80
 800fc6a:	b29b      	uxth	r3, r3
 800fc6c:	b2db      	uxtb	r3, r3
 800fc6e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800fc70:	89fb      	ldrh	r3, [r7, #14]
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	3714      	adds	r7, #20
 800fc76:	46bd      	mov	sp, r7
 800fc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7c:	4770      	bx	lr
 800fc7e:	bf00      	nop
 800fc80:	080159a0 	.word	0x080159a0

0800fc84 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800fc84:	b480      	push	{r7}
 800fc86:	b087      	sub	sp, #28
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	4603      	mov	r3, r0
 800fc8c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800fc8e:	88fb      	ldrh	r3, [r7, #6]
 800fc90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fc94:	d201      	bcs.n	800fc9a <ff_wtoupper+0x16>
 800fc96:	4b3e      	ldr	r3, [pc, #248]	@ (800fd90 <ff_wtoupper+0x10c>)
 800fc98:	e000      	b.n	800fc9c <ff_wtoupper+0x18>
 800fc9a:	4b3e      	ldr	r3, [pc, #248]	@ (800fd94 <ff_wtoupper+0x110>)
 800fc9c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800fc9e:	697b      	ldr	r3, [r7, #20]
 800fca0:	1c9a      	adds	r2, r3, #2
 800fca2:	617a      	str	r2, [r7, #20]
 800fca4:	881b      	ldrh	r3, [r3, #0]
 800fca6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800fca8:	8a7b      	ldrh	r3, [r7, #18]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d068      	beq.n	800fd80 <ff_wtoupper+0xfc>
 800fcae:	88fa      	ldrh	r2, [r7, #6]
 800fcb0:	8a7b      	ldrh	r3, [r7, #18]
 800fcb2:	429a      	cmp	r2, r3
 800fcb4:	d364      	bcc.n	800fd80 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800fcb6:	697b      	ldr	r3, [r7, #20]
 800fcb8:	1c9a      	adds	r2, r3, #2
 800fcba:	617a      	str	r2, [r7, #20]
 800fcbc:	881b      	ldrh	r3, [r3, #0]
 800fcbe:	823b      	strh	r3, [r7, #16]
 800fcc0:	8a3b      	ldrh	r3, [r7, #16]
 800fcc2:	0a1b      	lsrs	r3, r3, #8
 800fcc4:	81fb      	strh	r3, [r7, #14]
 800fcc6:	8a3b      	ldrh	r3, [r7, #16]
 800fcc8:	b2db      	uxtb	r3, r3
 800fcca:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800fccc:	88fa      	ldrh	r2, [r7, #6]
 800fcce:	8a79      	ldrh	r1, [r7, #18]
 800fcd0:	8a3b      	ldrh	r3, [r7, #16]
 800fcd2:	440b      	add	r3, r1
 800fcd4:	429a      	cmp	r2, r3
 800fcd6:	da49      	bge.n	800fd6c <ff_wtoupper+0xe8>
			switch (cmd) {
 800fcd8:	89fb      	ldrh	r3, [r7, #14]
 800fcda:	2b08      	cmp	r3, #8
 800fcdc:	d84f      	bhi.n	800fd7e <ff_wtoupper+0xfa>
 800fcde:	a201      	add	r2, pc, #4	@ (adr r2, 800fce4 <ff_wtoupper+0x60>)
 800fce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fce4:	0800fd09 	.word	0x0800fd09
 800fce8:	0800fd1b 	.word	0x0800fd1b
 800fcec:	0800fd31 	.word	0x0800fd31
 800fcf0:	0800fd39 	.word	0x0800fd39
 800fcf4:	0800fd41 	.word	0x0800fd41
 800fcf8:	0800fd49 	.word	0x0800fd49
 800fcfc:	0800fd51 	.word	0x0800fd51
 800fd00:	0800fd59 	.word	0x0800fd59
 800fd04:	0800fd61 	.word	0x0800fd61
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800fd08:	88fa      	ldrh	r2, [r7, #6]
 800fd0a:	8a7b      	ldrh	r3, [r7, #18]
 800fd0c:	1ad3      	subs	r3, r2, r3
 800fd0e:	005b      	lsls	r3, r3, #1
 800fd10:	697a      	ldr	r2, [r7, #20]
 800fd12:	4413      	add	r3, r2
 800fd14:	881b      	ldrh	r3, [r3, #0]
 800fd16:	80fb      	strh	r3, [r7, #6]
 800fd18:	e027      	b.n	800fd6a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800fd1a:	88fa      	ldrh	r2, [r7, #6]
 800fd1c:	8a7b      	ldrh	r3, [r7, #18]
 800fd1e:	1ad3      	subs	r3, r2, r3
 800fd20:	b29b      	uxth	r3, r3
 800fd22:	f003 0301 	and.w	r3, r3, #1
 800fd26:	b29b      	uxth	r3, r3
 800fd28:	88fa      	ldrh	r2, [r7, #6]
 800fd2a:	1ad3      	subs	r3, r2, r3
 800fd2c:	80fb      	strh	r3, [r7, #6]
 800fd2e:	e01c      	b.n	800fd6a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800fd30:	88fb      	ldrh	r3, [r7, #6]
 800fd32:	3b10      	subs	r3, #16
 800fd34:	80fb      	strh	r3, [r7, #6]
 800fd36:	e018      	b.n	800fd6a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800fd38:	88fb      	ldrh	r3, [r7, #6]
 800fd3a:	3b20      	subs	r3, #32
 800fd3c:	80fb      	strh	r3, [r7, #6]
 800fd3e:	e014      	b.n	800fd6a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800fd40:	88fb      	ldrh	r3, [r7, #6]
 800fd42:	3b30      	subs	r3, #48	@ 0x30
 800fd44:	80fb      	strh	r3, [r7, #6]
 800fd46:	e010      	b.n	800fd6a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800fd48:	88fb      	ldrh	r3, [r7, #6]
 800fd4a:	3b1a      	subs	r3, #26
 800fd4c:	80fb      	strh	r3, [r7, #6]
 800fd4e:	e00c      	b.n	800fd6a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800fd50:	88fb      	ldrh	r3, [r7, #6]
 800fd52:	3308      	adds	r3, #8
 800fd54:	80fb      	strh	r3, [r7, #6]
 800fd56:	e008      	b.n	800fd6a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800fd58:	88fb      	ldrh	r3, [r7, #6]
 800fd5a:	3b50      	subs	r3, #80	@ 0x50
 800fd5c:	80fb      	strh	r3, [r7, #6]
 800fd5e:	e004      	b.n	800fd6a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800fd60:	88fb      	ldrh	r3, [r7, #6]
 800fd62:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800fd66:	80fb      	strh	r3, [r7, #6]
 800fd68:	bf00      	nop
			}
			break;
 800fd6a:	e008      	b.n	800fd7e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800fd6c:	89fb      	ldrh	r3, [r7, #14]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d195      	bne.n	800fc9e <ff_wtoupper+0x1a>
 800fd72:	8a3b      	ldrh	r3, [r7, #16]
 800fd74:	005b      	lsls	r3, r3, #1
 800fd76:	697a      	ldr	r2, [r7, #20]
 800fd78:	4413      	add	r3, r2
 800fd7a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800fd7c:	e78f      	b.n	800fc9e <ff_wtoupper+0x1a>
			break;
 800fd7e:	bf00      	nop
	}

	return chr;
 800fd80:	88fb      	ldrh	r3, [r7, #6]
}
 800fd82:	4618      	mov	r0, r3
 800fd84:	371c      	adds	r7, #28
 800fd86:	46bd      	mov	sp, r7
 800fd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8c:	4770      	bx	lr
 800fd8e:	bf00      	nop
 800fd90:	08015aa0 	.word	0x08015aa0
 800fd94:	08015c94 	.word	0x08015c94

0800fd98 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800fd98:	b590      	push	{r4, r7, lr}
 800fd9a:	b089      	sub	sp, #36	@ 0x24
 800fd9c:	af04      	add	r7, sp, #16
 800fd9e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 800fda6:	7919      	ldrb	r1, [r3, #4]
 800fda8:	2350      	movs	r3, #80	@ 0x50
 800fdaa:	2206      	movs	r2, #6
 800fdac:	6878      	ldr	r0, [r7, #4]
 800fdae:	f001 fcda 	bl	8011766 <USBH_FindInterface>
 800fdb2:	4603      	mov	r3, r0
 800fdb4:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800fdb6:	7bfb      	ldrb	r3, [r7, #15]
 800fdb8:	2bff      	cmp	r3, #255	@ 0xff
 800fdba:	d002      	beq.n	800fdc2 <USBH_MSC_InterfaceInit+0x2a>
 800fdbc:	7bfb      	ldrb	r3, [r7, #15]
 800fdbe:	2b09      	cmp	r3, #9
 800fdc0:	d901      	bls.n	800fdc6 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800fdc2:	2302      	movs	r3, #2
 800fdc4:	e106      	b.n	800ffd4 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800fdc6:	7bfb      	ldrb	r3, [r7, #15]
 800fdc8:	4619      	mov	r1, r3
 800fdca:	6878      	ldr	r0, [r7, #4]
 800fdcc:	f001 fcaf 	bl	801172e <USBH_SelectInterface>
 800fdd0:	4603      	mov	r3, r0
 800fdd2:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800fdd4:	7bbb      	ldrb	r3, [r7, #14]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d001      	beq.n	800fdde <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 800fdda:	2302      	movs	r3, #2
 800fddc:	e0fa      	b.n	800ffd4 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	f8d3 454c 	ldr.w	r4, [r3, #1356]	@ 0x54c
 800fde4:	f44f 7082 	mov.w	r0, #260	@ 0x104
 800fde8:	f004 ffb4 	bl	8014d54 <malloc>
 800fdec:	4603      	mov	r3, r0
 800fdee:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 800fdf6:	69db      	ldr	r3, [r3, #28]
 800fdf8:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800fdfa:	68bb      	ldr	r3, [r7, #8]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d101      	bne.n	800fe04 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 800fe00:	2302      	movs	r3, #2
 800fe02:	e0e7      	b.n	800ffd4 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800fe04:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800fe08:	2100      	movs	r1, #0
 800fe0a:	68b8      	ldr	r0, [r7, #8]
 800fe0c:	f005 f860 	bl	8014ed0 <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800fe10:	7bfb      	ldrb	r3, [r7, #15]
 800fe12:	687a      	ldr	r2, [r7, #4]
 800fe14:	211a      	movs	r1, #26
 800fe16:	fb01 f303 	mul.w	r3, r1, r3
 800fe1a:	4413      	add	r3, r2
 800fe1c:	f203 434e 	addw	r3, r3, #1102	@ 0x44e
 800fe20:	781b      	ldrb	r3, [r3, #0]
 800fe22:	b25b      	sxtb	r3, r3
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	da16      	bge.n	800fe56 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800fe28:	7bfb      	ldrb	r3, [r7, #15]
 800fe2a:	687a      	ldr	r2, [r7, #4]
 800fe2c:	211a      	movs	r1, #26
 800fe2e:	fb01 f303 	mul.w	r3, r1, r3
 800fe32:	4413      	add	r3, r2
 800fe34:	f203 434e 	addw	r3, r3, #1102	@ 0x44e
 800fe38:	781a      	ldrb	r2, [r3, #0]
 800fe3a:	68bb      	ldr	r3, [r7, #8]
 800fe3c:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800fe3e:	7bfb      	ldrb	r3, [r7, #15]
 800fe40:	687a      	ldr	r2, [r7, #4]
 800fe42:	211a      	movs	r1, #26
 800fe44:	fb01 f303 	mul.w	r3, r1, r3
 800fe48:	4413      	add	r3, r2
 800fe4a:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800fe4e:	881a      	ldrh	r2, [r3, #0]
 800fe50:	68bb      	ldr	r3, [r7, #8]
 800fe52:	815a      	strh	r2, [r3, #10]
 800fe54:	e015      	b.n	800fe82 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800fe56:	7bfb      	ldrb	r3, [r7, #15]
 800fe58:	687a      	ldr	r2, [r7, #4]
 800fe5a:	211a      	movs	r1, #26
 800fe5c:	fb01 f303 	mul.w	r3, r1, r3
 800fe60:	4413      	add	r3, r2
 800fe62:	f203 434e 	addw	r3, r3, #1102	@ 0x44e
 800fe66:	781a      	ldrb	r2, [r3, #0]
 800fe68:	68bb      	ldr	r3, [r7, #8]
 800fe6a:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800fe6c:	7bfb      	ldrb	r3, [r7, #15]
 800fe6e:	687a      	ldr	r2, [r7, #4]
 800fe70:	211a      	movs	r1, #26
 800fe72:	fb01 f303 	mul.w	r3, r1, r3
 800fe76:	4413      	add	r3, r2
 800fe78:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800fe7c:	881a      	ldrh	r2, [r3, #0]
 800fe7e:	68bb      	ldr	r3, [r7, #8]
 800fe80:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800fe82:	7bfb      	ldrb	r3, [r7, #15]
 800fe84:	687a      	ldr	r2, [r7, #4]
 800fe86:	211a      	movs	r1, #26
 800fe88:	fb01 f303 	mul.w	r3, r1, r3
 800fe8c:	4413      	add	r3, r2
 800fe8e:	f203 4356 	addw	r3, r3, #1110	@ 0x456
 800fe92:	781b      	ldrb	r3, [r3, #0]
 800fe94:	b25b      	sxtb	r3, r3
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	da16      	bge.n	800fec8 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800fe9a:	7bfb      	ldrb	r3, [r7, #15]
 800fe9c:	687a      	ldr	r2, [r7, #4]
 800fe9e:	211a      	movs	r1, #26
 800fea0:	fb01 f303 	mul.w	r3, r1, r3
 800fea4:	4413      	add	r3, r2
 800fea6:	f203 4356 	addw	r3, r3, #1110	@ 0x456
 800feaa:	781a      	ldrb	r2, [r3, #0]
 800feac:	68bb      	ldr	r3, [r7, #8]
 800feae:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800feb0:	7bfb      	ldrb	r3, [r7, #15]
 800feb2:	687a      	ldr	r2, [r7, #4]
 800feb4:	211a      	movs	r1, #26
 800feb6:	fb01 f303 	mul.w	r3, r1, r3
 800feba:	4413      	add	r3, r2
 800febc:	f503 638b 	add.w	r3, r3, #1112	@ 0x458
 800fec0:	881a      	ldrh	r2, [r3, #0]
 800fec2:	68bb      	ldr	r3, [r7, #8]
 800fec4:	815a      	strh	r2, [r3, #10]
 800fec6:	e015      	b.n	800fef4 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800fec8:	7bfb      	ldrb	r3, [r7, #15]
 800feca:	687a      	ldr	r2, [r7, #4]
 800fecc:	211a      	movs	r1, #26
 800fece:	fb01 f303 	mul.w	r3, r1, r3
 800fed2:	4413      	add	r3, r2
 800fed4:	f203 4356 	addw	r3, r3, #1110	@ 0x456
 800fed8:	781a      	ldrb	r2, [r3, #0]
 800feda:	68bb      	ldr	r3, [r7, #8]
 800fedc:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800fede:	7bfb      	ldrb	r3, [r7, #15]
 800fee0:	687a      	ldr	r2, [r7, #4]
 800fee2:	211a      	movs	r1, #26
 800fee4:	fb01 f303 	mul.w	r3, r1, r3
 800fee8:	4413      	add	r3, r2
 800feea:	f503 638b 	add.w	r3, r3, #1112	@ 0x458
 800feee:	881a      	ldrh	r2, [r3, #0]
 800fef0:	68bb      	ldr	r3, [r7, #8]
 800fef2:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800fef4:	68bb      	ldr	r3, [r7, #8]
 800fef6:	2200      	movs	r2, #0
 800fef8:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800fefa:	68bb      	ldr	r3, [r7, #8]
 800fefc:	2200      	movs	r2, #0
 800fefe:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800ff00:	68bb      	ldr	r3, [r7, #8]
 800ff02:	2200      	movs	r2, #0
 800ff04:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800ff06:	68bb      	ldr	r3, [r7, #8]
 800ff08:	799b      	ldrb	r3, [r3, #6]
 800ff0a:	4619      	mov	r1, r3
 800ff0c:	6878      	ldr	r0, [r7, #4]
 800ff0e:	f002 ffba 	bl	8012e86 <USBH_AllocPipe>
 800ff12:	4603      	mov	r3, r0
 800ff14:	461a      	mov	r2, r3
 800ff16:	68bb      	ldr	r3, [r7, #8]
 800ff18:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800ff1a:	68bb      	ldr	r3, [r7, #8]
 800ff1c:	79db      	ldrb	r3, [r3, #7]
 800ff1e:	4619      	mov	r1, r3
 800ff20:	6878      	ldr	r0, [r7, #4]
 800ff22:	f002 ffb0 	bl	8012e86 <USBH_AllocPipe>
 800ff26:	4603      	mov	r3, r0
 800ff28:	461a      	mov	r2, r3
 800ff2a:	68bb      	ldr	r3, [r7, #8]
 800ff2c:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 800ff2e:	6878      	ldr	r0, [r7, #4]
 800ff30:	f000 fe02 	bl	8010b38 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 800ff34:	68bb      	ldr	r3, [r7, #8]
 800ff36:	799b      	ldrb	r3, [r3, #6]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d01e      	beq.n	800ff7a <USBH_MSC_InterfaceInit+0x1e2>
 800ff3c:	68bb      	ldr	r3, [r7, #8]
 800ff3e:	891b      	ldrh	r3, [r3, #8]
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d01a      	beq.n	800ff7a <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800ff44:	68bb      	ldr	r3, [r7, #8]
 800ff46:	7959      	ldrb	r1, [r3, #5]
 800ff48:	68bb      	ldr	r3, [r7, #8]
 800ff4a:	7998      	ldrb	r0, [r3, #6]
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	f893 441c 	ldrb.w	r4, [r3, #1052]	@ 0x41c
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 800ff58:	68ba      	ldr	r2, [r7, #8]
 800ff5a:	8912      	ldrh	r2, [r2, #8]
 800ff5c:	9202      	str	r2, [sp, #8]
 800ff5e:	2202      	movs	r2, #2
 800ff60:	9201      	str	r2, [sp, #4]
 800ff62:	9300      	str	r3, [sp, #0]
 800ff64:	4623      	mov	r3, r4
 800ff66:	4602      	mov	r2, r0
 800ff68:	6878      	ldr	r0, [r7, #4]
 800ff6a:	f002 ff5d 	bl	8012e28 <USBH_OpenPipe>
 800ff6e:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 800ff70:	68bb      	ldr	r3, [r7, #8]
 800ff72:	79db      	ldrb	r3, [r3, #7]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d02c      	beq.n	800ffd2 <USBH_MSC_InterfaceInit+0x23a>
 800ff78:	e001      	b.n	800ff7e <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 800ff7a:	2303      	movs	r3, #3
 800ff7c:	e02a      	b.n	800ffd4 <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 800ff7e:	68bb      	ldr	r3, [r7, #8]
 800ff80:	895b      	ldrh	r3, [r3, #10]
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d025      	beq.n	800ffd2 <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800ff86:	68bb      	ldr	r3, [r7, #8]
 800ff88:	7919      	ldrb	r1, [r3, #4]
 800ff8a:	68bb      	ldr	r3, [r7, #8]
 800ff8c:	79d8      	ldrb	r0, [r3, #7]
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	f893 441c 	ldrb.w	r4, [r3, #1052]	@ 0x41c
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 800ff9a:	68ba      	ldr	r2, [r7, #8]
 800ff9c:	8952      	ldrh	r2, [r2, #10]
 800ff9e:	9202      	str	r2, [sp, #8]
 800ffa0:	2202      	movs	r2, #2
 800ffa2:	9201      	str	r2, [sp, #4]
 800ffa4:	9300      	str	r3, [sp, #0]
 800ffa6:	4623      	mov	r3, r4
 800ffa8:	4602      	mov	r2, r0
 800ffaa:	6878      	ldr	r0, [r7, #4]
 800ffac:	f002 ff3c 	bl	8012e28 <USBH_OpenPipe>
 800ffb0:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800ffb2:	68bb      	ldr	r3, [r7, #8]
 800ffb4:	791b      	ldrb	r3, [r3, #4]
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	4619      	mov	r1, r3
 800ffba:	6878      	ldr	r0, [r7, #4]
 800ffbc:	f7f0 fff0 	bl	8000fa0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800ffc0:	68bb      	ldr	r3, [r7, #8]
 800ffc2:	795b      	ldrb	r3, [r3, #5]
 800ffc4:	2200      	movs	r2, #0
 800ffc6:	4619      	mov	r1, r3
 800ffc8:	6878      	ldr	r0, [r7, #4]
 800ffca:	f7f0 ffe9 	bl	8000fa0 <USBH_LL_SetToggle>

  return USBH_OK;
 800ffce:	2300      	movs	r3, #0
 800ffd0:	e000      	b.n	800ffd4 <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 800ffd2:	2303      	movs	r3, #3
}
 800ffd4:	4618      	mov	r0, r3
 800ffd6:	3714      	adds	r7, #20
 800ffd8:	46bd      	mov	sp, r7
 800ffda:	bd90      	pop	{r4, r7, pc}

0800ffdc <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	b084      	sub	sp, #16
 800ffe0:	af00      	add	r7, sp, #0
 800ffe2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 800ffea:	69db      	ldr	r3, [r3, #28]
 800ffec:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	795b      	ldrb	r3, [r3, #5]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d00e      	beq.n	8010014 <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	795b      	ldrb	r3, [r3, #5]
 800fffa:	4619      	mov	r1, r3
 800fffc:	6878      	ldr	r0, [r7, #4]
 800fffe:	f002 ff32 	bl	8012e66 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	795b      	ldrb	r3, [r3, #5]
 8010006:	4619      	mov	r1, r3
 8010008:	6878      	ldr	r0, [r7, #4]
 801000a:	f002 ff5e 	bl	8012eca <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	2200      	movs	r2, #0
 8010012:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	791b      	ldrb	r3, [r3, #4]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d00e      	beq.n	801003a <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	791b      	ldrb	r3, [r3, #4]
 8010020:	4619      	mov	r1, r3
 8010022:	6878      	ldr	r0, [r7, #4]
 8010024:	f002 ff1f 	bl	8012e66 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	791b      	ldrb	r3, [r3, #4]
 801002c:	4619      	mov	r1, r3
 801002e:	6878      	ldr	r0, [r7, #4]
 8010030:	f002 ff4b 	bl	8012eca <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	2200      	movs	r2, #0
 8010038:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8010040:	69db      	ldr	r3, [r3, #28]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d00b      	beq.n	801005e <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 801004c:	69db      	ldr	r3, [r3, #28]
 801004e:	4618      	mov	r0, r3
 8010050:	f004 fe88 	bl	8014d64 <free>
    phost->pActiveClass->pData = 0U;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 801005a:	2200      	movs	r2, #0
 801005c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 801005e:	2300      	movs	r3, #0
}
 8010060:	4618      	mov	r0, r3
 8010062:	3710      	adds	r7, #16
 8010064:	46bd      	mov	sp, r7
 8010066:	bd80      	pop	{r7, pc}

08010068 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8010068:	b580      	push	{r7, lr}
 801006a:	b084      	sub	sp, #16
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8010076:	69db      	ldr	r3, [r3, #28]
 8010078:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 801007a:	2301      	movs	r3, #1
 801007c:	73fb      	strb	r3, [r7, #15]
  uint8_t lun_idx;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 801007e:	68bb      	ldr	r3, [r7, #8]
 8010080:	7b9b      	ldrb	r3, [r3, #14]
 8010082:	2b03      	cmp	r3, #3
 8010084:	d041      	beq.n	801010a <USBH_MSC_ClassRequest+0xa2>
 8010086:	2b03      	cmp	r3, #3
 8010088:	dc4b      	bgt.n	8010122 <USBH_MSC_ClassRequest+0xba>
 801008a:	2b00      	cmp	r3, #0
 801008c:	d001      	beq.n	8010092 <USBH_MSC_ClassRequest+0x2a>
 801008e:	2b02      	cmp	r3, #2
 8010090:	d147      	bne.n	8010122 <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:

      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8010092:	68bb      	ldr	r3, [r7, #8]
 8010094:	4619      	mov	r1, r3
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f000 fd30 	bl	8010afc <USBH_MSC_BOT_REQ_GetMaxLUN>
 801009c:	4603      	mov	r3, r0
 801009e:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 80100a0:	7bfb      	ldrb	r3, [r7, #15]
 80100a2:	2b03      	cmp	r3, #3
 80100a4:	d104      	bne.n	80100b0 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 80100a6:	68bb      	ldr	r3, [r7, #8]
 80100a8:	2200      	movs	r2, #0
 80100aa:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 80100ac:	2300      	movs	r3, #0
 80100ae:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 80100b0:	7bfb      	ldrb	r3, [r7, #15]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d137      	bne.n	8010126 <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 80100b6:	68bb      	ldr	r3, [r7, #8]
 80100b8:	781b      	ldrb	r3, [r3, #0]
 80100ba:	2b02      	cmp	r3, #2
 80100bc:	d804      	bhi.n	80100c8 <USBH_MSC_ClassRequest+0x60>
 80100be:	68bb      	ldr	r3, [r7, #8]
 80100c0:	781b      	ldrb	r3, [r3, #0]
 80100c2:	3301      	adds	r3, #1
 80100c4:	b2da      	uxtb	r2, r3
 80100c6:	e000      	b.n	80100ca <USBH_MSC_ClassRequest+0x62>
 80100c8:	2202      	movs	r2, #2
 80100ca:	68bb      	ldr	r3, [r7, #8]
 80100cc:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (lun_idx = 0U; lun_idx < MSC_Handle->max_lun; lun_idx++)
 80100ce:	2300      	movs	r3, #0
 80100d0:	73bb      	strb	r3, [r7, #14]
 80100d2:	e014      	b.n	80100fe <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[lun_idx].prev_ready_state = USBH_FAIL;
 80100d4:	7bbb      	ldrb	r3, [r7, #14]
 80100d6:	68ba      	ldr	r2, [r7, #8]
 80100d8:	2134      	movs	r1, #52	@ 0x34
 80100da:	fb01 f303 	mul.w	r3, r1, r3
 80100de:	4413      	add	r3, r2
 80100e0:	3392      	adds	r3, #146	@ 0x92
 80100e2:	2202      	movs	r2, #2
 80100e4:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[lun_idx].state_changed = 0U;
 80100e6:	7bbb      	ldrb	r3, [r7, #14]
 80100e8:	68ba      	ldr	r2, [r7, #8]
 80100ea:	2134      	movs	r1, #52	@ 0x34
 80100ec:	fb01 f303 	mul.w	r3, r1, r3
 80100f0:	4413      	add	r3, r2
 80100f2:	33c1      	adds	r3, #193	@ 0xc1
 80100f4:	2200      	movs	r2, #0
 80100f6:	701a      	strb	r2, [r3, #0]
        for (lun_idx = 0U; lun_idx < MSC_Handle->max_lun; lun_idx++)
 80100f8:	7bbb      	ldrb	r3, [r7, #14]
 80100fa:	3301      	adds	r3, #1
 80100fc:	73bb      	strb	r3, [r7, #14]
 80100fe:	68bb      	ldr	r3, [r7, #8]
 8010100:	781b      	ldrb	r3, [r3, #0]
 8010102:	7bba      	ldrb	r2, [r7, #14]
 8010104:	429a      	cmp	r2, r3
 8010106:	d3e5      	bcc.n	80100d4 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 8010108:	e00d      	b.n	8010126 <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 801010a:	2100      	movs	r1, #0
 801010c:	6878      	ldr	r0, [r7, #4]
 801010e:	f002 f905 	bl	801231c <USBH_ClrFeature>
 8010112:	4603      	mov	r3, r0
 8010114:	2b00      	cmp	r3, #0
 8010116:	d108      	bne.n	801012a <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 8010118:	68bb      	ldr	r3, [r7, #8]
 801011a:	7bda      	ldrb	r2, [r3, #15]
 801011c:	68bb      	ldr	r3, [r7, #8]
 801011e:	739a      	strb	r2, [r3, #14]
      }
      break;
 8010120:	e003      	b.n	801012a <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 8010122:	bf00      	nop
 8010124:	e002      	b.n	801012c <USBH_MSC_ClassRequest+0xc4>
      break;
 8010126:	bf00      	nop
 8010128:	e000      	b.n	801012c <USBH_MSC_ClassRequest+0xc4>
      break;
 801012a:	bf00      	nop
  }

  return status;
 801012c:	7bfb      	ldrb	r3, [r7, #15]
}
 801012e:	4618      	mov	r0, r3
 8010130:	3710      	adds	r7, #16
 8010132:	46bd      	mov	sp, r7
 8010134:	bd80      	pop	{r7, pc}
	...

08010138 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8010138:	b580      	push	{r7, lr}
 801013a:	b086      	sub	sp, #24
 801013c:	af00      	add	r7, sp, #0
 801013e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8010146:	69db      	ldr	r3, [r3, #28]
 8010148:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 801014a:	2301      	movs	r3, #1
 801014c:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 801014e:	2301      	movs	r3, #1
 8010150:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 8010152:	2301      	movs	r3, #1
 8010154:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 8010156:	693b      	ldr	r3, [r7, #16]
 8010158:	7b1b      	ldrb	r3, [r3, #12]
 801015a:	2b0a      	cmp	r3, #10
 801015c:	f000 8280 	beq.w	8010660 <USBH_MSC_Process+0x528>
 8010160:	2b0a      	cmp	r3, #10
 8010162:	f300 82b8 	bgt.w	80106d6 <USBH_MSC_Process+0x59e>
 8010166:	2b00      	cmp	r3, #0
 8010168:	d003      	beq.n	8010172 <USBH_MSC_Process+0x3a>
 801016a:	2b01      	cmp	r3, #1
 801016c:	f000 82b0 	beq.w	80106d0 <USBH_MSC_Process+0x598>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 8010170:	e2b1      	b.n	80106d6 <USBH_MSC_Process+0x59e>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 8010172:	693b      	ldr	r3, [r7, #16]
 8010174:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010178:	693a      	ldr	r2, [r7, #16]
 801017a:	7812      	ldrb	r2, [r2, #0]
 801017c:	4293      	cmp	r3, r2
 801017e:	f080 825d 	bcs.w	801063c <USBH_MSC_Process+0x504>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8010182:	693b      	ldr	r3, [r7, #16]
 8010184:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010188:	4619      	mov	r1, r3
 801018a:	693a      	ldr	r2, [r7, #16]
 801018c:	2334      	movs	r3, #52	@ 0x34
 801018e:	fb01 f303 	mul.w	r3, r1, r3
 8010192:	4413      	add	r3, r2
 8010194:	3391      	adds	r3, #145	@ 0x91
 8010196:	2201      	movs	r2, #1
 8010198:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 801019a:	693b      	ldr	r3, [r7, #16]
 801019c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80101a0:	4619      	mov	r1, r3
 80101a2:	693a      	ldr	r2, [r7, #16]
 80101a4:	2334      	movs	r3, #52	@ 0x34
 80101a6:	fb01 f303 	mul.w	r3, r1, r3
 80101aa:	4413      	add	r3, r2
 80101ac:	3390      	adds	r3, #144	@ 0x90
 80101ae:	781b      	ldrb	r3, [r3, #0]
 80101b0:	2b08      	cmp	r3, #8
 80101b2:	f200 824b 	bhi.w	801064c <USBH_MSC_Process+0x514>
 80101b6:	a201      	add	r2, pc, #4	@ (adr r2, 80101bc <USBH_MSC_Process+0x84>)
 80101b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101bc:	080101e1 	.word	0x080101e1
 80101c0:	0801064d 	.word	0x0801064d
 80101c4:	080102ab 	.word	0x080102ab
 80101c8:	08010431 	.word	0x08010431
 80101cc:	08010207 	.word	0x08010207
 80101d0:	080104fd 	.word	0x080104fd
 80101d4:	0801064d 	.word	0x0801064d
 80101d8:	0801064d 	.word	0x0801064d
 80101dc:	0801062b 	.word	0x0801062b
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 80101e0:	693b      	ldr	r3, [r7, #16]
 80101e2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80101e6:	4619      	mov	r1, r3
 80101e8:	693a      	ldr	r2, [r7, #16]
 80101ea:	2334      	movs	r3, #52	@ 0x34
 80101ec:	fb01 f303 	mul.w	r3, r1, r3
 80101f0:	4413      	add	r3, r2
 80101f2:	3390      	adds	r3, #144	@ 0x90
 80101f4:	2204      	movs	r2, #4
 80101f6:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	f8d3 2594 	ldr.w	r2, [r3, #1428]	@ 0x594
 80101fe:	693b      	ldr	r3, [r7, #16]
 8010200:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
            break;
 8010204:	e22b      	b.n	801065e <USBH_MSC_Process+0x526>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8010206:	693b      	ldr	r3, [r7, #16]
 8010208:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801020c:	b2d9      	uxtb	r1, r3
 801020e:	693b      	ldr	r3, [r7, #16]
 8010210:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010214:	461a      	mov	r2, r3
 8010216:	2334      	movs	r3, #52	@ 0x34
 8010218:	fb02 f303 	mul.w	r3, r2, r3
 801021c:	3398      	adds	r3, #152	@ 0x98
 801021e:	693a      	ldr	r2, [r7, #16]
 8010220:	4413      	add	r3, r2
 8010222:	3307      	adds	r3, #7
 8010224:	461a      	mov	r2, r3
 8010226:	6878      	ldr	r0, [r7, #4]
 8010228:	f000 ffa3 	bl	8011172 <USBH_MSC_SCSI_Inquiry>
 801022c:	4603      	mov	r3, r0
 801022e:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8010230:	7bfb      	ldrb	r3, [r7, #15]
 8010232:	2b00      	cmp	r3, #0
 8010234:	d10c      	bne.n	8010250 <USBH_MSC_Process+0x118>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8010236:	693b      	ldr	r3, [r7, #16]
 8010238:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801023c:	4619      	mov	r1, r3
 801023e:	693a      	ldr	r2, [r7, #16]
 8010240:	2334      	movs	r3, #52	@ 0x34
 8010242:	fb01 f303 	mul.w	r3, r1, r3
 8010246:	4413      	add	r3, r2
 8010248:	3390      	adds	r3, #144	@ 0x90
 801024a:	2202      	movs	r2, #2
 801024c:	701a      	strb	r2, [r3, #0]
            break;
 801024e:	e1ff      	b.n	8010650 <USBH_MSC_Process+0x518>
            else if (scsi_status == USBH_FAIL)
 8010250:	7bfb      	ldrb	r3, [r7, #15]
 8010252:	2b02      	cmp	r3, #2
 8010254:	d10c      	bne.n	8010270 <USBH_MSC_Process+0x138>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8010256:	693b      	ldr	r3, [r7, #16]
 8010258:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801025c:	4619      	mov	r1, r3
 801025e:	693a      	ldr	r2, [r7, #16]
 8010260:	2334      	movs	r3, #52	@ 0x34
 8010262:	fb01 f303 	mul.w	r3, r1, r3
 8010266:	4413      	add	r3, r2
 8010268:	3390      	adds	r3, #144	@ 0x90
 801026a:	2205      	movs	r2, #5
 801026c:	701a      	strb	r2, [r3, #0]
            break;
 801026e:	e1ef      	b.n	8010650 <USBH_MSC_Process+0x518>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8010270:	7bfb      	ldrb	r3, [r7, #15]
 8010272:	2b04      	cmp	r3, #4
 8010274:	f040 81ec 	bne.w	8010650 <USBH_MSC_Process+0x518>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 8010278:	693b      	ldr	r3, [r7, #16]
 801027a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801027e:	4619      	mov	r1, r3
 8010280:	693a      	ldr	r2, [r7, #16]
 8010282:	2334      	movs	r3, #52	@ 0x34
 8010284:	fb01 f303 	mul.w	r3, r1, r3
 8010288:	4413      	add	r3, r2
 801028a:	3390      	adds	r3, #144	@ 0x90
 801028c:	2208      	movs	r2, #8
 801028e:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8010290:	693b      	ldr	r3, [r7, #16]
 8010292:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010296:	4619      	mov	r1, r3
 8010298:	693a      	ldr	r2, [r7, #16]
 801029a:	2334      	movs	r3, #52	@ 0x34
 801029c:	fb01 f303 	mul.w	r3, r1, r3
 80102a0:	4413      	add	r3, r2
 80102a2:	3391      	adds	r3, #145	@ 0x91
 80102a4:	2202      	movs	r2, #2
 80102a6:	701a      	strb	r2, [r3, #0]
            break;
 80102a8:	e1d2      	b.n	8010650 <USBH_MSC_Process+0x518>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 80102aa:	693b      	ldr	r3, [r7, #16]
 80102ac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80102b0:	b2db      	uxtb	r3, r3
 80102b2:	4619      	mov	r1, r3
 80102b4:	6878      	ldr	r0, [r7, #4]
 80102b6:	f000 fe9f 	bl	8010ff8 <USBH_MSC_SCSI_TestUnitReady>
 80102ba:	4603      	mov	r3, r0
 80102bc:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 80102be:	7bbb      	ldrb	r3, [r7, #14]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d14a      	bne.n	801035a <USBH_MSC_Process+0x222>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 80102c4:	693b      	ldr	r3, [r7, #16]
 80102c6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80102ca:	4619      	mov	r1, r3
 80102cc:	693a      	ldr	r2, [r7, #16]
 80102ce:	2334      	movs	r3, #52	@ 0x34
 80102d0:	fb01 f303 	mul.w	r3, r1, r3
 80102d4:	4413      	add	r3, r2
 80102d6:	3392      	adds	r3, #146	@ 0x92
 80102d8:	781b      	ldrb	r3, [r3, #0]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d00c      	beq.n	80102f8 <USBH_MSC_Process+0x1c0>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 80102de:	693b      	ldr	r3, [r7, #16]
 80102e0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80102e4:	4619      	mov	r1, r3
 80102e6:	693a      	ldr	r2, [r7, #16]
 80102e8:	2334      	movs	r3, #52	@ 0x34
 80102ea:	fb01 f303 	mul.w	r3, r1, r3
 80102ee:	4413      	add	r3, r2
 80102f0:	33c1      	adds	r3, #193	@ 0xc1
 80102f2:	2201      	movs	r2, #1
 80102f4:	701a      	strb	r2, [r3, #0]
 80102f6:	e00b      	b.n	8010310 <USBH_MSC_Process+0x1d8>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 80102f8:	693b      	ldr	r3, [r7, #16]
 80102fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80102fe:	4619      	mov	r1, r3
 8010300:	693a      	ldr	r2, [r7, #16]
 8010302:	2334      	movs	r3, #52	@ 0x34
 8010304:	fb01 f303 	mul.w	r3, r1, r3
 8010308:	4413      	add	r3, r2
 801030a:	33c1      	adds	r3, #193	@ 0xc1
 801030c:	2200      	movs	r2, #0
 801030e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8010310:	693b      	ldr	r3, [r7, #16]
 8010312:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010316:	4619      	mov	r1, r3
 8010318:	693a      	ldr	r2, [r7, #16]
 801031a:	2334      	movs	r3, #52	@ 0x34
 801031c:	fb01 f303 	mul.w	r3, r1, r3
 8010320:	4413      	add	r3, r2
 8010322:	3390      	adds	r3, #144	@ 0x90
 8010324:	2203      	movs	r2, #3
 8010326:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8010328:	693b      	ldr	r3, [r7, #16]
 801032a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801032e:	4619      	mov	r1, r3
 8010330:	693a      	ldr	r2, [r7, #16]
 8010332:	2334      	movs	r3, #52	@ 0x34
 8010334:	fb01 f303 	mul.w	r3, r1, r3
 8010338:	4413      	add	r3, r2
 801033a:	3391      	adds	r3, #145	@ 0x91
 801033c:	2200      	movs	r2, #0
 801033e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8010340:	693b      	ldr	r3, [r7, #16]
 8010342:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010346:	4619      	mov	r1, r3
 8010348:	693a      	ldr	r2, [r7, #16]
 801034a:	2334      	movs	r3, #52	@ 0x34
 801034c:	fb01 f303 	mul.w	r3, r1, r3
 8010350:	4413      	add	r3, r2
 8010352:	3392      	adds	r3, #146	@ 0x92
 8010354:	2200      	movs	r2, #0
 8010356:	701a      	strb	r2, [r3, #0]
            break;
 8010358:	e17c      	b.n	8010654 <USBH_MSC_Process+0x51c>
            else if (ready_status == USBH_FAIL)
 801035a:	7bbb      	ldrb	r3, [r7, #14]
 801035c:	2b02      	cmp	r3, #2
 801035e:	d14a      	bne.n	80103f6 <USBH_MSC_Process+0x2be>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8010360:	693b      	ldr	r3, [r7, #16]
 8010362:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010366:	4619      	mov	r1, r3
 8010368:	693a      	ldr	r2, [r7, #16]
 801036a:	2334      	movs	r3, #52	@ 0x34
 801036c:	fb01 f303 	mul.w	r3, r1, r3
 8010370:	4413      	add	r3, r2
 8010372:	3392      	adds	r3, #146	@ 0x92
 8010374:	781b      	ldrb	r3, [r3, #0]
 8010376:	2b02      	cmp	r3, #2
 8010378:	d00c      	beq.n	8010394 <USBH_MSC_Process+0x25c>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 801037a:	693b      	ldr	r3, [r7, #16]
 801037c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010380:	4619      	mov	r1, r3
 8010382:	693a      	ldr	r2, [r7, #16]
 8010384:	2334      	movs	r3, #52	@ 0x34
 8010386:	fb01 f303 	mul.w	r3, r1, r3
 801038a:	4413      	add	r3, r2
 801038c:	33c1      	adds	r3, #193	@ 0xc1
 801038e:	2201      	movs	r2, #1
 8010390:	701a      	strb	r2, [r3, #0]
 8010392:	e00b      	b.n	80103ac <USBH_MSC_Process+0x274>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8010394:	693b      	ldr	r3, [r7, #16]
 8010396:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801039a:	4619      	mov	r1, r3
 801039c:	693a      	ldr	r2, [r7, #16]
 801039e:	2334      	movs	r3, #52	@ 0x34
 80103a0:	fb01 f303 	mul.w	r3, r1, r3
 80103a4:	4413      	add	r3, r2
 80103a6:	33c1      	adds	r3, #193	@ 0xc1
 80103a8:	2200      	movs	r2, #0
 80103aa:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 80103ac:	693b      	ldr	r3, [r7, #16]
 80103ae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80103b2:	4619      	mov	r1, r3
 80103b4:	693a      	ldr	r2, [r7, #16]
 80103b6:	2334      	movs	r3, #52	@ 0x34
 80103b8:	fb01 f303 	mul.w	r3, r1, r3
 80103bc:	4413      	add	r3, r2
 80103be:	3390      	adds	r3, #144	@ 0x90
 80103c0:	2205      	movs	r2, #5
 80103c2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 80103c4:	693b      	ldr	r3, [r7, #16]
 80103c6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80103ca:	4619      	mov	r1, r3
 80103cc:	693a      	ldr	r2, [r7, #16]
 80103ce:	2334      	movs	r3, #52	@ 0x34
 80103d0:	fb01 f303 	mul.w	r3, r1, r3
 80103d4:	4413      	add	r3, r2
 80103d6:	3391      	adds	r3, #145	@ 0x91
 80103d8:	2201      	movs	r2, #1
 80103da:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 80103dc:	693b      	ldr	r3, [r7, #16]
 80103de:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80103e2:	4619      	mov	r1, r3
 80103e4:	693a      	ldr	r2, [r7, #16]
 80103e6:	2334      	movs	r3, #52	@ 0x34
 80103e8:	fb01 f303 	mul.w	r3, r1, r3
 80103ec:	4413      	add	r3, r2
 80103ee:	3392      	adds	r3, #146	@ 0x92
 80103f0:	2202      	movs	r2, #2
 80103f2:	701a      	strb	r2, [r3, #0]
            break;
 80103f4:	e12e      	b.n	8010654 <USBH_MSC_Process+0x51c>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 80103f6:	7bbb      	ldrb	r3, [r7, #14]
 80103f8:	2b04      	cmp	r3, #4
 80103fa:	f040 812b 	bne.w	8010654 <USBH_MSC_Process+0x51c>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 80103fe:	693b      	ldr	r3, [r7, #16]
 8010400:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010404:	4619      	mov	r1, r3
 8010406:	693a      	ldr	r2, [r7, #16]
 8010408:	2334      	movs	r3, #52	@ 0x34
 801040a:	fb01 f303 	mul.w	r3, r1, r3
 801040e:	4413      	add	r3, r2
 8010410:	3390      	adds	r3, #144	@ 0x90
 8010412:	2208      	movs	r2, #8
 8010414:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8010416:	693b      	ldr	r3, [r7, #16]
 8010418:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801041c:	4619      	mov	r1, r3
 801041e:	693a      	ldr	r2, [r7, #16]
 8010420:	2334      	movs	r3, #52	@ 0x34
 8010422:	fb01 f303 	mul.w	r3, r1, r3
 8010426:	4413      	add	r3, r2
 8010428:	3391      	adds	r3, #145	@ 0x91
 801042a:	2202      	movs	r2, #2
 801042c:	701a      	strb	r2, [r3, #0]
            break;
 801042e:	e111      	b.n	8010654 <USBH_MSC_Process+0x51c>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity);
 8010430:	693b      	ldr	r3, [r7, #16]
 8010432:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010436:	b2d9      	uxtb	r1, r3
 8010438:	693b      	ldr	r3, [r7, #16]
 801043a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801043e:	461a      	mov	r2, r3
 8010440:	2334      	movs	r3, #52	@ 0x34
 8010442:	fb02 f303 	mul.w	r3, r2, r3
 8010446:	3390      	adds	r3, #144	@ 0x90
 8010448:	693a      	ldr	r2, [r7, #16]
 801044a:	4413      	add	r3, r2
 801044c:	3304      	adds	r3, #4
 801044e:	461a      	mov	r2, r3
 8010450:	6878      	ldr	r0, [r7, #4]
 8010452:	f000 fe14 	bl	801107e <USBH_MSC_SCSI_ReadCapacity>
 8010456:	4603      	mov	r3, r0
 8010458:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 801045a:	7bfb      	ldrb	r3, [r7, #15]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d120      	bne.n	80104a2 <USBH_MSC_Process+0x36a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8010460:	693b      	ldr	r3, [r7, #16]
 8010462:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010466:	4619      	mov	r1, r3
 8010468:	693a      	ldr	r2, [r7, #16]
 801046a:	2334      	movs	r3, #52	@ 0x34
 801046c:	fb01 f303 	mul.w	r3, r1, r3
 8010470:	4413      	add	r3, r2
 8010472:	3390      	adds	r3, #144	@ 0x90
 8010474:	2201      	movs	r2, #1
 8010476:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8010478:	693b      	ldr	r3, [r7, #16]
 801047a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801047e:	4619      	mov	r1, r3
 8010480:	693a      	ldr	r2, [r7, #16]
 8010482:	2334      	movs	r3, #52	@ 0x34
 8010484:	fb01 f303 	mul.w	r3, r1, r3
 8010488:	4413      	add	r3, r2
 801048a:	3391      	adds	r3, #145	@ 0x91
 801048c:	2200      	movs	r2, #0
 801048e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8010490:	693b      	ldr	r3, [r7, #16]
 8010492:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010496:	3301      	adds	r3, #1
 8010498:	b29a      	uxth	r2, r3
 801049a:	693b      	ldr	r3, [r7, #16]
 801049c:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            break;
 80104a0:	e0da      	b.n	8010658 <USBH_MSC_Process+0x520>
            else if (scsi_status == USBH_FAIL)
 80104a2:	7bfb      	ldrb	r3, [r7, #15]
 80104a4:	2b02      	cmp	r3, #2
 80104a6:	d10c      	bne.n	80104c2 <USBH_MSC_Process+0x38a>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 80104a8:	693b      	ldr	r3, [r7, #16]
 80104aa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80104ae:	4619      	mov	r1, r3
 80104b0:	693a      	ldr	r2, [r7, #16]
 80104b2:	2334      	movs	r3, #52	@ 0x34
 80104b4:	fb01 f303 	mul.w	r3, r1, r3
 80104b8:	4413      	add	r3, r2
 80104ba:	3390      	adds	r3, #144	@ 0x90
 80104bc:	2205      	movs	r2, #5
 80104be:	701a      	strb	r2, [r3, #0]
            break;
 80104c0:	e0ca      	b.n	8010658 <USBH_MSC_Process+0x520>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 80104c2:	7bfb      	ldrb	r3, [r7, #15]
 80104c4:	2b04      	cmp	r3, #4
 80104c6:	f040 80c7 	bne.w	8010658 <USBH_MSC_Process+0x520>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 80104ca:	693b      	ldr	r3, [r7, #16]
 80104cc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80104d0:	4619      	mov	r1, r3
 80104d2:	693a      	ldr	r2, [r7, #16]
 80104d4:	2334      	movs	r3, #52	@ 0x34
 80104d6:	fb01 f303 	mul.w	r3, r1, r3
 80104da:	4413      	add	r3, r2
 80104dc:	3390      	adds	r3, #144	@ 0x90
 80104de:	2208      	movs	r2, #8
 80104e0:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80104e2:	693b      	ldr	r3, [r7, #16]
 80104e4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80104e8:	4619      	mov	r1, r3
 80104ea:	693a      	ldr	r2, [r7, #16]
 80104ec:	2334      	movs	r3, #52	@ 0x34
 80104ee:	fb01 f303 	mul.w	r3, r1, r3
 80104f2:	4413      	add	r3, r2
 80104f4:	3391      	adds	r3, #145	@ 0x91
 80104f6:	2202      	movs	r2, #2
 80104f8:	701a      	strb	r2, [r3, #0]
            break;
 80104fa:	e0ad      	b.n	8010658 <USBH_MSC_Process+0x520>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 80104fc:	693b      	ldr	r3, [r7, #16]
 80104fe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010502:	b2d9      	uxtb	r1, r3
 8010504:	693b      	ldr	r3, [r7, #16]
 8010506:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801050a:	461a      	mov	r2, r3
 801050c:	2334      	movs	r3, #52	@ 0x34
 801050e:	fb02 f303 	mul.w	r3, r2, r3
 8010512:	3398      	adds	r3, #152	@ 0x98
 8010514:	693a      	ldr	r2, [r7, #16]
 8010516:	4413      	add	r3, r2
 8010518:	3304      	adds	r3, #4
 801051a:	461a      	mov	r2, r3
 801051c:	6878      	ldr	r0, [r7, #4]
 801051e:	f000 fecd 	bl	80112bc <USBH_MSC_SCSI_RequestSense>
 8010522:	4603      	mov	r3, r0
 8010524:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8010526:	7bfb      	ldrb	r3, [r7, #15]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d146      	bne.n	80105ba <USBH_MSC_Process+0x482>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 801052c:	693b      	ldr	r3, [r7, #16]
 801052e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010532:	4619      	mov	r1, r3
 8010534:	693a      	ldr	r2, [r7, #16]
 8010536:	2334      	movs	r3, #52	@ 0x34
 8010538:	fb01 f303 	mul.w	r3, r1, r3
 801053c:	4413      	add	r3, r2
 801053e:	339c      	adds	r3, #156	@ 0x9c
 8010540:	781b      	ldrb	r3, [r3, #0]
 8010542:	2b06      	cmp	r3, #6
 8010544:	d00c      	beq.n	8010560 <USBH_MSC_Process+0x428>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 8010546:	693b      	ldr	r3, [r7, #16]
 8010548:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801054c:	4619      	mov	r1, r3
 801054e:	693a      	ldr	r2, [r7, #16]
 8010550:	2334      	movs	r3, #52	@ 0x34
 8010552:	fb01 f303 	mul.w	r3, r1, r3
 8010556:	4413      	add	r3, r2
 8010558:	339c      	adds	r3, #156	@ 0x9c
 801055a:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 801055c:	2b02      	cmp	r3, #2
 801055e:	d117      	bne.n	8010590 <USBH_MSC_Process+0x458>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	f8d3 2594 	ldr.w	r2, [r3, #1428]	@ 0x594
 8010566:	693b      	ldr	r3, [r7, #16]
 8010568:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 801056c:	1ad3      	subs	r3, r2, r3
 801056e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8010572:	4293      	cmp	r3, r2
 8010574:	d80c      	bhi.n	8010590 <USBH_MSC_Process+0x458>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8010576:	693b      	ldr	r3, [r7, #16]
 8010578:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 801057c:	4619      	mov	r1, r3
 801057e:	693a      	ldr	r2, [r7, #16]
 8010580:	2334      	movs	r3, #52	@ 0x34
 8010582:	fb01 f303 	mul.w	r3, r1, r3
 8010586:	4413      	add	r3, r2
 8010588:	3390      	adds	r3, #144	@ 0x90
 801058a:	2202      	movs	r2, #2
 801058c:	701a      	strb	r2, [r3, #0]
                  break;
 801058e:	e066      	b.n	801065e <USBH_MSC_Process+0x526>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8010590:	693b      	ldr	r3, [r7, #16]
 8010592:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010596:	4619      	mov	r1, r3
 8010598:	693a      	ldr	r2, [r7, #16]
 801059a:	2334      	movs	r3, #52	@ 0x34
 801059c:	fb01 f303 	mul.w	r3, r1, r3
 80105a0:	4413      	add	r3, r2
 80105a2:	3390      	adds	r3, #144	@ 0x90
 80105a4:	2201      	movs	r2, #1
 80105a6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 80105a8:	693b      	ldr	r3, [r7, #16]
 80105aa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80105ae:	3301      	adds	r3, #1
 80105b0:	b29a      	uxth	r2, r3
 80105b2:	693b      	ldr	r3, [r7, #16]
 80105b4:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            break;
 80105b8:	e050      	b.n	801065c <USBH_MSC_Process+0x524>
            else if (scsi_status == USBH_FAIL)
 80105ba:	7bfb      	ldrb	r3, [r7, #15]
 80105bc:	2b02      	cmp	r3, #2
 80105be:	d118      	bne.n	80105f2 <USBH_MSC_Process+0x4ba>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 80105c0:	693b      	ldr	r3, [r7, #16]
 80105c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80105c6:	4619      	mov	r1, r3
 80105c8:	693a      	ldr	r2, [r7, #16]
 80105ca:	2334      	movs	r3, #52	@ 0x34
 80105cc:	fb01 f303 	mul.w	r3, r1, r3
 80105d0:	4413      	add	r3, r2
 80105d2:	3390      	adds	r3, #144	@ 0x90
 80105d4:	2208      	movs	r2, #8
 80105d6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80105d8:	693b      	ldr	r3, [r7, #16]
 80105da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80105de:	4619      	mov	r1, r3
 80105e0:	693a      	ldr	r2, [r7, #16]
 80105e2:	2334      	movs	r3, #52	@ 0x34
 80105e4:	fb01 f303 	mul.w	r3, r1, r3
 80105e8:	4413      	add	r3, r2
 80105ea:	3391      	adds	r3, #145	@ 0x91
 80105ec:	2202      	movs	r2, #2
 80105ee:	701a      	strb	r2, [r3, #0]
            break;
 80105f0:	e034      	b.n	801065c <USBH_MSC_Process+0x524>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 80105f2:	7bfb      	ldrb	r3, [r7, #15]
 80105f4:	2b04      	cmp	r3, #4
 80105f6:	d131      	bne.n	801065c <USBH_MSC_Process+0x524>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 80105f8:	693b      	ldr	r3, [r7, #16]
 80105fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 80105fe:	4619      	mov	r1, r3
 8010600:	693a      	ldr	r2, [r7, #16]
 8010602:	2334      	movs	r3, #52	@ 0x34
 8010604:	fb01 f303 	mul.w	r3, r1, r3
 8010608:	4413      	add	r3, r2
 801060a:	3390      	adds	r3, #144	@ 0x90
 801060c:	2208      	movs	r2, #8
 801060e:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8010610:	693b      	ldr	r3, [r7, #16]
 8010612:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010616:	4619      	mov	r1, r3
 8010618:	693a      	ldr	r2, [r7, #16]
 801061a:	2334      	movs	r3, #52	@ 0x34
 801061c:	fb01 f303 	mul.w	r3, r1, r3
 8010620:	4413      	add	r3, r2
 8010622:	3391      	adds	r3, #145	@ 0x91
 8010624:	2202      	movs	r2, #2
 8010626:	701a      	strb	r2, [r3, #0]
            break;
 8010628:	e018      	b.n	801065c <USBH_MSC_Process+0x524>
            MSC_Handle->current_lun++;
 801062a:	693b      	ldr	r3, [r7, #16]
 801062c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010630:	3301      	adds	r3, #1
 8010632:	b29a      	uxth	r2, r3
 8010634:	693b      	ldr	r3, [r7, #16]
 8010636:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
            break;
 801063a:	e010      	b.n	801065e <USBH_MSC_Process+0x526>
        MSC_Handle->current_lun = 0U;
 801063c:	693b      	ldr	r3, [r7, #16]
 801063e:	2200      	movs	r2, #0
 8010640:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
        MSC_Handle->state = MSC_USER_NOTIFY;
 8010644:	693b      	ldr	r3, [r7, #16]
 8010646:	220a      	movs	r2, #10
 8010648:	731a      	strb	r2, [r3, #12]
      break;
 801064a:	e045      	b.n	80106d8 <USBH_MSC_Process+0x5a0>
            break;
 801064c:	bf00      	nop
 801064e:	e043      	b.n	80106d8 <USBH_MSC_Process+0x5a0>
            break;
 8010650:	bf00      	nop
 8010652:	e041      	b.n	80106d8 <USBH_MSC_Process+0x5a0>
            break;
 8010654:	bf00      	nop
 8010656:	e03f      	b.n	80106d8 <USBH_MSC_Process+0x5a0>
            break;
 8010658:	bf00      	nop
 801065a:	e03d      	b.n	80106d8 <USBH_MSC_Process+0x5a0>
            break;
 801065c:	bf00      	nop
      break;
 801065e:	e03b      	b.n	80106d8 <USBH_MSC_Process+0x5a0>
      if (MSC_Handle->lun < MSC_Handle->max_lun)
 8010660:	693b      	ldr	r3, [r7, #16]
 8010662:	f8b3 30fa 	ldrh.w	r3, [r3, #250]	@ 0xfa
 8010666:	693a      	ldr	r2, [r7, #16]
 8010668:	7812      	ldrb	r2, [r2, #0]
 801066a:	4293      	cmp	r3, r2
 801066c:	d228      	bcs.n	80106c0 <USBH_MSC_Process+0x588>
        MSC_Handle->current_lun = MSC_Handle->lun;
 801066e:	693b      	ldr	r3, [r7, #16]
 8010670:	f8b3 20fa 	ldrh.w	r2, [r3, #250]	@ 0xfa
 8010674:	693b      	ldr	r3, [r7, #16]
 8010676:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8
        if (MSC_Handle->unit[MSC_Handle->current_lun].error == MSC_OK)
 801067a:	693b      	ldr	r3, [r7, #16]
 801067c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 8010680:	4619      	mov	r1, r3
 8010682:	693a      	ldr	r2, [r7, #16]
 8010684:	2334      	movs	r3, #52	@ 0x34
 8010686:	fb01 f303 	mul.w	r3, r1, r3
 801068a:	4413      	add	r3, r2
 801068c:	3391      	adds	r3, #145	@ 0x91
 801068e:	781b      	ldrb	r3, [r3, #0]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d106      	bne.n	80106a2 <USBH_MSC_Process+0x56a>
          phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 801069a:	2102      	movs	r1, #2
 801069c:	6878      	ldr	r0, [r7, #4]
 801069e:	4798      	blx	r3
 80106a0:	e005      	b.n	80106ae <USBH_MSC_Process+0x576>
          phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 80106a8:	2106      	movs	r1, #6
 80106aa:	6878      	ldr	r0, [r7, #4]
 80106ac:	4798      	blx	r3
        MSC_Handle->lun++;
 80106ae:	693b      	ldr	r3, [r7, #16]
 80106b0:	f8b3 30fa 	ldrh.w	r3, [r3, #250]	@ 0xfa
 80106b4:	3301      	adds	r3, #1
 80106b6:	b29a      	uxth	r2, r3
 80106b8:	693b      	ldr	r3, [r7, #16]
 80106ba:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa
      break;
 80106be:	e00b      	b.n	80106d8 <USBH_MSC_Process+0x5a0>
        MSC_Handle->lun = 0U;
 80106c0:	693b      	ldr	r3, [r7, #16]
 80106c2:	2200      	movs	r2, #0
 80106c4:	f8a3 20fa 	strh.w	r2, [r3, #250]	@ 0xfa
        MSC_Handle->state = MSC_IDLE;
 80106c8:	693b      	ldr	r3, [r7, #16]
 80106ca:	2201      	movs	r2, #1
 80106cc:	731a      	strb	r2, [r3, #12]
      break;
 80106ce:	e003      	b.n	80106d8 <USBH_MSC_Process+0x5a0>
      error = USBH_OK;
 80106d0:	2300      	movs	r3, #0
 80106d2:	75fb      	strb	r3, [r7, #23]
      break;
 80106d4:	e000      	b.n	80106d8 <USBH_MSC_Process+0x5a0>
      break;
 80106d6:	bf00      	nop
  }
  return error;
 80106d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80106da:	4618      	mov	r0, r3
 80106dc:	3718      	adds	r7, #24
 80106de:	46bd      	mov	sp, r7
 80106e0:	bd80      	pop	{r7, pc}
 80106e2:	bf00      	nop

080106e4 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80106e4:	b480      	push	{r7}
 80106e6:	b083      	sub	sp, #12
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80106ec:	2300      	movs	r3, #0
}
 80106ee:	4618      	mov	r0, r3
 80106f0:	370c      	adds	r7, #12
 80106f2:	46bd      	mov	sp, r7
 80106f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f8:	4770      	bx	lr

080106fa <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 80106fa:	b580      	push	{r7, lr}
 80106fc:	b088      	sub	sp, #32
 80106fe:	af02      	add	r7, sp, #8
 8010700:	6078      	str	r0, [r7, #4]
 8010702:	460b      	mov	r3, r1
 8010704:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 801070c:	69db      	ldr	r3, [r3, #28]
 801070e:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 8010710:	2301      	movs	r3, #1
 8010712:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8010714:	2301      	movs	r3, #1
 8010716:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 8010718:	78fb      	ldrb	r3, [r7, #3]
 801071a:	693a      	ldr	r2, [r7, #16]
 801071c:	2134      	movs	r1, #52	@ 0x34
 801071e:	fb01 f303 	mul.w	r3, r1, r3
 8010722:	4413      	add	r3, r2
 8010724:	3390      	adds	r3, #144	@ 0x90
 8010726:	781b      	ldrb	r3, [r3, #0]
 8010728:	2b07      	cmp	r3, #7
 801072a:	d03c      	beq.n	80107a6 <USBH_MSC_RdWrProcess+0xac>
 801072c:	2b07      	cmp	r3, #7
 801072e:	f300 80a8 	bgt.w	8010882 <USBH_MSC_RdWrProcess+0x188>
 8010732:	2b05      	cmp	r3, #5
 8010734:	d06c      	beq.n	8010810 <USBH_MSC_RdWrProcess+0x116>
 8010736:	2b06      	cmp	r3, #6
 8010738:	f040 80a3 	bne.w	8010882 <USBH_MSC_RdWrProcess+0x188>
  {
    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 801073c:	78f9      	ldrb	r1, [r7, #3]
 801073e:	2300      	movs	r3, #0
 8010740:	9300      	str	r3, [sp, #0]
 8010742:	2300      	movs	r3, #0
 8010744:	2200      	movs	r2, #0
 8010746:	6878      	ldr	r0, [r7, #4]
 8010748:	f000 fea7 	bl	801149a <USBH_MSC_SCSI_Read>
 801074c:	4603      	mov	r3, r0
 801074e:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 8010750:	7bfb      	ldrb	r3, [r7, #15]
 8010752:	2b00      	cmp	r3, #0
 8010754:	d10b      	bne.n	801076e <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8010756:	78fb      	ldrb	r3, [r7, #3]
 8010758:	693a      	ldr	r2, [r7, #16]
 801075a:	2134      	movs	r1, #52	@ 0x34
 801075c:	fb01 f303 	mul.w	r3, r1, r3
 8010760:	4413      	add	r3, r2
 8010762:	3390      	adds	r3, #144	@ 0x90
 8010764:	2201      	movs	r2, #1
 8010766:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8010768:	2300      	movs	r3, #0
 801076a:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 801076c:	e08b      	b.n	8010886 <USBH_MSC_RdWrProcess+0x18c>
      else if (scsi_status == USBH_FAIL)
 801076e:	7bfb      	ldrb	r3, [r7, #15]
 8010770:	2b02      	cmp	r3, #2
 8010772:	d109      	bne.n	8010788 <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8010774:	78fb      	ldrb	r3, [r7, #3]
 8010776:	693a      	ldr	r2, [r7, #16]
 8010778:	2134      	movs	r1, #52	@ 0x34
 801077a:	fb01 f303 	mul.w	r3, r1, r3
 801077e:	4413      	add	r3, r2
 8010780:	3390      	adds	r3, #144	@ 0x90
 8010782:	2205      	movs	r2, #5
 8010784:	701a      	strb	r2, [r3, #0]
      break;
 8010786:	e07e      	b.n	8010886 <USBH_MSC_RdWrProcess+0x18c>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8010788:	7bfb      	ldrb	r3, [r7, #15]
 801078a:	2b04      	cmp	r3, #4
 801078c:	d17b      	bne.n	8010886 <USBH_MSC_RdWrProcess+0x18c>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 801078e:	78fb      	ldrb	r3, [r7, #3]
 8010790:	693a      	ldr	r2, [r7, #16]
 8010792:	2134      	movs	r1, #52	@ 0x34
 8010794:	fb01 f303 	mul.w	r3, r1, r3
 8010798:	4413      	add	r3, r2
 801079a:	3390      	adds	r3, #144	@ 0x90
 801079c:	2208      	movs	r2, #8
 801079e:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 80107a0:	2302      	movs	r3, #2
 80107a2:	75fb      	strb	r3, [r7, #23]
      break;
 80107a4:	e06f      	b.n	8010886 <USBH_MSC_RdWrProcess+0x18c>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 80107a6:	78f9      	ldrb	r1, [r7, #3]
 80107a8:	2300      	movs	r3, #0
 80107aa:	9300      	str	r3, [sp, #0]
 80107ac:	2300      	movs	r3, #0
 80107ae:	2200      	movs	r2, #0
 80107b0:	6878      	ldr	r0, [r7, #4]
 80107b2:	f000 fe02 	bl	80113ba <USBH_MSC_SCSI_Write>
 80107b6:	4603      	mov	r3, r0
 80107b8:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 80107ba:	7bfb      	ldrb	r3, [r7, #15]
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d10b      	bne.n	80107d8 <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80107c0:	78fb      	ldrb	r3, [r7, #3]
 80107c2:	693a      	ldr	r2, [r7, #16]
 80107c4:	2134      	movs	r1, #52	@ 0x34
 80107c6:	fb01 f303 	mul.w	r3, r1, r3
 80107ca:	4413      	add	r3, r2
 80107cc:	3390      	adds	r3, #144	@ 0x90
 80107ce:	2201      	movs	r2, #1
 80107d0:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 80107d2:	2300      	movs	r3, #0
 80107d4:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80107d6:	e058      	b.n	801088a <USBH_MSC_RdWrProcess+0x190>
      else if (scsi_status == USBH_FAIL)
 80107d8:	7bfb      	ldrb	r3, [r7, #15]
 80107da:	2b02      	cmp	r3, #2
 80107dc:	d109      	bne.n	80107f2 <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 80107de:	78fb      	ldrb	r3, [r7, #3]
 80107e0:	693a      	ldr	r2, [r7, #16]
 80107e2:	2134      	movs	r1, #52	@ 0x34
 80107e4:	fb01 f303 	mul.w	r3, r1, r3
 80107e8:	4413      	add	r3, r2
 80107ea:	3390      	adds	r3, #144	@ 0x90
 80107ec:	2205      	movs	r2, #5
 80107ee:	701a      	strb	r2, [r3, #0]
      break;
 80107f0:	e04b      	b.n	801088a <USBH_MSC_RdWrProcess+0x190>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 80107f2:	7bfb      	ldrb	r3, [r7, #15]
 80107f4:	2b04      	cmp	r3, #4
 80107f6:	d148      	bne.n	801088a <USBH_MSC_RdWrProcess+0x190>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 80107f8:	78fb      	ldrb	r3, [r7, #3]
 80107fa:	693a      	ldr	r2, [r7, #16]
 80107fc:	2134      	movs	r1, #52	@ 0x34
 80107fe:	fb01 f303 	mul.w	r3, r1, r3
 8010802:	4413      	add	r3, r2
 8010804:	3390      	adds	r3, #144	@ 0x90
 8010806:	2208      	movs	r2, #8
 8010808:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 801080a:	2302      	movs	r3, #2
 801080c:	75fb      	strb	r3, [r7, #23]
      break;
 801080e:	e03c      	b.n	801088a <USBH_MSC_RdWrProcess+0x190>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8010810:	78fb      	ldrb	r3, [r7, #3]
 8010812:	2234      	movs	r2, #52	@ 0x34
 8010814:	fb02 f303 	mul.w	r3, r2, r3
 8010818:	3398      	adds	r3, #152	@ 0x98
 801081a:	693a      	ldr	r2, [r7, #16]
 801081c:	4413      	add	r3, r2
 801081e:	1d1a      	adds	r2, r3, #4
 8010820:	78fb      	ldrb	r3, [r7, #3]
 8010822:	4619      	mov	r1, r3
 8010824:	6878      	ldr	r0, [r7, #4]
 8010826:	f000 fd49 	bl	80112bc <USBH_MSC_SCSI_RequestSense>
 801082a:	4603      	mov	r3, r0
 801082c:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 801082e:	7bfb      	ldrb	r3, [r7, #15]
 8010830:	2b00      	cmp	r3, #0
 8010832:	d114      	bne.n	801085e <USBH_MSC_RdWrProcess+0x164>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8010834:	78fb      	ldrb	r3, [r7, #3]
 8010836:	693a      	ldr	r2, [r7, #16]
 8010838:	2134      	movs	r1, #52	@ 0x34
 801083a:	fb01 f303 	mul.w	r3, r1, r3
 801083e:	4413      	add	r3, r2
 8010840:	3390      	adds	r3, #144	@ 0x90
 8010842:	2201      	movs	r2, #1
 8010844:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 8010846:	78fb      	ldrb	r3, [r7, #3]
 8010848:	693a      	ldr	r2, [r7, #16]
 801084a:	2134      	movs	r1, #52	@ 0x34
 801084c:	fb01 f303 	mul.w	r3, r1, r3
 8010850:	4413      	add	r3, r2
 8010852:	3391      	adds	r3, #145	@ 0x91
 8010854:	2202      	movs	r2, #2
 8010856:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 8010858:	2302      	movs	r3, #2
 801085a:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 801085c:	e017      	b.n	801088e <USBH_MSC_RdWrProcess+0x194>
      else if (scsi_status == USBH_FAIL)
 801085e:	7bfb      	ldrb	r3, [r7, #15]
 8010860:	2b02      	cmp	r3, #2
 8010862:	d014      	beq.n	801088e <USBH_MSC_RdWrProcess+0x194>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8010864:	7bfb      	ldrb	r3, [r7, #15]
 8010866:	2b04      	cmp	r3, #4
 8010868:	d111      	bne.n	801088e <USBH_MSC_RdWrProcess+0x194>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 801086a:	78fb      	ldrb	r3, [r7, #3]
 801086c:	693a      	ldr	r2, [r7, #16]
 801086e:	2134      	movs	r1, #52	@ 0x34
 8010870:	fb01 f303 	mul.w	r3, r1, r3
 8010874:	4413      	add	r3, r2
 8010876:	3390      	adds	r3, #144	@ 0x90
 8010878:	2208      	movs	r2, #8
 801087a:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 801087c:	2302      	movs	r3, #2
 801087e:	75fb      	strb	r3, [r7, #23]
      break;
 8010880:	e005      	b.n	801088e <USBH_MSC_RdWrProcess+0x194>

    default:
      break;
 8010882:	bf00      	nop
 8010884:	e004      	b.n	8010890 <USBH_MSC_RdWrProcess+0x196>
      break;
 8010886:	bf00      	nop
 8010888:	e002      	b.n	8010890 <USBH_MSC_RdWrProcess+0x196>
      break;
 801088a:	bf00      	nop
 801088c:	e000      	b.n	8010890 <USBH_MSC_RdWrProcess+0x196>
      break;
 801088e:	bf00      	nop

  }
  return error;
 8010890:	7dfb      	ldrb	r3, [r7, #23]
}
 8010892:	4618      	mov	r0, r3
 8010894:	3718      	adds	r7, #24
 8010896:	46bd      	mov	sp, r7
 8010898:	bd80      	pop	{r7, pc}

0801089a <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 801089a:	b480      	push	{r7}
 801089c:	b085      	sub	sp, #20
 801089e:	af00      	add	r7, sp, #0
 80108a0:	6078      	str	r0, [r7, #4]
 80108a2:	460b      	mov	r3, r1
 80108a4:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 80108ac:	69db      	ldr	r3, [r3, #28]
 80108ae:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  /* Store the current lun */
  MSC_Handle->current_lun = lun;
 80108b0:	78fb      	ldrb	r3, [r7, #3]
 80108b2:	b29a      	uxth	r2, r3
 80108b4:	68bb      	ldr	r3, [r7, #8]
 80108b6:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	781b      	ldrb	r3, [r3, #0]
 80108be:	b2db      	uxtb	r3, r3
 80108c0:	2b0b      	cmp	r3, #11
 80108c2:	d10c      	bne.n	80108de <USBH_MSC_UnitIsReady+0x44>
 80108c4:	78fb      	ldrb	r3, [r7, #3]
 80108c6:	68ba      	ldr	r2, [r7, #8]
 80108c8:	2134      	movs	r1, #52	@ 0x34
 80108ca:	fb01 f303 	mul.w	r3, r1, r3
 80108ce:	4413      	add	r3, r2
 80108d0:	3391      	adds	r3, #145	@ 0x91
 80108d2:	781b      	ldrb	r3, [r3, #0]
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d102      	bne.n	80108de <USBH_MSC_UnitIsReady+0x44>
  {
    res = 1U;
 80108d8:	2301      	movs	r3, #1
 80108da:	73fb      	strb	r3, [r7, #15]
 80108dc:	e001      	b.n	80108e2 <USBH_MSC_UnitIsReady+0x48>
  }
  else
  {
    res = 0U;
 80108de:	2300      	movs	r3, #0
 80108e0:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 80108e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80108e4:	4618      	mov	r0, r3
 80108e6:	3714      	adds	r7, #20
 80108e8:	46bd      	mov	sp, r7
 80108ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ee:	4770      	bx	lr

080108f0 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 80108f0:	b580      	push	{r7, lr}
 80108f2:	b086      	sub	sp, #24
 80108f4:	af00      	add	r7, sp, #0
 80108f6:	60f8      	str	r0, [r7, #12]
 80108f8:	460b      	mov	r3, r1
 80108fa:	607a      	str	r2, [r7, #4]
 80108fc:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8010904:	69db      	ldr	r3, [r3, #28]
 8010906:	617b      	str	r3, [r7, #20]

  /* Store the current lun */
  MSC_Handle->current_lun = lun;
 8010908:	7afb      	ldrb	r3, [r7, #11]
 801090a:	b29a      	uxth	r2, r3
 801090c:	697b      	ldr	r3, [r7, #20]
 801090e:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8

  if (phost->gState == HOST_CLASS)
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	781b      	ldrb	r3, [r3, #0]
 8010916:	b2db      	uxtb	r3, r3
 8010918:	2b0b      	cmp	r3, #11
 801091a:	d10d      	bne.n	8010938 <USBH_MSC_GetLUNInfo+0x48>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 801091c:	7afb      	ldrb	r3, [r7, #11]
 801091e:	2234      	movs	r2, #52	@ 0x34
 8010920:	fb02 f303 	mul.w	r3, r2, r3
 8010924:	3390      	adds	r3, #144	@ 0x90
 8010926:	697a      	ldr	r2, [r7, #20]
 8010928:	4413      	add	r3, r2
 801092a:	2234      	movs	r2, #52	@ 0x34
 801092c:	4619      	mov	r1, r3
 801092e:	6878      	ldr	r0, [r7, #4]
 8010930:	f004 fb12 	bl	8014f58 <memcpy>
    return USBH_OK;
 8010934:	2300      	movs	r3, #0
 8010936:	e000      	b.n	801093a <USBH_MSC_GetLUNInfo+0x4a>
  }
  else
  {
    return USBH_FAIL;
 8010938:	2302      	movs	r3, #2
  }
}
 801093a:	4618      	mov	r0, r3
 801093c:	3718      	adds	r7, #24
 801093e:	46bd      	mov	sp, r7
 8010940:	bd80      	pop	{r7, pc}

08010942 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 8010942:	b580      	push	{r7, lr}
 8010944:	b088      	sub	sp, #32
 8010946:	af02      	add	r7, sp, #8
 8010948:	60f8      	str	r0, [r7, #12]
 801094a:	607a      	str	r2, [r7, #4]
 801094c:	603b      	str	r3, [r7, #0]
 801094e:	460b      	mov	r3, r1
 8010950:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8010958:	69db      	ldr	r3, [r3, #28]
 801095a:	617b      	str	r3, [r7, #20]

  /* Store the current lun */
  MSC_Handle->current_lun = lun;
 801095c:	7afb      	ldrb	r3, [r7, #11]
 801095e:	b29a      	uxth	r2, r3
 8010960:	697b      	ldr	r3, [r7, #20]
 8010962:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8

  if ((phost->device.is_connected == 0U) ||
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 801096c:	b2db      	uxtb	r3, r3
 801096e:	2b00      	cmp	r3, #0
 8010970:	d00e      	beq.n	8010990 <USBH_MSC_Read+0x4e>
      (phost->gState != HOST_CLASS) ||
 8010972:	68fb      	ldr	r3, [r7, #12]
 8010974:	781b      	ldrb	r3, [r3, #0]
 8010976:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8010978:	2b0b      	cmp	r3, #11
 801097a:	d109      	bne.n	8010990 <USBH_MSC_Read+0x4e>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 801097c:	7afb      	ldrb	r3, [r7, #11]
 801097e:	697a      	ldr	r2, [r7, #20]
 8010980:	2134      	movs	r1, #52	@ 0x34
 8010982:	fb01 f303 	mul.w	r3, r1, r3
 8010986:	4413      	add	r3, r2
 8010988:	3390      	adds	r3, #144	@ 0x90
 801098a:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 801098c:	2b01      	cmp	r3, #1
 801098e:	d001      	beq.n	8010994 <USBH_MSC_Read+0x52>
  {
    return  USBH_FAIL;
 8010990:	2302      	movs	r3, #2
 8010992:	e032      	b.n	80109fa <USBH_MSC_Read+0xb8>
  }

  MSC_Handle->unit[lun].state = MSC_READ;
 8010994:	7afb      	ldrb	r3, [r7, #11]
 8010996:	697a      	ldr	r2, [r7, #20]
 8010998:	2134      	movs	r1, #52	@ 0x34
 801099a:	fb01 f303 	mul.w	r3, r1, r3
 801099e:	4413      	add	r3, r2
 80109a0:	3390      	adds	r3, #144	@ 0x90
 80109a2:	2206      	movs	r2, #6
 80109a4:	701a      	strb	r2, [r3, #0]

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 80109a6:	7af9      	ldrb	r1, [r7, #11]
 80109a8:	6a3b      	ldr	r3, [r7, #32]
 80109aa:	9300      	str	r3, [sp, #0]
 80109ac:	683b      	ldr	r3, [r7, #0]
 80109ae:	687a      	ldr	r2, [r7, #4]
 80109b0:	68f8      	ldr	r0, [r7, #12]
 80109b2:	f000 fd72 	bl	801149a <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 80109bc:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80109be:	e013      	b.n	80109e8 <USBH_MSC_Read+0xa6>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	f8d3 2594 	ldr.w	r2, [r3, #1428]	@ 0x594
 80109c6:	693b      	ldr	r3, [r7, #16]
 80109c8:	1ad2      	subs	r2, r2, r3
 80109ca:	6a3b      	ldr	r3, [r7, #32]
 80109cc:	f242 7110 	movw	r1, #10000	@ 0x2710
 80109d0:	fb01 f303 	mul.w	r3, r1, r3
 80109d4:	429a      	cmp	r2, r3
 80109d6:	d805      	bhi.n	80109e4 <USBH_MSC_Read+0xa2>
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 80109de:	b2db      	uxtb	r3, r3
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d101      	bne.n	80109e8 <USBH_MSC_Read+0xa6>
    {
      return USBH_FAIL;
 80109e4:	2302      	movs	r3, #2
 80109e6:	e008      	b.n	80109fa <USBH_MSC_Read+0xb8>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80109e8:	7afb      	ldrb	r3, [r7, #11]
 80109ea:	4619      	mov	r1, r3
 80109ec:	68f8      	ldr	r0, [r7, #12]
 80109ee:	f7ff fe84 	bl	80106fa <USBH_MSC_RdWrProcess>
 80109f2:	4603      	mov	r3, r0
 80109f4:	2b01      	cmp	r3, #1
 80109f6:	d0e3      	beq.n	80109c0 <USBH_MSC_Read+0x7e>
    }
  }

  return USBH_OK;
 80109f8:	2300      	movs	r3, #0
}
 80109fa:	4618      	mov	r0, r3
 80109fc:	3718      	adds	r7, #24
 80109fe:	46bd      	mov	sp, r7
 8010a00:	bd80      	pop	{r7, pc}

08010a02 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 8010a02:	b580      	push	{r7, lr}
 8010a04:	b088      	sub	sp, #32
 8010a06:	af02      	add	r7, sp, #8
 8010a08:	60f8      	str	r0, [r7, #12]
 8010a0a:	607a      	str	r2, [r7, #4]
 8010a0c:	603b      	str	r3, [r7, #0]
 8010a0e:	460b      	mov	r3, r1
 8010a10:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8010a12:	68fb      	ldr	r3, [r7, #12]
 8010a14:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8010a18:	69db      	ldr	r3, [r3, #28]
 8010a1a:	617b      	str	r3, [r7, #20]

  /* Store the current lun */
  MSC_Handle->current_lun = lun;
 8010a1c:	7afb      	ldrb	r3, [r7, #11]
 8010a1e:	b29a      	uxth	r2, r3
 8010a20:	697b      	ldr	r3, [r7, #20]
 8010a22:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8

  if ((phost->device.is_connected == 0U) ||
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 8010a2c:	b2db      	uxtb	r3, r3
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d00e      	beq.n	8010a50 <USBH_MSC_Write+0x4e>
      (phost->gState != HOST_CLASS) ||
 8010a32:	68fb      	ldr	r3, [r7, #12]
 8010a34:	781b      	ldrb	r3, [r3, #0]
 8010a36:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8010a38:	2b0b      	cmp	r3, #11
 8010a3a:	d109      	bne.n	8010a50 <USBH_MSC_Write+0x4e>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8010a3c:	7afb      	ldrb	r3, [r7, #11]
 8010a3e:	697a      	ldr	r2, [r7, #20]
 8010a40:	2134      	movs	r1, #52	@ 0x34
 8010a42:	fb01 f303 	mul.w	r3, r1, r3
 8010a46:	4413      	add	r3, r2
 8010a48:	3390      	adds	r3, #144	@ 0x90
 8010a4a:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 8010a4c:	2b01      	cmp	r3, #1
 8010a4e:	d001      	beq.n	8010a54 <USBH_MSC_Write+0x52>
  {
    return  USBH_FAIL;
 8010a50:	2302      	movs	r3, #2
 8010a52:	e032      	b.n	8010aba <USBH_MSC_Write+0xb8>
  }

  MSC_Handle->unit[lun].state = MSC_WRITE;
 8010a54:	7afb      	ldrb	r3, [r7, #11]
 8010a56:	697a      	ldr	r2, [r7, #20]
 8010a58:	2134      	movs	r1, #52	@ 0x34
 8010a5a:	fb01 f303 	mul.w	r3, r1, r3
 8010a5e:	4413      	add	r3, r2
 8010a60:	3390      	adds	r3, #144	@ 0x90
 8010a62:	2207      	movs	r2, #7
 8010a64:	701a      	strb	r2, [r3, #0]

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 8010a66:	7af9      	ldrb	r1, [r7, #11]
 8010a68:	6a3b      	ldr	r3, [r7, #32]
 8010a6a:	9300      	str	r3, [sp, #0]
 8010a6c:	683b      	ldr	r3, [r7, #0]
 8010a6e:	687a      	ldr	r2, [r7, #4]
 8010a70:	68f8      	ldr	r0, [r7, #12]
 8010a72:	f000 fca2 	bl	80113ba <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 8010a76:	68fb      	ldr	r3, [r7, #12]
 8010a78:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 8010a7c:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8010a7e:	e013      	b.n	8010aa8 <USBH_MSC_Write+0xa6>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	f8d3 2594 	ldr.w	r2, [r3, #1428]	@ 0x594
 8010a86:	693b      	ldr	r3, [r7, #16]
 8010a88:	1ad2      	subs	r2, r2, r3
 8010a8a:	6a3b      	ldr	r3, [r7, #32]
 8010a8c:	f242 7110 	movw	r1, #10000	@ 0x2710
 8010a90:	fb01 f303 	mul.w	r3, r1, r3
 8010a94:	429a      	cmp	r2, r3
 8010a96:	d805      	bhi.n	8010aa4 <USBH_MSC_Write+0xa2>
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 8010a9e:	b2db      	uxtb	r3, r3
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d101      	bne.n	8010aa8 <USBH_MSC_Write+0xa6>
    {
      return USBH_FAIL;
 8010aa4:	2302      	movs	r3, #2
 8010aa6:	e008      	b.n	8010aba <USBH_MSC_Write+0xb8>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8010aa8:	7afb      	ldrb	r3, [r7, #11]
 8010aaa:	4619      	mov	r1, r3
 8010aac:	68f8      	ldr	r0, [r7, #12]
 8010aae:	f7ff fe24 	bl	80106fa <USBH_MSC_RdWrProcess>
 8010ab2:	4603      	mov	r3, r0
 8010ab4:	2b01      	cmp	r3, #1
 8010ab6:	d0e3      	beq.n	8010a80 <USBH_MSC_Write+0x7e>
    }
  }

  return USBH_OK;
 8010ab8:	2300      	movs	r3, #0
}
 8010aba:	4618      	mov	r0, r3
 8010abc:	3718      	adds	r7, #24
 8010abe:	46bd      	mov	sp, r7
 8010ac0:	bd80      	pop	{r7, pc}

08010ac2 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 8010ac2:	b580      	push	{r7, lr}
 8010ac4:	b082      	sub	sp, #8
 8010ac6:	af00      	add	r7, sp, #0
 8010ac8:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	2221      	movs	r2, #33	@ 0x21
 8010ace:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	22ff      	movs	r2, #255	@ 0xff
 8010ad4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	2200      	movs	r2, #0
 8010ada:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	2200      	movs	r2, #0
 8010ae0:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	2200      	movs	r2, #0
 8010ae6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 8010ae8:	2200      	movs	r2, #0
 8010aea:	2100      	movs	r1, #0
 8010aec:	6878      	ldr	r0, [r7, #4]
 8010aee:	f001 ff4a 	bl	8012986 <USBH_CtlReq>
 8010af2:	4603      	mov	r3, r0
}
 8010af4:	4618      	mov	r0, r3
 8010af6:	3708      	adds	r7, #8
 8010af8:	46bd      	mov	sp, r7
 8010afa:	bd80      	pop	{r7, pc}

08010afc <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8010afc:	b580      	push	{r7, lr}
 8010afe:	b082      	sub	sp, #8
 8010b00:	af00      	add	r7, sp, #0
 8010b02:	6078      	str	r0, [r7, #4]
 8010b04:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	22a1      	movs	r2, #161	@ 0xa1
 8010b0a:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	22fe      	movs	r2, #254	@ 0xfe
 8010b10:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	2200      	movs	r2, #0
 8010b16:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	2200      	movs	r2, #0
 8010b1c:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	2201      	movs	r2, #1
 8010b22:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 8010b24:	2201      	movs	r2, #1
 8010b26:	6839      	ldr	r1, [r7, #0]
 8010b28:	6878      	ldr	r0, [r7, #4]
 8010b2a:	f001 ff2c 	bl	8012986 <USBH_CtlReq>
 8010b2e:	4603      	mov	r3, r0
}
 8010b30:	4618      	mov	r0, r3
 8010b32:	3708      	adds	r7, #8
 8010b34:	46bd      	mov	sp, r7
 8010b36:	bd80      	pop	{r7, pc}

08010b38 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 8010b38:	b480      	push	{r7}
 8010b3a:	b085      	sub	sp, #20
 8010b3c:	af00      	add	r7, sp, #0
 8010b3e:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8010b46:	69db      	ldr	r3, [r3, #28]
 8010b48:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	4a09      	ldr	r2, [pc, #36]	@ (8010b74 <USBH_MSC_BOT_Init+0x3c>)
 8010b4e:	655a      	str	r2, [r3, #84]	@ 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	4a09      	ldr	r2, [pc, #36]	@ (8010b78 <USBH_MSC_BOT_Init+0x40>)
 8010b54:	659a      	str	r2, [r3, #88]	@ 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	2201      	movs	r2, #1
 8010b5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	2201      	movs	r2, #1
 8010b62:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52

  return USBH_OK;
 8010b66:	2300      	movs	r3, #0
}
 8010b68:	4618      	mov	r0, r3
 8010b6a:	3714      	adds	r7, #20
 8010b6c:	46bd      	mov	sp, r7
 8010b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b72:	4770      	bx	lr
 8010b74:	43425355 	.word	0x43425355
 8010b78:	20304050 	.word	0x20304050

08010b7c <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b088      	sub	sp, #32
 8010b80:	af02      	add	r7, sp, #8
 8010b82:	6078      	str	r0, [r7, #4]
 8010b84:	460b      	mov	r3, r1
 8010b86:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 8010b88:	2301      	movs	r3, #1
 8010b8a:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 8010b8c:	2301      	movs	r3, #1
 8010b8e:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 8010b90:	2301      	movs	r3, #1
 8010b92:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8010b94:	2300      	movs	r3, #0
 8010b96:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8010b9e:	69db      	ldr	r3, [r3, #28]
 8010ba0:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 8010ba6:	693b      	ldr	r3, [r7, #16]
 8010ba8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8010bac:	3b01      	subs	r3, #1
 8010bae:	2b0a      	cmp	r3, #10
 8010bb0:	f200 819e 	bhi.w	8010ef0 <USBH_MSC_BOT_Process+0x374>
 8010bb4:	a201      	add	r2, pc, #4	@ (adr r2, 8010bbc <USBH_MSC_BOT_Process+0x40>)
 8010bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bba:	bf00      	nop
 8010bbc:	08010be9 	.word	0x08010be9
 8010bc0:	08010c11 	.word	0x08010c11
 8010bc4:	08010c7b 	.word	0x08010c7b
 8010bc8:	08010c99 	.word	0x08010c99
 8010bcc:	08010d1d 	.word	0x08010d1d
 8010bd0:	08010d3f 	.word	0x08010d3f
 8010bd4:	08010dd7 	.word	0x08010dd7
 8010bd8:	08010df3 	.word	0x08010df3
 8010bdc:	08010e45 	.word	0x08010e45
 8010be0:	08010e75 	.word	0x08010e75
 8010be4:	08010ed7 	.word	0x08010ed7
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8010be8:	693b      	ldr	r3, [r7, #16]
 8010bea:	78fa      	ldrb	r2, [r7, #3]
 8010bec:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 8010bf0:	693b      	ldr	r3, [r7, #16]
 8010bf2:	2202      	movs	r2, #2
 8010bf4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 8010bf8:	693b      	ldr	r3, [r7, #16]
 8010bfa:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 8010bfe:	693b      	ldr	r3, [r7, #16]
 8010c00:	795b      	ldrb	r3, [r3, #5]
 8010c02:	2201      	movs	r2, #1
 8010c04:	9200      	str	r2, [sp, #0]
 8010c06:	221f      	movs	r2, #31
 8010c08:	6878      	ldr	r0, [r7, #4]
 8010c0a:	f002 f8ca 	bl	8012da2 <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 8010c0e:	e17e      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8010c10:	693b      	ldr	r3, [r7, #16]
 8010c12:	795b      	ldrb	r3, [r3, #5]
 8010c14:	4619      	mov	r1, r3
 8010c16:	6878      	ldr	r0, [r7, #4]
 8010c18:	f7f0 f991 	bl	8000f3e <USBH_LL_GetURBState>
 8010c1c:	4603      	mov	r3, r0
 8010c1e:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8010c20:	7d3b      	ldrb	r3, [r7, #20]
 8010c22:	2b01      	cmp	r3, #1
 8010c24:	d118      	bne.n	8010c58 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 8010c26:	693b      	ldr	r3, [r7, #16]
 8010c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d00f      	beq.n	8010c4e <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 8010c2e:	693b      	ldr	r3, [r7, #16]
 8010c30:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8010c34:	b25b      	sxtb	r3, r3
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	da04      	bge.n	8010c44 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 8010c3a:	693b      	ldr	r3, [r7, #16]
 8010c3c:	2203      	movs	r2, #3
 8010c3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8010c42:	e157      	b.n	8010ef4 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 8010c44:	693b      	ldr	r3, [r7, #16]
 8010c46:	2205      	movs	r2, #5
 8010c48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010c4c:	e152      	b.n	8010ef4 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8010c4e:	693b      	ldr	r3, [r7, #16]
 8010c50:	2207      	movs	r2, #7
 8010c52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010c56:	e14d      	b.n	8010ef4 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 8010c58:	7d3b      	ldrb	r3, [r7, #20]
 8010c5a:	2b02      	cmp	r3, #2
 8010c5c:	d104      	bne.n	8010c68 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8010c5e:	693b      	ldr	r3, [r7, #16]
 8010c60:	2201      	movs	r2, #1
 8010c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010c66:	e145      	b.n	8010ef4 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 8010c68:	7d3b      	ldrb	r3, [r7, #20]
 8010c6a:	2b05      	cmp	r3, #5
 8010c6c:	f040 8142 	bne.w	8010ef4 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_ERROR_OUT;
 8010c70:	693b      	ldr	r3, [r7, #16]
 8010c72:	220a      	movs	r2, #10
 8010c74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010c78:	e13c      	b.n	8010ef4 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8010c7a:	693b      	ldr	r3, [r7, #16]
 8010c7c:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 8010c80:	693b      	ldr	r3, [r7, #16]
 8010c82:	895a      	ldrh	r2, [r3, #10]
 8010c84:	693b      	ldr	r3, [r7, #16]
 8010c86:	791b      	ldrb	r3, [r3, #4]
 8010c88:	6878      	ldr	r0, [r7, #4]
 8010c8a:	f002 f8af 	bl	8012dec <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 8010c8e:	693b      	ldr	r3, [r7, #16]
 8010c90:	2204      	movs	r2, #4
 8010c92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      break;
 8010c96:	e13a      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8010c98:	693b      	ldr	r3, [r7, #16]
 8010c9a:	791b      	ldrb	r3, [r3, #4]
 8010c9c:	4619      	mov	r1, r3
 8010c9e:	6878      	ldr	r0, [r7, #4]
 8010ca0:	f7f0 f94d 	bl	8000f3e <USBH_LL_GetURBState>
 8010ca4:	4603      	mov	r3, r0
 8010ca6:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8010ca8:	7d3b      	ldrb	r3, [r7, #20]
 8010caa:	2b01      	cmp	r3, #1
 8010cac:	d12d      	bne.n	8010d0a <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 8010cae:	693b      	ldr	r3, [r7, #16]
 8010cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010cb2:	693a      	ldr	r2, [r7, #16]
 8010cb4:	8952      	ldrh	r2, [r2, #10]
 8010cb6:	4293      	cmp	r3, r2
 8010cb8:	d910      	bls.n	8010cdc <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 8010cba:	693b      	ldr	r3, [r7, #16]
 8010cbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010cc0:	693a      	ldr	r2, [r7, #16]
 8010cc2:	8952      	ldrh	r2, [r2, #10]
 8010cc4:	441a      	add	r2, r3
 8010cc6:	693b      	ldr	r3, [r7, #16]
 8010cc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 8010ccc:	693b      	ldr	r3, [r7, #16]
 8010cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010cd0:	693a      	ldr	r2, [r7, #16]
 8010cd2:	8952      	ldrh	r2, [r2, #10]
 8010cd4:	1a9a      	subs	r2, r3, r2
 8010cd6:	693b      	ldr	r3, [r7, #16]
 8010cd8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010cda:	e002      	b.n	8010ce2 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8010cdc:	693b      	ldr	r3, [r7, #16]
 8010cde:	2200      	movs	r2, #0
 8010ce0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8010ce2:	693b      	ldr	r3, [r7, #16]
 8010ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d00a      	beq.n	8010d00 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8010cea:	693b      	ldr	r3, [r7, #16]
 8010cec:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 8010cf0:	693b      	ldr	r3, [r7, #16]
 8010cf2:	895a      	ldrh	r2, [r3, #10]
 8010cf4:	693b      	ldr	r3, [r7, #16]
 8010cf6:	791b      	ldrb	r3, [r3, #4]
 8010cf8:	6878      	ldr	r0, [r7, #4]
 8010cfa:	f002 f877 	bl	8012dec <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 8010cfe:	e0fb      	b.n	8010ef8 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8010d00:	693b      	ldr	r3, [r7, #16]
 8010d02:	2207      	movs	r2, #7
 8010d04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010d08:	e0f6      	b.n	8010ef8 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 8010d0a:	7d3b      	ldrb	r3, [r7, #20]
 8010d0c:	2b05      	cmp	r3, #5
 8010d0e:	f040 80f3 	bne.w	8010ef8 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8010d12:	693b      	ldr	r3, [r7, #16]
 8010d14:	2209      	movs	r2, #9
 8010d16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010d1a:	e0ed      	b.n	8010ef8 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8010d1c:	693b      	ldr	r3, [r7, #16]
 8010d1e:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 8010d22:	693b      	ldr	r3, [r7, #16]
 8010d24:	891a      	ldrh	r2, [r3, #8]
 8010d26:	693b      	ldr	r3, [r7, #16]
 8010d28:	795b      	ldrb	r3, [r3, #5]
 8010d2a:	2001      	movs	r0, #1
 8010d2c:	9000      	str	r0, [sp, #0]
 8010d2e:	6878      	ldr	r0, [r7, #4]
 8010d30:	f002 f837 	bl	8012da2 <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 8010d34:	693b      	ldr	r3, [r7, #16]
 8010d36:	2206      	movs	r2, #6
 8010d38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010d3c:	e0e7      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8010d3e:	693b      	ldr	r3, [r7, #16]
 8010d40:	795b      	ldrb	r3, [r3, #5]
 8010d42:	4619      	mov	r1, r3
 8010d44:	6878      	ldr	r0, [r7, #4]
 8010d46:	f7f0 f8fa 	bl	8000f3e <USBH_LL_GetURBState>
 8010d4a:	4603      	mov	r3, r0
 8010d4c:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8010d4e:	7d3b      	ldrb	r3, [r7, #20]
 8010d50:	2b01      	cmp	r3, #1
 8010d52:	d12f      	bne.n	8010db4 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 8010d54:	693b      	ldr	r3, [r7, #16]
 8010d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d58:	693a      	ldr	r2, [r7, #16]
 8010d5a:	8912      	ldrh	r2, [r2, #8]
 8010d5c:	4293      	cmp	r3, r2
 8010d5e:	d910      	bls.n	8010d82 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 8010d60:	693b      	ldr	r3, [r7, #16]
 8010d62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010d66:	693a      	ldr	r2, [r7, #16]
 8010d68:	8912      	ldrh	r2, [r2, #8]
 8010d6a:	441a      	add	r2, r3
 8010d6c:	693b      	ldr	r3, [r7, #16]
 8010d6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 8010d72:	693b      	ldr	r3, [r7, #16]
 8010d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d76:	693a      	ldr	r2, [r7, #16]
 8010d78:	8912      	ldrh	r2, [r2, #8]
 8010d7a:	1a9a      	subs	r2, r3, r2
 8010d7c:	693b      	ldr	r3, [r7, #16]
 8010d7e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010d80:	e002      	b.n	8010d88 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8010d82:	693b      	ldr	r3, [r7, #16]
 8010d84:	2200      	movs	r2, #0
 8010d86:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 8010d88:	693b      	ldr	r3, [r7, #16]
 8010d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d00c      	beq.n	8010daa <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8010d90:	693b      	ldr	r3, [r7, #16]
 8010d92:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 8010d96:	693b      	ldr	r3, [r7, #16]
 8010d98:	891a      	ldrh	r2, [r3, #8]
 8010d9a:	693b      	ldr	r3, [r7, #16]
 8010d9c:	795b      	ldrb	r3, [r3, #5]
 8010d9e:	2001      	movs	r0, #1
 8010da0:	9000      	str	r0, [sp, #0]
 8010da2:	6878      	ldr	r0, [r7, #4]
 8010da4:	f001 fffd 	bl	8012da2 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 8010da8:	e0a8      	b.n	8010efc <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8010daa:	693b      	ldr	r3, [r7, #16]
 8010dac:	2207      	movs	r2, #7
 8010dae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010db2:	e0a3      	b.n	8010efc <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 8010db4:	7d3b      	ldrb	r3, [r7, #20]
 8010db6:	2b02      	cmp	r3, #2
 8010db8:	d104      	bne.n	8010dc4 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state = BOT_DATA_OUT;
 8010dba:	693b      	ldr	r3, [r7, #16]
 8010dbc:	2205      	movs	r2, #5
 8010dbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010dc2:	e09b      	b.n	8010efc <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 8010dc4:	7d3b      	ldrb	r3, [r7, #20]
 8010dc6:	2b05      	cmp	r3, #5
 8010dc8:	f040 8098 	bne.w	8010efc <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state = BOT_ERROR_OUT;
 8010dcc:	693b      	ldr	r3, [r7, #16]
 8010dce:	220a      	movs	r2, #10
 8010dd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010dd4:	e092      	b.n	8010efc <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 8010dd6:	693b      	ldr	r3, [r7, #16]
 8010dd8:	f103 0178 	add.w	r1, r3, #120	@ 0x78
 8010ddc:	693b      	ldr	r3, [r7, #16]
 8010dde:	791b      	ldrb	r3, [r3, #4]
 8010de0:	220d      	movs	r2, #13
 8010de2:	6878      	ldr	r0, [r7, #4]
 8010de4:	f002 f802 	bl	8012dec <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_RECEIVE_CSW_WAIT;
 8010de8:	693b      	ldr	r3, [r7, #16]
 8010dea:	2208      	movs	r2, #8
 8010dec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010df0:	e08d      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 8010df2:	693b      	ldr	r3, [r7, #16]
 8010df4:	791b      	ldrb	r3, [r3, #4]
 8010df6:	4619      	mov	r1, r3
 8010df8:	6878      	ldr	r0, [r7, #4]
 8010dfa:	f7f0 f8a0 	bl	8000f3e <USBH_LL_GetURBState>
 8010dfe:	4603      	mov	r3, r0
 8010e00:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 8010e02:	7d3b      	ldrb	r3, [r7, #20]
 8010e04:	2b01      	cmp	r3, #1
 8010e06:	d115      	bne.n	8010e34 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8010e08:	693b      	ldr	r3, [r7, #16]
 8010e0a:	2201      	movs	r2, #1
 8010e0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8010e10:	693b      	ldr	r3, [r7, #16]
 8010e12:	2201      	movs	r2, #1
 8010e14:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 8010e18:	6878      	ldr	r0, [r7, #4]
 8010e1a:	f000 f8a9 	bl	8010f70 <USBH_MSC_DecodeCSW>
 8010e1e:	4603      	mov	r3, r0
 8010e20:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 8010e22:	7d7b      	ldrb	r3, [r7, #21]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d102      	bne.n	8010e2e <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 8010e28:	2300      	movs	r3, #0
 8010e2a:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 8010e2c:	e068      	b.n	8010f00 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 8010e2e:	2302      	movs	r3, #2
 8010e30:	75fb      	strb	r3, [r7, #23]
      break;
 8010e32:	e065      	b.n	8010f00 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 8010e34:	7d3b      	ldrb	r3, [r7, #20]
 8010e36:	2b05      	cmp	r3, #5
 8010e38:	d162      	bne.n	8010f00 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 8010e3a:	693b      	ldr	r3, [r7, #16]
 8010e3c:	2209      	movs	r2, #9
 8010e3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010e42:	e05d      	b.n	8010f00 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 8010e44:	78fb      	ldrb	r3, [r7, #3]
 8010e46:	2200      	movs	r2, #0
 8010e48:	4619      	mov	r1, r3
 8010e4a:	6878      	ldr	r0, [r7, #4]
 8010e4c:	f000 f864 	bl	8010f18 <USBH_MSC_BOT_Abort>
 8010e50:	4603      	mov	r3, r0
 8010e52:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8010e54:	7dbb      	ldrb	r3, [r7, #22]
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d104      	bne.n	8010e64 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8010e5a:	693b      	ldr	r3, [r7, #16]
 8010e5c:	2207      	movs	r2, #7
 8010e5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 8010e62:	e04f      	b.n	8010f04 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 8010e64:	7dbb      	ldrb	r3, [r7, #22]
 8010e66:	2b04      	cmp	r3, #4
 8010e68:	d14c      	bne.n	8010f04 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8010e6a:	693b      	ldr	r3, [r7, #16]
 8010e6c:	220b      	movs	r2, #11
 8010e6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010e72:	e047      	b.n	8010f04 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 8010e74:	78fb      	ldrb	r3, [r7, #3]
 8010e76:	2201      	movs	r2, #1
 8010e78:	4619      	mov	r1, r3
 8010e7a:	6878      	ldr	r0, [r7, #4]
 8010e7c:	f000 f84c 	bl	8010f18 <USBH_MSC_BOT_Abort>
 8010e80:	4603      	mov	r3, r0
 8010e82:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 8010e84:	7dbb      	ldrb	r3, [r7, #22]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d11d      	bne.n	8010ec6 <USBH_MSC_BOT_Process+0x34a>
      {
        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 8010e8a:	693b      	ldr	r3, [r7, #16]
 8010e8c:	795b      	ldrb	r3, [r3, #5]
 8010e8e:	4619      	mov	r1, r3
 8010e90:	6878      	ldr	r0, [r7, #4]
 8010e92:	f7f0 f8b7 	bl	8001004 <USBH_LL_GetToggle>
 8010e96:	4603      	mov	r3, r0
 8010e98:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 8010e9a:	693b      	ldr	r3, [r7, #16]
 8010e9c:	7959      	ldrb	r1, [r3, #5]
 8010e9e:	7bfb      	ldrb	r3, [r7, #15]
 8010ea0:	f1c3 0301 	rsb	r3, r3, #1
 8010ea4:	b2db      	uxtb	r3, r3
 8010ea6:	461a      	mov	r2, r3
 8010ea8:	6878      	ldr	r0, [r7, #4]
 8010eaa:	f7f0 f879 	bl	8000fa0 <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8010eae:	693b      	ldr	r3, [r7, #16]
 8010eb0:	791b      	ldrb	r3, [r3, #4]
 8010eb2:	2200      	movs	r2, #0
 8010eb4:	4619      	mov	r1, r3
 8010eb6:	6878      	ldr	r0, [r7, #4]
 8010eb8:	f7f0 f872 	bl	8000fa0 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 8010ebc:	693b      	ldr	r3, [r7, #16]
 8010ebe:	2209      	movs	r2, #9
 8010ec0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 8010ec4:	e020      	b.n	8010f08 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 8010ec6:	7dbb      	ldrb	r3, [r7, #22]
 8010ec8:	2b04      	cmp	r3, #4
 8010eca:	d11d      	bne.n	8010f08 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8010ecc:	693b      	ldr	r3, [r7, #16]
 8010ece:	220b      	movs	r2, #11
 8010ed0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      break;
 8010ed4:	e018      	b.n	8010f08 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 8010ed6:	6878      	ldr	r0, [r7, #4]
 8010ed8:	f7ff fdf3 	bl	8010ac2 <USBH_MSC_BOT_REQ_Reset>
 8010edc:	4603      	mov	r3, r0
 8010ede:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8010ee0:	7dfb      	ldrb	r3, [r7, #23]
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d112      	bne.n	8010f0c <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8010ee6:	693b      	ldr	r3, [r7, #16]
 8010ee8:	2201      	movs	r2, #1
 8010eea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      }
      break;
 8010eee:	e00d      	b.n	8010f0c <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 8010ef0:	bf00      	nop
 8010ef2:	e00c      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>
      break;
 8010ef4:	bf00      	nop
 8010ef6:	e00a      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>
      break;
 8010ef8:	bf00      	nop
 8010efa:	e008      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>
      break;
 8010efc:	bf00      	nop
 8010efe:	e006      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>
      break;
 8010f00:	bf00      	nop
 8010f02:	e004      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>
      break;
 8010f04:	bf00      	nop
 8010f06:	e002      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>
      break;
 8010f08:	bf00      	nop
 8010f0a:	e000      	b.n	8010f0e <USBH_MSC_BOT_Process+0x392>
      break;
 8010f0c:	bf00      	nop
  }
  return status;
 8010f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f10:	4618      	mov	r0, r3
 8010f12:	3718      	adds	r7, #24
 8010f14:	46bd      	mov	sp, r7
 8010f16:	bd80      	pop	{r7, pc}

08010f18 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8010f18:	b580      	push	{r7, lr}
 8010f1a:	b084      	sub	sp, #16
 8010f1c:	af00      	add	r7, sp, #0
 8010f1e:	6078      	str	r0, [r7, #4]
 8010f20:	460b      	mov	r3, r1
 8010f22:	70fb      	strb	r3, [r7, #3]
 8010f24:	4613      	mov	r3, r2
 8010f26:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 8010f28:	2302      	movs	r3, #2
 8010f2a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8010f32:	69db      	ldr	r3, [r3, #28]
 8010f34:	60bb      	str	r3, [r7, #8]

  switch (dir)
 8010f36:	78bb      	ldrb	r3, [r7, #2]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d002      	beq.n	8010f42 <USBH_MSC_BOT_Abort+0x2a>
 8010f3c:	2b01      	cmp	r3, #1
 8010f3e:	d009      	beq.n	8010f54 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 8010f40:	e011      	b.n	8010f66 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 8010f42:	68bb      	ldr	r3, [r7, #8]
 8010f44:	79db      	ldrb	r3, [r3, #7]
 8010f46:	4619      	mov	r1, r3
 8010f48:	6878      	ldr	r0, [r7, #4]
 8010f4a:	f001 f9e7 	bl	801231c <USBH_ClrFeature>
 8010f4e:	4603      	mov	r3, r0
 8010f50:	73fb      	strb	r3, [r7, #15]
      break;
 8010f52:	e008      	b.n	8010f66 <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 8010f54:	68bb      	ldr	r3, [r7, #8]
 8010f56:	799b      	ldrb	r3, [r3, #6]
 8010f58:	4619      	mov	r1, r3
 8010f5a:	6878      	ldr	r0, [r7, #4]
 8010f5c:	f001 f9de 	bl	801231c <USBH_ClrFeature>
 8010f60:	4603      	mov	r3, r0
 8010f62:	73fb      	strb	r3, [r7, #15]
      break;
 8010f64:	bf00      	nop
  }
  return status;
 8010f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f68:	4618      	mov	r0, r3
 8010f6a:	3710      	adds	r7, #16
 8010f6c:	46bd      	mov	sp, r7
 8010f6e:	bd80      	pop	{r7, pc}

08010f70 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 8010f70:	b580      	push	{r7, lr}
 8010f72:	b084      	sub	sp, #16
 8010f74:	af00      	add	r7, sp, #0
 8010f76:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8010f7e:	69db      	ldr	r3, [r3, #28]
 8010f80:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 8010f82:	2301      	movs	r3, #1
 8010f84:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 8010f86:	68bb      	ldr	r3, [r7, #8]
 8010f88:	791b      	ldrb	r3, [r3, #4]
 8010f8a:	4619      	mov	r1, r3
 8010f8c:	6878      	ldr	r0, [r7, #4]
 8010f8e:	f7ef ff6b 	bl	8000e68 <USBH_LL_GetLastXferSize>
 8010f92:	4603      	mov	r3, r0
 8010f94:	2b0d      	cmp	r3, #13
 8010f96:	d002      	beq.n	8010f9e <USBH_MSC_DecodeCSW+0x2e>
    (9) Ho > Dn (Host expects to send data to the device,
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/

    status = BOT_CSW_PHASE_ERROR;
 8010f98:	2302      	movs	r3, #2
 8010f9a:	73fb      	strb	r3, [r7, #15]
 8010f9c:	e024      	b.n	8010fe8 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 8010f9e:	68bb      	ldr	r3, [r7, #8]
 8010fa0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010fa2:	4a14      	ldr	r2, [pc, #80]	@ (8010ff4 <USBH_MSC_DecodeCSW+0x84>)
 8010fa4:	4293      	cmp	r3, r2
 8010fa6:	d11d      	bne.n	8010fe4 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 8010fa8:	68bb      	ldr	r3, [r7, #8]
 8010faa:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8010fac:	68bb      	ldr	r3, [r7, #8]
 8010fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010fb0:	429a      	cmp	r2, r3
 8010fb2:	d119      	bne.n	8010fe8 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 8010fb4:	68bb      	ldr	r3, [r7, #8]
 8010fb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d102      	bne.n	8010fc4 <USBH_MSC_DecodeCSW+0x54>
          Device intends to send data to the host)
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_CMD_PASSED;
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	73fb      	strb	r3, [r7, #15]
 8010fc2:	e011      	b.n	8010fe8 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 8010fc4:	68bb      	ldr	r3, [r7, #8]
 8010fc6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010fca:	2b01      	cmp	r3, #1
 8010fcc:	d102      	bne.n	8010fd4 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 8010fce:	2301      	movs	r3, #1
 8010fd0:	73fb      	strb	r3, [r7, #15]
 8010fd2:	e009      	b.n	8010fe8 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 8010fd4:	68bb      	ldr	r3, [r7, #8]
 8010fd6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010fda:	2b02      	cmp	r3, #2
 8010fdc:	d104      	bne.n	8010fe8 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 8010fde:	2302      	movs	r3, #2
 8010fe0:	73fb      	strb	r3, [r7, #15]
 8010fe2:	e001      	b.n	8010fe8 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 8010fe4:	2302      	movs	r3, #2
 8010fe6:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 8010fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010fea:	4618      	mov	r0, r3
 8010fec:	3710      	adds	r7, #16
 8010fee:	46bd      	mov	sp, r7
 8010ff0:	bd80      	pop	{r7, pc}
 8010ff2:	bf00      	nop
 8010ff4:	53425355 	.word	0x53425355

08010ff8 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	b084      	sub	sp, #16
 8010ffc:	af00      	add	r7, sp, #0
 8010ffe:	6078      	str	r0, [r7, #4]
 8011000:	460b      	mov	r3, r1
 8011002:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef error = USBH_FAIL;
 8011004:	2302      	movs	r3, #2
 8011006:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 801100e:	69db      	ldr	r3, [r3, #28]
 8011010:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 8011012:	68bb      	ldr	r3, [r7, #8]
 8011014:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8011018:	2b01      	cmp	r3, #1
 801101a:	d002      	beq.n	8011022 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 801101c:	2b02      	cmp	r3, #2
 801101e:	d021      	beq.n	8011064 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8011020:	e028      	b.n	8011074 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 8011022:	68bb      	ldr	r3, [r7, #8]
 8011024:	2200      	movs	r2, #0
 8011026:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8011028:	68bb      	ldr	r3, [r7, #8]
 801102a:	2200      	movs	r2, #0
 801102c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8011030:	68bb      	ldr	r3, [r7, #8]
 8011032:	220a      	movs	r2, #10
 8011034:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8011038:	68bb      	ldr	r3, [r7, #8]
 801103a:	3363      	adds	r3, #99	@ 0x63
 801103c:	2210      	movs	r2, #16
 801103e:	2100      	movs	r1, #0
 8011040:	4618      	mov	r0, r3
 8011042:	f003 ff45 	bl	8014ed0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0] = OPCODE_TEST_UNIT_READY;
 8011046:	68bb      	ldr	r3, [r7, #8]
 8011048:	2200      	movs	r2, #0
 801104a:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 801104e:	68bb      	ldr	r3, [r7, #8]
 8011050:	2201      	movs	r2, #1
 8011052:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8011056:	68bb      	ldr	r3, [r7, #8]
 8011058:	2202      	movs	r2, #2
 801105a:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      error = USBH_BUSY;
 801105e:	2301      	movs	r3, #1
 8011060:	73fb      	strb	r3, [r7, #15]
      break;
 8011062:	e007      	b.n	8011074 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 8011064:	78fb      	ldrb	r3, [r7, #3]
 8011066:	4619      	mov	r1, r3
 8011068:	6878      	ldr	r0, [r7, #4]
 801106a:	f7ff fd87 	bl	8010b7c <USBH_MSC_BOT_Process>
 801106e:	4603      	mov	r3, r0
 8011070:	73fb      	strb	r3, [r7, #15]
      break;
 8011072:	bf00      	nop
  }

  return error;
 8011074:	7bfb      	ldrb	r3, [r7, #15]
}
 8011076:	4618      	mov	r0, r3
 8011078:	3710      	adds	r7, #16
 801107a:	46bd      	mov	sp, r7
 801107c:	bd80      	pop	{r7, pc}

0801107e <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 801107e:	b580      	push	{r7, lr}
 8011080:	b086      	sub	sp, #24
 8011082:	af00      	add	r7, sp, #0
 8011084:	60f8      	str	r0, [r7, #12]
 8011086:	460b      	mov	r3, r1
 8011088:	607a      	str	r2, [r7, #4]
 801108a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_BUSY;
 801108c:	2301      	movs	r3, #1
 801108e:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8011096:	69db      	ldr	r3, [r3, #28]
 8011098:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 801109a:	693b      	ldr	r3, [r7, #16]
 801109c:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80110a0:	2b01      	cmp	r3, #1
 80110a2:	d002      	beq.n	80110aa <USBH_MSC_SCSI_ReadCapacity+0x2c>
 80110a4:	2b02      	cmp	r3, #2
 80110a6:	d027      	beq.n	80110f8 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 80110a8:	e05e      	b.n	8011168 <USBH_MSC_SCSI_ReadCapacity+0xea>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 80110aa:	693b      	ldr	r3, [r7, #16]
 80110ac:	2208      	movs	r2, #8
 80110ae:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80110b0:	693b      	ldr	r3, [r7, #16]
 80110b2:	2280      	movs	r2, #128	@ 0x80
 80110b4:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80110b8:	693b      	ldr	r3, [r7, #16]
 80110ba:	220a      	movs	r2, #10
 80110bc:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80110c0:	693b      	ldr	r3, [r7, #16]
 80110c2:	3363      	adds	r3, #99	@ 0x63
 80110c4:	2210      	movs	r2, #16
 80110c6:	2100      	movs	r1, #0
 80110c8:	4618      	mov	r0, r3
 80110ca:	f003 ff01 	bl	8014ed0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 80110ce:	693b      	ldr	r3, [r7, #16]
 80110d0:	2225      	movs	r2, #37	@ 0x25
 80110d2:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80110d6:	693b      	ldr	r3, [r7, #16]
 80110d8:	2201      	movs	r2, #1
 80110da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80110de:	693b      	ldr	r3, [r7, #16]
 80110e0:	2202      	movs	r2, #2
 80110e2:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 80110e6:	693b      	ldr	r3, [r7, #16]
 80110e8:	f103 0210 	add.w	r2, r3, #16
 80110ec:	693b      	ldr	r3, [r7, #16]
 80110ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 80110f2:	2301      	movs	r3, #1
 80110f4:	75fb      	strb	r3, [r7, #23]
      break;
 80110f6:	e037      	b.n	8011168 <USBH_MSC_SCSI_ReadCapacity+0xea>
      error = USBH_MSC_BOT_Process(phost, lun);
 80110f8:	7afb      	ldrb	r3, [r7, #11]
 80110fa:	4619      	mov	r1, r3
 80110fc:	68f8      	ldr	r0, [r7, #12]
 80110fe:	f7ff fd3d 	bl	8010b7c <USBH_MSC_BOT_Process>
 8011102:	4603      	mov	r3, r0
 8011104:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8011106:	7dfb      	ldrb	r3, [r7, #23]
 8011108:	2b00      	cmp	r3, #0
 801110a:	d12c      	bne.n	8011166 <USBH_MSC_SCSI_ReadCapacity+0xe8>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 801110c:	693b      	ldr	r3, [r7, #16]
 801110e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011112:	3303      	adds	r3, #3
 8011114:	781b      	ldrb	r3, [r3, #0]
 8011116:	461a      	mov	r2, r3
 8011118:	693b      	ldr	r3, [r7, #16]
 801111a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801111e:	3302      	adds	r3, #2
 8011120:	781b      	ldrb	r3, [r3, #0]
 8011122:	021b      	lsls	r3, r3, #8
 8011124:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8011126:	693b      	ldr	r3, [r7, #16]
 8011128:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801112c:	3301      	adds	r3, #1
 801112e:	781b      	ldrb	r3, [r3, #0]
 8011130:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8011132:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8011134:	693b      	ldr	r3, [r7, #16]
 8011136:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801113a:	781b      	ldrb	r3, [r3, #0]
 801113c:	061b      	lsls	r3, r3, #24
 801113e:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 8011144:	693b      	ldr	r3, [r7, #16]
 8011146:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801114a:	3307      	adds	r3, #7
 801114c:	781b      	ldrb	r3, [r3, #0]
 801114e:	461a      	mov	r2, r3
 8011150:	693b      	ldr	r3, [r7, #16]
 8011152:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011156:	3306      	adds	r3, #6
 8011158:	781b      	ldrb	r3, [r3, #0]
 801115a:	021b      	lsls	r3, r3, #8
 801115c:	b29b      	uxth	r3, r3
 801115e:	4313      	orrs	r3, r2
 8011160:	b29a      	uxth	r2, r3
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	809a      	strh	r2, [r3, #4]
      break;
 8011166:	bf00      	nop
  }

  return error;
 8011168:	7dfb      	ldrb	r3, [r7, #23]
}
 801116a:	4618      	mov	r0, r3
 801116c:	3718      	adds	r7, #24
 801116e:	46bd      	mov	sp, r7
 8011170:	bd80      	pop	{r7, pc}

08011172 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 8011172:	b580      	push	{r7, lr}
 8011174:	b086      	sub	sp, #24
 8011176:	af00      	add	r7, sp, #0
 8011178:	60f8      	str	r0, [r7, #12]
 801117a:	460b      	mov	r3, r1
 801117c:	607a      	str	r2, [r7, #4]
 801117e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 8011180:	2302      	movs	r3, #2
 8011182:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 801118a:	69db      	ldr	r3, [r3, #28]
 801118c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 801118e:	693b      	ldr	r3, [r7, #16]
 8011190:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8011194:	2b01      	cmp	r3, #1
 8011196:	d002      	beq.n	801119e <USBH_MSC_SCSI_Inquiry+0x2c>
 8011198:	2b02      	cmp	r3, #2
 801119a:	d03d      	beq.n	8011218 <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 801119c:	e089      	b.n	80112b2 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 801119e:	693b      	ldr	r3, [r7, #16]
 80111a0:	2224      	movs	r2, #36	@ 0x24
 80111a2:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80111a4:	693b      	ldr	r3, [r7, #16]
 80111a6:	2280      	movs	r2, #128	@ 0x80
 80111a8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80111ac:	693b      	ldr	r3, [r7, #16]
 80111ae:	220a      	movs	r2, #10
 80111b0:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 80111b4:	693b      	ldr	r3, [r7, #16]
 80111b6:	3363      	adds	r3, #99	@ 0x63
 80111b8:	220a      	movs	r2, #10
 80111ba:	2100      	movs	r1, #0
 80111bc:	4618      	mov	r0, r3
 80111be:	f003 fe87 	bl	8014ed0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0] = OPCODE_INQUIRY;
 80111c2:	693b      	ldr	r3, [r7, #16]
 80111c4:	2212      	movs	r2, #18
 80111c6:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[1] = (lun << 5);
 80111ca:	7afb      	ldrb	r3, [r7, #11]
 80111cc:	015b      	lsls	r3, r3, #5
 80111ce:	b2da      	uxtb	r2, r3
 80111d0:	693b      	ldr	r3, [r7, #16]
 80111d2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      MSC_Handle->hbot.cbw.field.CB[2] = 0U;
 80111d6:	693b      	ldr	r3, [r7, #16]
 80111d8:	2200      	movs	r2, #0
 80111da:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3] = 0U;
 80111de:	693b      	ldr	r3, [r7, #16]
 80111e0:	2200      	movs	r2, #0
 80111e2:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4] = 0x24U;
 80111e6:	693b      	ldr	r3, [r7, #16]
 80111e8:	2224      	movs	r2, #36	@ 0x24
 80111ea:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5] = 0U;
 80111ee:	693b      	ldr	r3, [r7, #16]
 80111f0:	2200      	movs	r2, #0
 80111f2:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 80111f6:	693b      	ldr	r3, [r7, #16]
 80111f8:	2201      	movs	r2, #1
 80111fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 80111fe:	693b      	ldr	r3, [r7, #16]
 8011200:	2202      	movs	r2, #2
 8011202:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8011206:	693b      	ldr	r3, [r7, #16]
 8011208:	f103 0210 	add.w	r2, r3, #16
 801120c:	693b      	ldr	r3, [r7, #16]
 801120e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 8011212:	2301      	movs	r3, #1
 8011214:	75fb      	strb	r3, [r7, #23]
      break;
 8011216:	e04c      	b.n	80112b2 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 8011218:	7afb      	ldrb	r3, [r7, #11]
 801121a:	4619      	mov	r1, r3
 801121c:	68f8      	ldr	r0, [r7, #12]
 801121e:	f7ff fcad 	bl	8010b7c <USBH_MSC_BOT_Process>
 8011222:	4603      	mov	r3, r0
 8011224:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8011226:	7dfb      	ldrb	r3, [r7, #23]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d141      	bne.n	80112b0 <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 801122c:	2222      	movs	r2, #34	@ 0x22
 801122e:	2100      	movs	r1, #0
 8011230:	6878      	ldr	r0, [r7, #4]
 8011232:	f003 fe4d 	bl	8014ed0 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8011236:	693b      	ldr	r3, [r7, #16]
 8011238:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801123c:	781b      	ldrb	r3, [r3, #0]
 801123e:	f003 031f 	and.w	r3, r3, #31
 8011242:	b2da      	uxtb	r2, r3
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 8011248:	693b      	ldr	r3, [r7, #16]
 801124a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801124e:	781b      	ldrb	r3, [r3, #0]
 8011250:	095b      	lsrs	r3, r3, #5
 8011252:	b2da      	uxtb	r2, r3
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 8011258:	693b      	ldr	r3, [r7, #16]
 801125a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801125e:	3301      	adds	r3, #1
 8011260:	781b      	ldrb	r3, [r3, #0]
 8011262:	b25b      	sxtb	r3, r3
 8011264:	2b00      	cmp	r3, #0
 8011266:	da03      	bge.n	8011270 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	2201      	movs	r2, #1
 801126c:	709a      	strb	r2, [r3, #2]
 801126e:	e002      	b.n	8011276 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	2200      	movs	r2, #0
 8011274:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	1cd8      	adds	r0, r3, #3
 801127a:	693b      	ldr	r3, [r7, #16]
 801127c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011280:	3308      	adds	r3, #8
 8011282:	2208      	movs	r2, #8
 8011284:	4619      	mov	r1, r3
 8011286:	f003 fe67 	bl	8014f58 <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	f103 000c 	add.w	r0, r3, #12
 8011290:	693b      	ldr	r3, [r7, #16]
 8011292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011296:	3310      	adds	r3, #16
 8011298:	2210      	movs	r2, #16
 801129a:	4619      	mov	r1, r3
 801129c:	f003 fe5c 	bl	8014f58 <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	331d      	adds	r3, #29
 80112a4:	693a      	ldr	r2, [r7, #16]
 80112a6:	f8d2 208c 	ldr.w	r2, [r2, #140]	@ 0x8c
 80112aa:	3220      	adds	r2, #32
 80112ac:	6812      	ldr	r2, [r2, #0]
 80112ae:	601a      	str	r2, [r3, #0]
      break;
 80112b0:	bf00      	nop
  }

  return error;
 80112b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80112b4:	4618      	mov	r0, r3
 80112b6:	3718      	adds	r7, #24
 80112b8:	46bd      	mov	sp, r7
 80112ba:	bd80      	pop	{r7, pc}

080112bc <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 80112bc:	b580      	push	{r7, lr}
 80112be:	b086      	sub	sp, #24
 80112c0:	af00      	add	r7, sp, #0
 80112c2:	60f8      	str	r0, [r7, #12]
 80112c4:	460b      	mov	r3, r1
 80112c6:	607a      	str	r2, [r7, #4]
 80112c8:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 80112ca:	2302      	movs	r3, #2
 80112cc:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 80112d4:	69db      	ldr	r3, [r3, #28]
 80112d6:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80112d8:	693b      	ldr	r3, [r7, #16]
 80112da:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80112de:	2b01      	cmp	r3, #1
 80112e0:	d002      	beq.n	80112e8 <USBH_MSC_SCSI_RequestSense+0x2c>
 80112e2:	2b02      	cmp	r3, #2
 80112e4:	d03d      	beq.n	8011362 <USBH_MSC_SCSI_RequestSense+0xa6>

      }
      break;

    default:
      break;
 80112e6:	e063      	b.n	80113b0 <USBH_MSC_SCSI_RequestSense+0xf4>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 80112e8:	693b      	ldr	r3, [r7, #16]
 80112ea:	220e      	movs	r2, #14
 80112ec:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80112ee:	693b      	ldr	r3, [r7, #16]
 80112f0:	2280      	movs	r2, #128	@ 0x80
 80112f2:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80112f6:	693b      	ldr	r3, [r7, #16]
 80112f8:	220a      	movs	r2, #10
 80112fa:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80112fe:	693b      	ldr	r3, [r7, #16]
 8011300:	3363      	adds	r3, #99	@ 0x63
 8011302:	2210      	movs	r2, #16
 8011304:	2100      	movs	r1, #0
 8011306:	4618      	mov	r0, r3
 8011308:	f003 fde2 	bl	8014ed0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0] = OPCODE_REQUEST_SENSE;
 801130c:	693b      	ldr	r3, [r7, #16]
 801130e:	2203      	movs	r2, #3
 8011310:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[1] = (lun << 5);
 8011314:	7afb      	ldrb	r3, [r7, #11]
 8011316:	015b      	lsls	r3, r3, #5
 8011318:	b2da      	uxtb	r2, r3
 801131a:	693b      	ldr	r3, [r7, #16]
 801131c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      MSC_Handle->hbot.cbw.field.CB[2] = 0U;
 8011320:	693b      	ldr	r3, [r7, #16]
 8011322:	2200      	movs	r2, #0
 8011324:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3] = 0U;
 8011328:	693b      	ldr	r3, [r7, #16]
 801132a:	2200      	movs	r2, #0
 801132c:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4] = DATA_LEN_REQUEST_SENSE;
 8011330:	693b      	ldr	r3, [r7, #16]
 8011332:	220e      	movs	r2, #14
 8011334:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5] = 0U;
 8011338:	693b      	ldr	r3, [r7, #16]
 801133a:	2200      	movs	r2, #0
 801133c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8011340:	693b      	ldr	r3, [r7, #16]
 8011342:	2201      	movs	r2, #1
 8011344:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8011348:	693b      	ldr	r3, [r7, #16]
 801134a:	2202      	movs	r2, #2
 801134c:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8011350:	693b      	ldr	r3, [r7, #16]
 8011352:	f103 0210 	add.w	r2, r3, #16
 8011356:	693b      	ldr	r3, [r7, #16]
 8011358:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 801135c:	2301      	movs	r3, #1
 801135e:	75fb      	strb	r3, [r7, #23]
      break;
 8011360:	e026      	b.n	80113b0 <USBH_MSC_SCSI_RequestSense+0xf4>
      error = USBH_MSC_BOT_Process(phost, lun);
 8011362:	7afb      	ldrb	r3, [r7, #11]
 8011364:	4619      	mov	r1, r3
 8011366:	68f8      	ldr	r0, [r7, #12]
 8011368:	f7ff fc08 	bl	8010b7c <USBH_MSC_BOT_Process>
 801136c:	4603      	mov	r3, r0
 801136e:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8011370:	7dfb      	ldrb	r3, [r7, #23]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d11b      	bne.n	80113ae <USBH_MSC_SCSI_RequestSense+0xf2>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 8011376:	693b      	ldr	r3, [r7, #16]
 8011378:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801137c:	3302      	adds	r3, #2
 801137e:	781b      	ldrb	r3, [r3, #0]
 8011380:	f003 030f 	and.w	r3, r3, #15
 8011384:	b2da      	uxtb	r2, r3
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 801138a:	693b      	ldr	r3, [r7, #16]
 801138c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011390:	7b1a      	ldrb	r2, [r3, #12]
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 8011396:	693b      	ldr	r3, [r7, #16]
 8011398:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801139c:	7b5a      	ldrb	r2, [r3, #13]
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	709a      	strb	r2, [r3, #2]
        if (sense_data->asc == SCSI_ASC_MEDIUM_NOT_PRESENT)
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	785b      	ldrb	r3, [r3, #1]
 80113a6:	2b3a      	cmp	r3, #58	@ 0x3a
 80113a8:	d101      	bne.n	80113ae <USBH_MSC_SCSI_RequestSense+0xf2>
          error = USBH_UNRECOVERED_ERROR;
 80113aa:	2304      	movs	r3, #4
 80113ac:	75fb      	strb	r3, [r7, #23]
      break;
 80113ae:	bf00      	nop
  }

  return error;
 80113b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80113b2:	4618      	mov	r0, r3
 80113b4:	3718      	adds	r7, #24
 80113b6:	46bd      	mov	sp, r7
 80113b8:	bd80      	pop	{r7, pc}

080113ba <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 80113ba:	b580      	push	{r7, lr}
 80113bc:	b086      	sub	sp, #24
 80113be:	af00      	add	r7, sp, #0
 80113c0:	60f8      	str	r0, [r7, #12]
 80113c2:	607a      	str	r2, [r7, #4]
 80113c4:	603b      	str	r3, [r7, #0]
 80113c6:	460b      	mov	r3, r1
 80113c8:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL;
 80113ca:	2302      	movs	r3, #2
 80113cc:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 80113d4:	69db      	ldr	r3, [r3, #28]
 80113d6:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80113d8:	693b      	ldr	r3, [r7, #16]
 80113da:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80113de:	2b01      	cmp	r3, #1
 80113e0:	d002      	beq.n	80113e8 <USBH_MSC_SCSI_Write+0x2e>
 80113e2:	2b02      	cmp	r3, #2
 80113e4:	d04c      	beq.n	8011480 <USBH_MSC_SCSI_Write+0xc6>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 80113e6:	e053      	b.n	8011490 <USBH_MSC_SCSI_Write+0xd6>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[lun].capacity.block_size;
 80113e8:	7afb      	ldrb	r3, [r7, #11]
 80113ea:	693a      	ldr	r2, [r7, #16]
 80113ec:	2134      	movs	r1, #52	@ 0x34
 80113ee:	fb01 f303 	mul.w	r3, r1, r3
 80113f2:	4413      	add	r3, r2
 80113f4:	3398      	adds	r3, #152	@ 0x98
 80113f6:	881b      	ldrh	r3, [r3, #0]
 80113f8:	461a      	mov	r2, r3
 80113fa:	6a3b      	ldr	r3, [r7, #32]
 80113fc:	fb03 f202 	mul.w	r2, r3, r2
 8011400:	693b      	ldr	r3, [r7, #16]
 8011402:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8011404:	693b      	ldr	r3, [r7, #16]
 8011406:	2200      	movs	r2, #0
 8011408:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 801140c:	693b      	ldr	r3, [r7, #16]
 801140e:	220a      	movs	r2, #10
 8011410:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8011414:	693b      	ldr	r3, [r7, #16]
 8011416:	3363      	adds	r3, #99	@ 0x63
 8011418:	2210      	movs	r2, #16
 801141a:	2100      	movs	r1, #0
 801141c:	4618      	mov	r0, r3
 801141e:	f003 fd57 	bl	8014ed0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0] = OPCODE_WRITE10;
 8011422:	693b      	ldr	r3, [r7, #16]
 8011424:	222a      	movs	r2, #42	@ 0x2a
 8011426:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[2] = (((uint8_t *)(void *)&address)[3]);
 801142a:	79fa      	ldrb	r2, [r7, #7]
 801142c:	693b      	ldr	r3, [r7, #16]
 801142e:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3] = (((uint8_t *)(void *)&address)[2]);
 8011432:	79ba      	ldrb	r2, [r7, #6]
 8011434:	693b      	ldr	r3, [r7, #16]
 8011436:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4] = (((uint8_t *)(void *)&address)[1]);
 801143a:	797a      	ldrb	r2, [r7, #5]
 801143c:	693b      	ldr	r3, [r7, #16]
 801143e:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5] = (((uint8_t *)(void *)&address)[0]);
 8011442:	1d3b      	adds	r3, r7, #4
 8011444:	781a      	ldrb	r2, [r3, #0]
 8011446:	693b      	ldr	r3, [r7, #16]
 8011448:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.cbw.field.CB[7] = (((uint8_t *)(void *)&length)[1]);
 801144c:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8011450:	693b      	ldr	r3, [r7, #16]
 8011452:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
      MSC_Handle->hbot.cbw.field.CB[8] = (((uint8_t *)(void *)&length)[0]);
 8011456:	f107 0320 	add.w	r3, r7, #32
 801145a:	781a      	ldrb	r2, [r3, #0]
 801145c:	693b      	ldr	r3, [r7, #16]
 801145e:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8011462:	693b      	ldr	r3, [r7, #16]
 8011464:	2201      	movs	r2, #1
 8011466:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 801146a:	693b      	ldr	r3, [r7, #16]
 801146c:	2202      	movs	r2, #2
 801146e:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8011472:	693b      	ldr	r3, [r7, #16]
 8011474:	683a      	ldr	r2, [r7, #0]
 8011476:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 801147a:	2301      	movs	r3, #1
 801147c:	75fb      	strb	r3, [r7, #23]
      break;
 801147e:	e007      	b.n	8011490 <USBH_MSC_SCSI_Write+0xd6>
      error = USBH_MSC_BOT_Process(phost, lun);
 8011480:	7afb      	ldrb	r3, [r7, #11]
 8011482:	4619      	mov	r1, r3
 8011484:	68f8      	ldr	r0, [r7, #12]
 8011486:	f7ff fb79 	bl	8010b7c <USBH_MSC_BOT_Process>
 801148a:	4603      	mov	r3, r0
 801148c:	75fb      	strb	r3, [r7, #23]
      break;
 801148e:	bf00      	nop
  }

  return error;
 8011490:	7dfb      	ldrb	r3, [r7, #23]
}
 8011492:	4618      	mov	r0, r3
 8011494:	3718      	adds	r7, #24
 8011496:	46bd      	mov	sp, r7
 8011498:	bd80      	pop	{r7, pc}

0801149a <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 801149a:	b580      	push	{r7, lr}
 801149c:	b086      	sub	sp, #24
 801149e:	af00      	add	r7, sp, #0
 80114a0:	60f8      	str	r0, [r7, #12]
 80114a2:	607a      	str	r2, [r7, #4]
 80114a4:	603b      	str	r3, [r7, #0]
 80114a6:	460b      	mov	r3, r1
 80114a8:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 80114aa:	2302      	movs	r3, #2
 80114ac:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 80114b4:	69db      	ldr	r3, [r3, #28]
 80114b6:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 80114b8:	693b      	ldr	r3, [r7, #16]
 80114ba:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80114be:	2b01      	cmp	r3, #1
 80114c0:	d002      	beq.n	80114c8 <USBH_MSC_SCSI_Read+0x2e>
 80114c2:	2b02      	cmp	r3, #2
 80114c4:	d04c      	beq.n	8011560 <USBH_MSC_SCSI_Read+0xc6>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 80114c6:	e053      	b.n	8011570 <USBH_MSC_SCSI_Read+0xd6>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[lun].capacity.block_size;
 80114c8:	7afb      	ldrb	r3, [r7, #11]
 80114ca:	693a      	ldr	r2, [r7, #16]
 80114cc:	2134      	movs	r1, #52	@ 0x34
 80114ce:	fb01 f303 	mul.w	r3, r1, r3
 80114d2:	4413      	add	r3, r2
 80114d4:	3398      	adds	r3, #152	@ 0x98
 80114d6:	881b      	ldrh	r3, [r3, #0]
 80114d8:	461a      	mov	r2, r3
 80114da:	6a3b      	ldr	r3, [r7, #32]
 80114dc:	fb03 f202 	mul.w	r2, r3, r2
 80114e0:	693b      	ldr	r3, [r7, #16]
 80114e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 80114e4:	693b      	ldr	r3, [r7, #16]
 80114e6:	2280      	movs	r2, #128	@ 0x80
 80114e8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 80114ec:	693b      	ldr	r3, [r7, #16]
 80114ee:	220a      	movs	r2, #10
 80114f0:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 80114f4:	693b      	ldr	r3, [r7, #16]
 80114f6:	3363      	adds	r3, #99	@ 0x63
 80114f8:	2210      	movs	r2, #16
 80114fa:	2100      	movs	r1, #0
 80114fc:	4618      	mov	r0, r3
 80114fe:	f003 fce7 	bl	8014ed0 <memset>
      MSC_Handle->hbot.cbw.field.CB[0] = OPCODE_READ10;
 8011502:	693b      	ldr	r3, [r7, #16]
 8011504:	2228      	movs	r2, #40	@ 0x28
 8011506:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
      MSC_Handle->hbot.cbw.field.CB[2] = (((uint8_t *)(void *)&address)[3]);
 801150a:	79fa      	ldrb	r2, [r7, #7]
 801150c:	693b      	ldr	r3, [r7, #16]
 801150e:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
      MSC_Handle->hbot.cbw.field.CB[3] = (((uint8_t *)(void *)&address)[2]);
 8011512:	79ba      	ldrb	r2, [r7, #6]
 8011514:	693b      	ldr	r3, [r7, #16]
 8011516:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
      MSC_Handle->hbot.cbw.field.CB[4] = (((uint8_t *)(void *)&address)[1]);
 801151a:	797a      	ldrb	r2, [r7, #5]
 801151c:	693b      	ldr	r3, [r7, #16]
 801151e:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      MSC_Handle->hbot.cbw.field.CB[5] = (((uint8_t *)(void *)&address)[0]);
 8011522:	1d3b      	adds	r3, r7, #4
 8011524:	781a      	ldrb	r2, [r3, #0]
 8011526:	693b      	ldr	r3, [r7, #16]
 8011528:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
      MSC_Handle->hbot.cbw.field.CB[7] = (((uint8_t *)(void *)&length)[1]);
 801152c:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8011530:	693b      	ldr	r3, [r7, #16]
 8011532:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
      MSC_Handle->hbot.cbw.field.CB[8] = (((uint8_t *)(void *)&length)[0]);
 8011536:	f107 0320 	add.w	r3, r7, #32
 801153a:	781a      	ldrb	r2, [r3, #0]
 801153c:	693b      	ldr	r3, [r7, #16]
 801153e:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8011542:	693b      	ldr	r3, [r7, #16]
 8011544:	2201      	movs	r2, #1
 8011546:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 801154a:	693b      	ldr	r3, [r7, #16]
 801154c:	2202      	movs	r2, #2
 801154e:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8011552:	693b      	ldr	r3, [r7, #16]
 8011554:	683a      	ldr	r2, [r7, #0]
 8011556:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      error = USBH_BUSY;
 801155a:	2301      	movs	r3, #1
 801155c:	75fb      	strb	r3, [r7, #23]
      break;
 801155e:	e007      	b.n	8011570 <USBH_MSC_SCSI_Read+0xd6>
      error = USBH_MSC_BOT_Process(phost, lun);
 8011560:	7afb      	ldrb	r3, [r7, #11]
 8011562:	4619      	mov	r1, r3
 8011564:	68f8      	ldr	r0, [r7, #12]
 8011566:	f7ff fb09 	bl	8010b7c <USBH_MSC_BOT_Process>
 801156a:	4603      	mov	r3, r0
 801156c:	75fb      	strb	r3, [r7, #23]
      break;
 801156e:	bf00      	nop
  }

  return error;
 8011570:	7dfb      	ldrb	r3, [r7, #23]
}
 8011572:	4618      	mov	r0, r3
 8011574:	3718      	adds	r7, #24
 8011576:	46bd      	mov	sp, r7
 8011578:	bd80      	pop	{r7, pc}

0801157a <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 801157a:	b580      	push	{r7, lr}
 801157c:	b084      	sub	sp, #16
 801157e:	af00      	add	r7, sp, #0
 8011580:	60f8      	str	r0, [r7, #12]
 8011582:	60b9      	str	r1, [r7, #8]
 8011584:	4613      	mov	r3, r2
 8011586:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8011588:	68fb      	ldr	r3, [r7, #12]
 801158a:	2b00      	cmp	r3, #0
 801158c:	d101      	bne.n	8011592 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 801158e:	2302      	movs	r3, #2
 8011590:	e029      	b.n	80115e6 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	79fa      	ldrb	r2, [r7, #7]
 8011596:	f883 259c 	strb.w	r2, [r3, #1436]	@ 0x59c

  /* Unlink class*/
  phost->pActiveClass = NULL;
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	2200      	movs	r2, #0
 801159e:	f8c3 254c 	str.w	r2, [r3, #1356]	@ 0x54c
  phost->ClassNumber = 0U;
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	2200      	movs	r2, #0
 80115a6:	f8c3 2550 	str.w	r2, [r3, #1360]	@ 0x550

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80115aa:	68f8      	ldr	r0, [r7, #12]
 80115ac:	f000 f81f 	bl	80115ee <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	2200      	movs	r2, #0
 80115b4:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
  phost->device.is_connected = 0U;
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	2200      	movs	r2, #0
 80115bc:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
  phost->device.is_disconnected = 0U;
 80115c0:	68fb      	ldr	r3, [r7, #12]
 80115c2:	2200      	movs	r2, #0
 80115c4:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
  phost->device.is_ReEnumerated = 0U;
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	2200      	movs	r2, #0
 80115cc:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422

  /* Assign User process */
  if (pUsrFunc != NULL)
 80115d0:	68bb      	ldr	r3, [r7, #8]
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d003      	beq.n	80115de <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	68ba      	ldr	r2, [r7, #8]
 80115da:	f8c3 25a4 	str.w	r2, [r3, #1444]	@ 0x5a4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80115de:	68f8      	ldr	r0, [r7, #12]
 80115e0:	f7ef fbb4 	bl	8000d4c <USBH_LL_Init>

  return USBH_OK;
 80115e4:	2300      	movs	r3, #0
}
 80115e6:	4618      	mov	r0, r3
 80115e8:	3710      	adds	r7, #16
 80115ea:	46bd      	mov	sp, r7
 80115ec:	bd80      	pop	{r7, pc}

080115ee <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80115ee:	b580      	push	{r7, lr}
 80115f0:	b084      	sub	sp, #16
 80115f2:	af00      	add	r7, sp, #0
 80115f4:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80115f6:	2300      	movs	r3, #0
 80115f8:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80115fa:	2300      	movs	r3, #0
 80115fc:	60fb      	str	r3, [r7, #12]
 80115fe:	e00a      	b.n	8011616 <DeInitStateMachine+0x28>
  {
    phost->Pipes[i] = 0U;
 8011600:	687a      	ldr	r2, [r7, #4]
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8011608:	009b      	lsls	r3, r3, #2
 801160a:	4413      	add	r3, r2
 801160c:	2200      	movs	r2, #0
 801160e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	3301      	adds	r3, #1
 8011614:	60fb      	str	r3, [r7, #12]
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	2b0f      	cmp	r3, #15
 801161a:	d9f1      	bls.n	8011600 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 801161c:	2300      	movs	r3, #0
 801161e:	60fb      	str	r3, [r7, #12]
 8011620:	e009      	b.n	8011636 <DeInitStateMachine+0x48>
  {
    phost->device.Data[i] = 0U;
 8011622:	687a      	ldr	r2, [r7, #4]
 8011624:	68fb      	ldr	r3, [r7, #12]
 8011626:	4413      	add	r3, r2
 8011628:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 801162c:	2200      	movs	r2, #0
 801162e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	3301      	adds	r3, #1
 8011634:	60fb      	str	r3, [r7, #12]
 8011636:	68fb      	ldr	r3, [r7, #12]
 8011638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801163c:	d3f1      	bcc.n	8011622 <DeInitStateMachine+0x34>
  }

  phost->gState = HOST_IDLE;
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	2200      	movs	r2, #0
 8011642:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	2200      	movs	r2, #0
 8011648:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	2201      	movs	r2, #1
 801164e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	2200      	movs	r2, #0
 8011654:	f8c3 2594 	str.w	r2, [r3, #1428]	@ 0x594

  phost->Control.state = CTRL_SETUP;
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	2201      	movs	r2, #1
 801165c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	2240      	movs	r2, #64	@ 0x40
 8011662:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	2200      	movs	r2, #0
 8011668:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	2200      	movs	r2, #0
 801166e:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	2201      	movs	r2, #1
 8011676:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
  phost->device.RstCnt = 0U;
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	2200      	movs	r2, #0
 801167e:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f
  phost->device.EnumCnt = 0U;
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	2200      	movs	r2, #0
 8011686:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	331c      	adds	r3, #28
 801168e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011692:	2100      	movs	r1, #0
 8011694:	4618      	mov	r0, r3
 8011696:	f003 fc1b 	bl	8014ed0 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 80116a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80116a4:	2100      	movs	r1, #0
 80116a6:	4618      	mov	r0, r3
 80116a8:	f003 fc12 	bl	8014ed0 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	f203 4326 	addw	r3, r3, #1062	@ 0x426
 80116b2:	2212      	movs	r2, #18
 80116b4:	2100      	movs	r1, #0
 80116b6:	4618      	mov	r0, r3
 80116b8:	f003 fc0a 	bl	8014ed0 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	f503 6387 	add.w	r3, r3, #1080	@ 0x438
 80116c2:	f44f 7287 	mov.w	r2, #270	@ 0x10e
 80116c6:	2100      	movs	r1, #0
 80116c8:	4618      	mov	r0, r3
 80116ca:	f003 fc01 	bl	8014ed0 <memset>

  return USBH_OK;
 80116ce:	2300      	movs	r3, #0
}
 80116d0:	4618      	mov	r0, r3
 80116d2:	3710      	adds	r7, #16
 80116d4:	46bd      	mov	sp, r7
 80116d6:	bd80      	pop	{r7, pc}

080116d8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80116d8:	b480      	push	{r7}
 80116da:	b085      	sub	sp, #20
 80116dc:	af00      	add	r7, sp, #0
 80116de:	6078      	str	r0, [r7, #4]
 80116e0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80116e2:	2300      	movs	r3, #0
 80116e4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80116e6:	683b      	ldr	r3, [r7, #0]
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d017      	beq.n	801171c <USBH_RegisterClass+0x44>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d10f      	bne.n	8011716 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 80116fc:	1c59      	adds	r1, r3, #1
 80116fe:	687a      	ldr	r2, [r7, #4]
 8011700:	f8c2 1550 	str.w	r1, [r2, #1360]	@ 0x550
 8011704:	687a      	ldr	r2, [r7, #4]
 8011706:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 801170a:	6839      	ldr	r1, [r7, #0]
 801170c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8011710:	2300      	movs	r3, #0
 8011712:	73fb      	strb	r3, [r7, #15]
 8011714:	e004      	b.n	8011720 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8011716:	2302      	movs	r3, #2
 8011718:	73fb      	strb	r3, [r7, #15]
 801171a:	e001      	b.n	8011720 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 801171c:	2302      	movs	r3, #2
 801171e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8011720:	7bfb      	ldrb	r3, [r7, #15]
}
 8011722:	4618      	mov	r0, r3
 8011724:	3714      	adds	r7, #20
 8011726:	46bd      	mov	sp, r7
 8011728:	f85d 7b04 	ldr.w	r7, [sp], #4
 801172c:	4770      	bx	lr

0801172e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 801172e:	b480      	push	{r7}
 8011730:	b085      	sub	sp, #20
 8011732:	af00      	add	r7, sp, #0
 8011734:	6078      	str	r0, [r7, #4]
 8011736:	460b      	mov	r3, r1
 8011738:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 801173a:	2300      	movs	r3, #0
 801173c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	f893 343c 	ldrb.w	r3, [r3, #1084]	@ 0x43c
 8011744:	78fa      	ldrb	r2, [r7, #3]
 8011746:	429a      	cmp	r2, r3
 8011748:	d204      	bcs.n	8011754 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	78fa      	ldrb	r2, [r7, #3]
 801174e:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
 8011752:	e001      	b.n	8011758 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8011754:	2302      	movs	r3, #2
 8011756:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8011758:	7bfb      	ldrb	r3, [r7, #15]
}
 801175a:	4618      	mov	r0, r3
 801175c:	3714      	adds	r7, #20
 801175e:	46bd      	mov	sp, r7
 8011760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011764:	4770      	bx	lr

08011766 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8011766:	b480      	push	{r7}
 8011768:	b087      	sub	sp, #28
 801176a:	af00      	add	r7, sp, #0
 801176c:	6078      	str	r0, [r7, #4]
 801176e:	4608      	mov	r0, r1
 8011770:	4611      	mov	r1, r2
 8011772:	461a      	mov	r2, r3
 8011774:	4603      	mov	r3, r0
 8011776:	70fb      	strb	r3, [r7, #3]
 8011778:	460b      	mov	r3, r1
 801177a:	70bb      	strb	r3, [r7, #2]
 801177c:	4613      	mov	r3, r2
 801177e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8011780:	2300      	movs	r3, #0
 8011782:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8011784:	2300      	movs	r3, #0
 8011786:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	f503 6387 	add.w	r3, r3, #1080	@ 0x438
 801178e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8011790:	e025      	b.n	80117de <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8011792:	7dfb      	ldrb	r3, [r7, #23]
 8011794:	221a      	movs	r2, #26
 8011796:	fb02 f303 	mul.w	r3, r2, r3
 801179a:	3308      	adds	r3, #8
 801179c:	68fa      	ldr	r2, [r7, #12]
 801179e:	4413      	add	r3, r2
 80117a0:	3302      	adds	r3, #2
 80117a2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80117a4:	693b      	ldr	r3, [r7, #16]
 80117a6:	795b      	ldrb	r3, [r3, #5]
 80117a8:	78fa      	ldrb	r2, [r7, #3]
 80117aa:	429a      	cmp	r2, r3
 80117ac:	d002      	beq.n	80117b4 <USBH_FindInterface+0x4e>
 80117ae:	78fb      	ldrb	r3, [r7, #3]
 80117b0:	2bff      	cmp	r3, #255	@ 0xff
 80117b2:	d111      	bne.n	80117d8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80117b4:	693b      	ldr	r3, [r7, #16]
 80117b6:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80117b8:	78ba      	ldrb	r2, [r7, #2]
 80117ba:	429a      	cmp	r2, r3
 80117bc:	d002      	beq.n	80117c4 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80117be:	78bb      	ldrb	r3, [r7, #2]
 80117c0:	2bff      	cmp	r3, #255	@ 0xff
 80117c2:	d109      	bne.n	80117d8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80117c4:	693b      	ldr	r3, [r7, #16]
 80117c6:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80117c8:	787a      	ldrb	r2, [r7, #1]
 80117ca:	429a      	cmp	r2, r3
 80117cc:	d002      	beq.n	80117d4 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80117ce:	787b      	ldrb	r3, [r7, #1]
 80117d0:	2bff      	cmp	r3, #255	@ 0xff
 80117d2:	d101      	bne.n	80117d8 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80117d4:	7dfb      	ldrb	r3, [r7, #23]
 80117d6:	e006      	b.n	80117e6 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80117d8:	7dfb      	ldrb	r3, [r7, #23]
 80117da:	3301      	adds	r3, #1
 80117dc:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80117de:	7dfb      	ldrb	r3, [r7, #23]
 80117e0:	2b09      	cmp	r3, #9
 80117e2:	d9d6      	bls.n	8011792 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80117e4:	23ff      	movs	r3, #255	@ 0xff
}
 80117e6:	4618      	mov	r0, r3
 80117e8:	371c      	adds	r7, #28
 80117ea:	46bd      	mov	sp, r7
 80117ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117f0:	4770      	bx	lr

080117f2 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80117f2:	b580      	push	{r7, lr}
 80117f4:	b082      	sub	sp, #8
 80117f6:	af00      	add	r7, sp, #0
 80117f8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80117fa:	6878      	ldr	r0, [r7, #4]
 80117fc:	f7ef fae0 	bl	8000dc0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8011800:	2101      	movs	r1, #1
 8011802:	6878      	ldr	r0, [r7, #4]
 8011804:	f7ef fbae 	bl	8000f64 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8011808:	2300      	movs	r3, #0
}
 801180a:	4618      	mov	r0, r3
 801180c:	3708      	adds	r7, #8
 801180e:	46bd      	mov	sp, r7
 8011810:	bd80      	pop	{r7, pc}
	...

08011814 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8011814:	b580      	push	{r7, lr}
 8011816:	b088      	sub	sp, #32
 8011818:	af04      	add	r7, sp, #16
 801181a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 801181c:	2302      	movs	r3, #2
 801181e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8011820:	2300      	movs	r3, #0
 8011822:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	f893 3421 	ldrb.w	r3, [r3, #1057]	@ 0x421
 801182a:	b2db      	uxtb	r3, r3
 801182c:	2b01      	cmp	r3, #1
 801182e:	d102      	bne.n	8011836 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	2203      	movs	r2, #3
 8011834:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	781b      	ldrb	r3, [r3, #0]
 801183a:	b2db      	uxtb	r3, r3
 801183c:	2b0b      	cmp	r3, #11
 801183e:	f200 81bd 	bhi.w	8011bbc <USBH_Process+0x3a8>
 8011842:	a201      	add	r2, pc, #4	@ (adr r2, 8011848 <USBH_Process+0x34>)
 8011844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011848:	08011879 	.word	0x08011879
 801184c:	080118ab 	.word	0x080118ab
 8011850:	08011913 	.word	0x08011913
 8011854:	08011b57 	.word	0x08011b57
 8011858:	08011bbd 	.word	0x08011bbd
 801185c:	080119b3 	.word	0x080119b3
 8011860:	08011afd 	.word	0x08011afd
 8011864:	080119e9 	.word	0x080119e9
 8011868:	08011a09 	.word	0x08011a09
 801186c:	08011a27 	.word	0x08011a27
 8011870:	08011a6b 	.word	0x08011a6b
 8011874:	08011b3f 	.word	0x08011b3f
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	f893 3420 	ldrb.w	r3, [r3, #1056]	@ 0x420
 801187e:	b2db      	uxtb	r3, r3
 8011880:	2b00      	cmp	r3, #0
 8011882:	f000 819d 	beq.w	8011bc0 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	2201      	movs	r2, #1
 801188a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 801188c:	20c8      	movs	r0, #200	@ 0xc8
 801188e:	f7ef fbeb 	bl	8001068 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8011892:	6878      	ldr	r0, [r7, #4]
 8011894:	f7ef fad9 	bl	8000e4a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	2200      	movs	r2, #0
 801189c:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        phost->Timeout = 0U;
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	2200      	movs	r2, #0
 80118a4:	f8c3 2598 	str.w	r2, [r3, #1432]	@ 0x598
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80118a8:	e18a      	b.n	8011bc0 <USBH_Process+0x3ac>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	f893 3423 	ldrb.w	r3, [r3, #1059]	@ 0x423
 80118b0:	2b01      	cmp	r3, #1
 80118b2:	d107      	bne.n	80118c4 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	2200      	movs	r2, #0
 80118b8:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f
        phost->gState = HOST_DEV_ATTACHED;
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	2202      	movs	r2, #2
 80118c0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80118c2:	e18c      	b.n	8011bde <USBH_Process+0x3ca>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	f8d3 3598 	ldr.w	r3, [r3, #1432]	@ 0x598
 80118ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80118ce:	d914      	bls.n	80118fa <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	f893 341f 	ldrb.w	r3, [r3, #1055]	@ 0x41f
 80118d6:	3301      	adds	r3, #1
 80118d8:	b2da      	uxtb	r2, r3
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f
          if (phost->device.RstCnt > 3U)
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	f893 341f 	ldrb.w	r3, [r3, #1055]	@ 0x41f
 80118e6:	2b03      	cmp	r3, #3
 80118e8:	d903      	bls.n	80118f2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	220d      	movs	r2, #13
 80118ee:	701a      	strb	r2, [r3, #0]
      break;
 80118f0:	e175      	b.n	8011bde <USBH_Process+0x3ca>
            phost->gState = HOST_IDLE;
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	2200      	movs	r2, #0
 80118f6:	701a      	strb	r2, [r3, #0]
      break;
 80118f8:	e171      	b.n	8011bde <USBH_Process+0x3ca>
          phost->Timeout += 10U;
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	f8d3 3598 	ldr.w	r3, [r3, #1432]	@ 0x598
 8011900:	f103 020a 	add.w	r2, r3, #10
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	f8c3 2598 	str.w	r2, [r3, #1432]	@ 0x598
          USBH_Delay(10U);
 801190a:	200a      	movs	r0, #10
 801190c:	f7ef fbac 	bl	8001068 <USBH_Delay>
      break;
 8011910:	e165      	b.n	8011bde <USBH_Process+0x3ca>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8011918:	2b00      	cmp	r3, #0
 801191a:	d005      	beq.n	8011928 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8011922:	2104      	movs	r1, #4
 8011924:	6878      	ldr	r0, [r7, #4]
 8011926:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8011928:	2064      	movs	r0, #100	@ 0x64
 801192a:	f7ef fb9d 	bl	8001068 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 801192e:	6878      	ldr	r0, [r7, #4]
 8011930:	f7ef fa64 	bl	8000dfc <USBH_LL_GetSpeed>
 8011934:	4603      	mov	r3, r0
 8011936:	461a      	mov	r2, r3
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d

      phost->gState = HOST_ENUMERATION;
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	2205      	movs	r2, #5
 8011942:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8011944:	2100      	movs	r1, #0
 8011946:	6878      	ldr	r0, [r7, #4]
 8011948:	f001 fa9d 	bl	8012e86 <USBH_AllocPipe>
 801194c:	4603      	mov	r3, r0
 801194e:	461a      	mov	r2, r3
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8011954:	2180      	movs	r1, #128	@ 0x80
 8011956:	6878      	ldr	r0, [r7, #4]
 8011958:	f001 fa95 	bl	8012e86 <USBH_AllocPipe>
 801195c:	4603      	mov	r3, r0
 801195e:	461a      	mov	r2, r3
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	7919      	ldrb	r1, [r3, #4]
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	f893 041c 	ldrb.w	r0, [r3, #1052]	@ 0x41c
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8011974:	687a      	ldr	r2, [r7, #4]
 8011976:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8011978:	9202      	str	r2, [sp, #8]
 801197a:	2200      	movs	r2, #0
 801197c:	9201      	str	r2, [sp, #4]
 801197e:	9300      	str	r3, [sp, #0]
 8011980:	4603      	mov	r3, r0
 8011982:	2280      	movs	r2, #128	@ 0x80
 8011984:	6878      	ldr	r0, [r7, #4]
 8011986:	f001 fa4f 	bl	8012e28 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	7959      	ldrb	r1, [r3, #5]
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	f893 041c 	ldrb.w	r0, [r3, #1052]	@ 0x41c
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 801199a:	687a      	ldr	r2, [r7, #4]
 801199c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 801199e:	9202      	str	r2, [sp, #8]
 80119a0:	2200      	movs	r2, #0
 80119a2:	9201      	str	r2, [sp, #4]
 80119a4:	9300      	str	r3, [sp, #0]
 80119a6:	4603      	mov	r3, r0
 80119a8:	2200      	movs	r2, #0
 80119aa:	6878      	ldr	r0, [r7, #4]
 80119ac:	f001 fa3c 	bl	8012e28 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80119b0:	e115      	b.n	8011bde <USBH_Process+0x3ca>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80119b2:	6878      	ldr	r0, [r7, #4]
 80119b4:	f000 f918 	bl	8011be8 <USBH_HandleEnum>
 80119b8:	4603      	mov	r3, r0
 80119ba:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80119bc:	7bbb      	ldrb	r3, [r7, #14]
 80119be:	b2db      	uxtb	r3, r3
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	f040 80ff 	bne.w	8011bc4 <USBH_Process+0x3b0>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	2200      	movs	r2, #0
 80119ca:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	f893 3437 	ldrb.w	r3, [r3, #1079]	@ 0x437
 80119d4:	2b01      	cmp	r3, #1
 80119d6:	d103      	bne.n	80119e0 <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	2208      	movs	r2, #8
 80119dc:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80119de:	e0f1      	b.n	8011bc4 <USBH_Process+0x3b0>
          phost->gState = HOST_INPUT;
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	2207      	movs	r2, #7
 80119e4:	701a      	strb	r2, [r3, #0]
      break;
 80119e6:	e0ed      	b.n	8011bc4 <USBH_Process+0x3b0>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	f000 80ea 	beq.w	8011bc8 <USBH_Process+0x3b4>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 80119fa:	2101      	movs	r1, #1
 80119fc:	6878      	ldr	r0, [r7, #4]
 80119fe:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	2208      	movs	r2, #8
 8011a04:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8011a06:	e0df      	b.n	8011bc8 <USBH_Process+0x3b4>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	f893 343d 	ldrb.w	r3, [r3, #1085]	@ 0x43d
 8011a0e:	4619      	mov	r1, r3
 8011a10:	6878      	ldr	r0, [r7, #4]
 8011a12:	f000 fc3c 	bl	801228e <USBH_SetCfg>
 8011a16:	4603      	mov	r3, r0
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	f040 80d7 	bne.w	8011bcc <USBH_Process+0x3b8>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	2209      	movs	r2, #9
 8011a22:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8011a24:	e0d2      	b.n	8011bcc <USBH_Process+0x3b8>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	f893 343f 	ldrb.w	r3, [r3, #1087]	@ 0x43f
 8011a2c:	f003 0320 	and.w	r3, r3, #32
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d016      	beq.n	8011a62 <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8011a34:	2101      	movs	r1, #1
 8011a36:	6878      	ldr	r0, [r7, #4]
 8011a38:	f000 fc4c 	bl	80122d4 <USBH_SetFeature>
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8011a40:	7bbb      	ldrb	r3, [r7, #14]
 8011a42:	b2db      	uxtb	r3, r3
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d103      	bne.n	8011a50 <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	220a      	movs	r2, #10
 8011a4c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8011a4e:	e0bf      	b.n	8011bd0 <USBH_Process+0x3bc>
        else if (status == USBH_NOT_SUPPORTED)
 8011a50:	7bbb      	ldrb	r3, [r7, #14]
 8011a52:	b2db      	uxtb	r3, r3
 8011a54:	2b03      	cmp	r3, #3
 8011a56:	f040 80bb 	bne.w	8011bd0 <USBH_Process+0x3bc>
          phost->gState = HOST_CHECK_CLASS;
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	220a      	movs	r2, #10
 8011a5e:	701a      	strb	r2, [r3, #0]
      break;
 8011a60:	e0b6      	b.n	8011bd0 <USBH_Process+0x3bc>
        phost->gState = HOST_CHECK_CLASS;
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	220a      	movs	r2, #10
 8011a66:	701a      	strb	r2, [r3, #0]
      break;
 8011a68:	e0b2      	b.n	8011bd0 <USBH_Process+0x3bc>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	f8d3 3550 	ldr.w	r3, [r3, #1360]	@ 0x550
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	f000 80af 	beq.w	8011bd4 <USBH_Process+0x3c0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	2200      	movs	r2, #0
 8011a7a:	f8c3 254c 	str.w	r2, [r3, #1356]	@ 0x54c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8011a7e:	2300      	movs	r3, #0
 8011a80:	73fb      	strb	r3, [r7, #15]
 8011a82:	e018      	b.n	8011ab6 <USBH_Process+0x2a2>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8011a84:	7bfa      	ldrb	r2, [r7, #15]
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	f502 72a9 	add.w	r2, r2, #338	@ 0x152
 8011a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a90:	791a      	ldrb	r2, [r3, #4]
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	f893 3447 	ldrb.w	r3, [r3, #1095]	@ 0x447
 8011a98:	429a      	cmp	r2, r3
 8011a9a:	d109      	bne.n	8011ab0 <USBH_Process+0x29c>
          {
            phost->pActiveClass = phost->pClass[idx];
 8011a9c:	7bfa      	ldrb	r2, [r7, #15]
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	f502 72a9 	add.w	r2, r2, #338	@ 0x152
 8011aa4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	f8c3 254c 	str.w	r2, [r3, #1356]	@ 0x54c
            break;
 8011aae:	e005      	b.n	8011abc <USBH_Process+0x2a8>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8011ab0:	7bfb      	ldrb	r3, [r7, #15]
 8011ab2:	3301      	adds	r3, #1
 8011ab4:	73fb      	strb	r3, [r7, #15]
 8011ab6:	7bfb      	ldrb	r3, [r7, #15]
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d0e3      	beq.n	8011a84 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d016      	beq.n	8011af4 <USBH_Process+0x2e0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8011acc:	689b      	ldr	r3, [r3, #8]
 8011ace:	6878      	ldr	r0, [r7, #4]
 8011ad0:	4798      	blx	r3
 8011ad2:	4603      	mov	r3, r0
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d109      	bne.n	8011aec <USBH_Process+0x2d8>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	2206      	movs	r2, #6
 8011adc:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8011ae4:	2103      	movs	r1, #3
 8011ae6:	6878      	ldr	r0, [r7, #4]
 8011ae8:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8011aea:	e073      	b.n	8011bd4 <USBH_Process+0x3c0>
            phost->gState = HOST_ABORT_STATE;
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	220d      	movs	r2, #13
 8011af0:	701a      	strb	r2, [r3, #0]
      break;
 8011af2:	e06f      	b.n	8011bd4 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8011af4:	687b      	ldr	r3, [r7, #4]
 8011af6:	220d      	movs	r2, #13
 8011af8:	701a      	strb	r2, [r3, #0]
      break;
 8011afa:	e06b      	b.n	8011bd4 <USBH_Process+0x3c0>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d017      	beq.n	8011b36 <USBH_Process+0x322>
      {
        status = phost->pActiveClass->Requests(phost);
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8011b0c:	691b      	ldr	r3, [r3, #16]
 8011b0e:	6878      	ldr	r0, [r7, #4]
 8011b10:	4798      	blx	r3
 8011b12:	4603      	mov	r3, r0
 8011b14:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8011b16:	7bbb      	ldrb	r3, [r7, #14]
 8011b18:	b2db      	uxtb	r3, r3
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d103      	bne.n	8011b26 <USBH_Process+0x312>
        {
          phost->gState = HOST_CLASS;
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	220b      	movs	r2, #11
 8011b22:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8011b24:	e058      	b.n	8011bd8 <USBH_Process+0x3c4>
        else if (status == USBH_FAIL)
 8011b26:	7bbb      	ldrb	r3, [r7, #14]
 8011b28:	b2db      	uxtb	r3, r3
 8011b2a:	2b02      	cmp	r3, #2
 8011b2c:	d154      	bne.n	8011bd8 <USBH_Process+0x3c4>
          phost->gState = HOST_ABORT_STATE;
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	220d      	movs	r2, #13
 8011b32:	701a      	strb	r2, [r3, #0]
      break;
 8011b34:	e050      	b.n	8011bd8 <USBH_Process+0x3c4>
        phost->gState = HOST_ABORT_STATE;
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	220d      	movs	r2, #13
 8011b3a:	701a      	strb	r2, [r3, #0]
      break;
 8011b3c:	e04c      	b.n	8011bd8 <USBH_Process+0x3c4>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d049      	beq.n	8011bdc <USBH_Process+0x3c8>
      {
        phost->pActiveClass->BgndProcess(phost);
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8011b4e:	695b      	ldr	r3, [r3, #20]
 8011b50:	6878      	ldr	r0, [r7, #4]
 8011b52:	4798      	blx	r3
      }
      break;
 8011b54:	e042      	b.n	8011bdc <USBH_Process+0x3c8>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	2200      	movs	r2, #0
 8011b5a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421

      (void)DeInitStateMachine(phost);
 8011b5e:	6878      	ldr	r0, [r7, #4]
 8011b60:	f7ff fd45 	bl	80115ee <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d009      	beq.n	8011b82 <USBH_Process+0x36e>
      {
        phost->pActiveClass->DeInit(phost);
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8011b74:	68db      	ldr	r3, [r3, #12]
 8011b76:	6878      	ldr	r0, [r7, #4]
 8011b78:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	f8c3 254c 	str.w	r2, [r3, #1356]	@ 0x54c
      }

      if (phost->pUser != NULL)
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d005      	beq.n	8011b98 <USBH_Process+0x384>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8011b92:	2105      	movs	r1, #5
 8011b94:	6878      	ldr	r0, [r7, #4]
 8011b96:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	f893 3422 	ldrb.w	r3, [r3, #1058]	@ 0x422
 8011b9e:	b2db      	uxtb	r3, r3
 8011ba0:	2b01      	cmp	r3, #1
 8011ba2:	d107      	bne.n	8011bb4 <USBH_Process+0x3a0>
      {
        phost->device.is_ReEnumerated = 0U;
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2200      	movs	r2, #0
 8011ba8:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8011bac:	6878      	ldr	r0, [r7, #4]
 8011bae:	f7ff fe20 	bl	80117f2 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8011bb2:	e014      	b.n	8011bde <USBH_Process+0x3ca>
        (void)USBH_LL_Start(phost);
 8011bb4:	6878      	ldr	r0, [r7, #4]
 8011bb6:	f7ef f903 	bl	8000dc0 <USBH_LL_Start>
      break;
 8011bba:	e010      	b.n	8011bde <USBH_Process+0x3ca>

    case HOST_ABORT_STATE:
    default :
      break;
 8011bbc:	bf00      	nop
 8011bbe:	e00e      	b.n	8011bde <USBH_Process+0x3ca>
      break;
 8011bc0:	bf00      	nop
 8011bc2:	e00c      	b.n	8011bde <USBH_Process+0x3ca>
      break;
 8011bc4:	bf00      	nop
 8011bc6:	e00a      	b.n	8011bde <USBH_Process+0x3ca>
    break;
 8011bc8:	bf00      	nop
 8011bca:	e008      	b.n	8011bde <USBH_Process+0x3ca>
      break;
 8011bcc:	bf00      	nop
 8011bce:	e006      	b.n	8011bde <USBH_Process+0x3ca>
      break;
 8011bd0:	bf00      	nop
 8011bd2:	e004      	b.n	8011bde <USBH_Process+0x3ca>
      break;
 8011bd4:	bf00      	nop
 8011bd6:	e002      	b.n	8011bde <USBH_Process+0x3ca>
      break;
 8011bd8:	bf00      	nop
 8011bda:	e000      	b.n	8011bde <USBH_Process+0x3ca>
      break;
 8011bdc:	bf00      	nop
  }
  return USBH_OK;
 8011bde:	2300      	movs	r3, #0
}
 8011be0:	4618      	mov	r0, r3
 8011be2:	3710      	adds	r7, #16
 8011be4:	46bd      	mov	sp, r7
 8011be6:	bd80      	pop	{r7, pc}

08011be8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8011be8:	b580      	push	{r7, lr}
 8011bea:	b088      	sub	sp, #32
 8011bec:	af04      	add	r7, sp, #16
 8011bee:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8011bf0:	2301      	movs	r3, #1
 8011bf2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8011bf4:	2301      	movs	r3, #1
 8011bf6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	785b      	ldrb	r3, [r3, #1]
 8011bfc:	2b07      	cmp	r3, #7
 8011bfe:	f200 81bd 	bhi.w	8011f7c <USBH_HandleEnum+0x394>
 8011c02:	a201      	add	r2, pc, #4	@ (adr r2, 8011c08 <USBH_HandleEnum+0x20>)
 8011c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c08:	08011c29 	.word	0x08011c29
 8011c0c:	08011ce3 	.word	0x08011ce3
 8011c10:	08011d4d 	.word	0x08011d4d
 8011c14:	08011dd7 	.word	0x08011dd7
 8011c18:	08011e41 	.word	0x08011e41
 8011c1c:	08011eb1 	.word	0x08011eb1
 8011c20:	08011ef7 	.word	0x08011ef7
 8011c24:	08011f3d 	.word	0x08011f3d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8011c28:	2108      	movs	r1, #8
 8011c2a:	6878      	ldr	r0, [r7, #4]
 8011c2c:	f000 fa4c 	bl	80120c8 <USBH_Get_DevDesc>
 8011c30:	4603      	mov	r3, r0
 8011c32:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8011c34:	7bbb      	ldrb	r3, [r7, #14]
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d12e      	bne.n	8011c98 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	f893 242d 	ldrb.w	r2, [r3, #1069]	@ 0x42d
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	2201      	movs	r2, #1
 8011c48:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	7919      	ldrb	r1, [r3, #4]
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	f893 041c 	ldrb.w	r0, [r3, #1052]	@ 0x41c
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8011c5a:	687a      	ldr	r2, [r7, #4]
 8011c5c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8011c5e:	9202      	str	r2, [sp, #8]
 8011c60:	2200      	movs	r2, #0
 8011c62:	9201      	str	r2, [sp, #4]
 8011c64:	9300      	str	r3, [sp, #0]
 8011c66:	4603      	mov	r3, r0
 8011c68:	2280      	movs	r2, #128	@ 0x80
 8011c6a:	6878      	ldr	r0, [r7, #4]
 8011c6c:	f001 f8dc 	bl	8012e28 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	7959      	ldrb	r1, [r3, #5]
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	f893 041c 	ldrb.w	r0, [r3, #1052]	@ 0x41c
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8011c80:	687a      	ldr	r2, [r7, #4]
 8011c82:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8011c84:	9202      	str	r2, [sp, #8]
 8011c86:	2200      	movs	r2, #0
 8011c88:	9201      	str	r2, [sp, #4]
 8011c8a:	9300      	str	r3, [sp, #0]
 8011c8c:	4603      	mov	r3, r0
 8011c8e:	2200      	movs	r2, #0
 8011c90:	6878      	ldr	r0, [r7, #4]
 8011c92:	f001 f8c9 	bl	8012e28 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8011c96:	e173      	b.n	8011f80 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011c98:	7bbb      	ldrb	r3, [r7, #14]
 8011c9a:	2b03      	cmp	r3, #3
 8011c9c:	f040 8170 	bne.w	8011f80 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 8011ca6:	3301      	adds	r3, #1
 8011ca8:	b2da      	uxtb	r2, r3
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
        if (phost->device.EnumCnt > 3U)
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 8011cb6:	2b03      	cmp	r3, #3
 8011cb8:	d903      	bls.n	8011cc2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	220d      	movs	r2, #13
 8011cbe:	701a      	strb	r2, [r3, #0]
      break;
 8011cc0:	e15e      	b.n	8011f80 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	795b      	ldrb	r3, [r3, #5]
 8011cc6:	4619      	mov	r1, r3
 8011cc8:	6878      	ldr	r0, [r7, #4]
 8011cca:	f001 f8fe 	bl	8012eca <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	791b      	ldrb	r3, [r3, #4]
 8011cd2:	4619      	mov	r1, r3
 8011cd4:	6878      	ldr	r0, [r7, #4]
 8011cd6:	f001 f8f8 	bl	8012eca <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	2200      	movs	r2, #0
 8011cde:	701a      	strb	r2, [r3, #0]
      break;
 8011ce0:	e14e      	b.n	8011f80 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8011ce2:	2112      	movs	r1, #18
 8011ce4:	6878      	ldr	r0, [r7, #4]
 8011ce6:	f000 f9ef 	bl	80120c8 <USBH_Get_DevDesc>
 8011cea:	4603      	mov	r3, r0
 8011cec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8011cee:	7bbb      	ldrb	r3, [r7, #14]
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d103      	bne.n	8011cfc <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	2202      	movs	r2, #2
 8011cf8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8011cfa:	e143      	b.n	8011f84 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011cfc:	7bbb      	ldrb	r3, [r7, #14]
 8011cfe:	2b03      	cmp	r3, #3
 8011d00:	f040 8140 	bne.w	8011f84 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 8011d0a:	3301      	adds	r3, #1
 8011d0c:	b2da      	uxtb	r2, r3
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
        if (phost->device.EnumCnt > 3U)
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 8011d1a:	2b03      	cmp	r3, #3
 8011d1c:	d903      	bls.n	8011d26 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	220d      	movs	r2, #13
 8011d22:	701a      	strb	r2, [r3, #0]
      break;
 8011d24:	e12e      	b.n	8011f84 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	795b      	ldrb	r3, [r3, #5]
 8011d2a:	4619      	mov	r1, r3
 8011d2c:	6878      	ldr	r0, [r7, #4]
 8011d2e:	f001 f8cc 	bl	8012eca <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	791b      	ldrb	r3, [r3, #4]
 8011d36:	4619      	mov	r1, r3
 8011d38:	6878      	ldr	r0, [r7, #4]
 8011d3a:	f001 f8c6 	bl	8012eca <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	2200      	movs	r2, #0
 8011d42:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	2200      	movs	r2, #0
 8011d48:	701a      	strb	r2, [r3, #0]
      break;
 8011d4a:	e11b      	b.n	8011f84 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8011d4c:	2101      	movs	r1, #1
 8011d4e:	6878      	ldr	r0, [r7, #4]
 8011d50:	f000 fa79 	bl	8012246 <USBH_SetAddress>
 8011d54:	4603      	mov	r3, r0
 8011d56:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8011d58:	7bbb      	ldrb	r3, [r7, #14]
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d130      	bne.n	8011dc0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8011d5e:	2002      	movs	r0, #2
 8011d60:	f7ef f982 	bl	8001068 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	2201      	movs	r2, #1
 8011d68:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	2203      	movs	r2, #3
 8011d70:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	7919      	ldrb	r1, [r3, #4]
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	f893 041c 	ldrb.w	r0, [r3, #1052]	@ 0x41c
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8011d82:	687a      	ldr	r2, [r7, #4]
 8011d84:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8011d86:	9202      	str	r2, [sp, #8]
 8011d88:	2200      	movs	r2, #0
 8011d8a:	9201      	str	r2, [sp, #4]
 8011d8c:	9300      	str	r3, [sp, #0]
 8011d8e:	4603      	mov	r3, r0
 8011d90:	2280      	movs	r2, #128	@ 0x80
 8011d92:	6878      	ldr	r0, [r7, #4]
 8011d94:	f001 f848 	bl	8012e28 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	7959      	ldrb	r1, [r3, #5]
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	f893 041c 	ldrb.w	r0, [r3, #1052]	@ 0x41c
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8011da8:	687a      	ldr	r2, [r7, #4]
 8011daa:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8011dac:	9202      	str	r2, [sp, #8]
 8011dae:	2200      	movs	r2, #0
 8011db0:	9201      	str	r2, [sp, #4]
 8011db2:	9300      	str	r3, [sp, #0]
 8011db4:	4603      	mov	r3, r0
 8011db6:	2200      	movs	r2, #0
 8011db8:	6878      	ldr	r0, [r7, #4]
 8011dba:	f001 f835 	bl	8012e28 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8011dbe:	e0e3      	b.n	8011f88 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011dc0:	7bbb      	ldrb	r3, [r7, #14]
 8011dc2:	2b03      	cmp	r3, #3
 8011dc4:	f040 80e0 	bne.w	8011f88 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	220d      	movs	r2, #13
 8011dcc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	2200      	movs	r2, #0
 8011dd2:	705a      	strb	r2, [r3, #1]
      break;
 8011dd4:	e0d8      	b.n	8011f88 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8011dd6:	2109      	movs	r1, #9
 8011dd8:	6878      	ldr	r0, [r7, #4]
 8011dda:	f000 f9a1 	bl	8012120 <USBH_Get_CfgDesc>
 8011dde:	4603      	mov	r3, r0
 8011de0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8011de2:	7bbb      	ldrb	r3, [r7, #14]
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d103      	bne.n	8011df0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	2204      	movs	r2, #4
 8011dec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8011dee:	e0cd      	b.n	8011f8c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011df0:	7bbb      	ldrb	r3, [r7, #14]
 8011df2:	2b03      	cmp	r3, #3
 8011df4:	f040 80ca 	bne.w	8011f8c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 8011dfe:	3301      	adds	r3, #1
 8011e00:	b2da      	uxtb	r2, r3
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
        if (phost->device.EnumCnt > 3U)
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 8011e0e:	2b03      	cmp	r3, #3
 8011e10:	d903      	bls.n	8011e1a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	220d      	movs	r2, #13
 8011e16:	701a      	strb	r2, [r3, #0]
      break;
 8011e18:	e0b8      	b.n	8011f8c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	795b      	ldrb	r3, [r3, #5]
 8011e1e:	4619      	mov	r1, r3
 8011e20:	6878      	ldr	r0, [r7, #4]
 8011e22:	f001 f852 	bl	8012eca <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	791b      	ldrb	r3, [r3, #4]
 8011e2a:	4619      	mov	r1, r3
 8011e2c:	6878      	ldr	r0, [r7, #4]
 8011e2e:	f001 f84c 	bl	8012eca <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	2200      	movs	r2, #0
 8011e36:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	2200      	movs	r2, #0
 8011e3c:	701a      	strb	r2, [r3, #0]
      break;
 8011e3e:	e0a5      	b.n	8011f8c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	f8b3 343a 	ldrh.w	r3, [r3, #1082]	@ 0x43a
 8011e46:	4619      	mov	r1, r3
 8011e48:	6878      	ldr	r0, [r7, #4]
 8011e4a:	f000 f969 	bl	8012120 <USBH_Get_CfgDesc>
 8011e4e:	4603      	mov	r3, r0
 8011e50:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8011e52:	7bbb      	ldrb	r3, [r7, #14]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d103      	bne.n	8011e60 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	2205      	movs	r2, #5
 8011e5c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8011e5e:	e097      	b.n	8011f90 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011e60:	7bbb      	ldrb	r3, [r7, #14]
 8011e62:	2b03      	cmp	r3, #3
 8011e64:	f040 8094 	bne.w	8011f90 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 8011e6e:	3301      	adds	r3, #1
 8011e70:	b2da      	uxtb	r2, r3
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
        if (phost->device.EnumCnt > 3U)
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 8011e7e:	2b03      	cmp	r3, #3
 8011e80:	d903      	bls.n	8011e8a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	220d      	movs	r2, #13
 8011e86:	701a      	strb	r2, [r3, #0]
      break;
 8011e88:	e082      	b.n	8011f90 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	795b      	ldrb	r3, [r3, #5]
 8011e8e:	4619      	mov	r1, r3
 8011e90:	6878      	ldr	r0, [r7, #4]
 8011e92:	f001 f81a 	bl	8012eca <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	791b      	ldrb	r3, [r3, #4]
 8011e9a:	4619      	mov	r1, r3
 8011e9c:	6878      	ldr	r0, [r7, #4]
 8011e9e:	f001 f814 	bl	8012eca <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	2200      	movs	r2, #0
 8011ea6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	2200      	movs	r2, #0
 8011eac:	701a      	strb	r2, [r3, #0]
      break;
 8011eae:	e06f      	b.n	8011f90 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	f893 3434 	ldrb.w	r3, [r3, #1076]	@ 0x434
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d019      	beq.n	8011eee <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	f893 1434 	ldrb.w	r1, [r3, #1076]	@ 0x434
                                        phost->device.Data, 0xFFU);
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	f503 7207 	add.w	r2, r3, #540	@ 0x21c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8011ec6:	23ff      	movs	r3, #255	@ 0xff
 8011ec8:	6878      	ldr	r0, [r7, #4]
 8011eca:	f000 f953 	bl	8012174 <USBH_Get_StringDesc>
 8011ece:	4603      	mov	r3, r0
 8011ed0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8011ed2:	7bbb      	ldrb	r3, [r7, #14]
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d103      	bne.n	8011ee0 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	2206      	movs	r2, #6
 8011edc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8011ede:	e059      	b.n	8011f94 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011ee0:	7bbb      	ldrb	r3, [r7, #14]
 8011ee2:	2b03      	cmp	r3, #3
 8011ee4:	d156      	bne.n	8011f94 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	2206      	movs	r2, #6
 8011eea:	705a      	strb	r2, [r3, #1]
      break;
 8011eec:	e052      	b.n	8011f94 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	2206      	movs	r2, #6
 8011ef2:	705a      	strb	r2, [r3, #1]
      break;
 8011ef4:	e04e      	b.n	8011f94 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	f893 3435 	ldrb.w	r3, [r3, #1077]	@ 0x435
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d019      	beq.n	8011f34 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	f893 1435 	ldrb.w	r1, [r3, #1077]	@ 0x435
                                        phost->device.Data, 0xFFU);
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	f503 7207 	add.w	r2, r3, #540	@ 0x21c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8011f0c:	23ff      	movs	r3, #255	@ 0xff
 8011f0e:	6878      	ldr	r0, [r7, #4]
 8011f10:	f000 f930 	bl	8012174 <USBH_Get_StringDesc>
 8011f14:	4603      	mov	r3, r0
 8011f16:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8011f18:	7bbb      	ldrb	r3, [r7, #14]
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d103      	bne.n	8011f26 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	2207      	movs	r2, #7
 8011f22:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8011f24:	e038      	b.n	8011f98 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011f26:	7bbb      	ldrb	r3, [r7, #14]
 8011f28:	2b03      	cmp	r3, #3
 8011f2a:	d135      	bne.n	8011f98 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	2207      	movs	r2, #7
 8011f30:	705a      	strb	r2, [r3, #1]
      break;
 8011f32:	e031      	b.n	8011f98 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	2207      	movs	r2, #7
 8011f38:	705a      	strb	r2, [r3, #1]
      break;
 8011f3a:	e02d      	b.n	8011f98 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	f893 3436 	ldrb.w	r3, [r3, #1078]	@ 0x436
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d017      	beq.n	8011f76 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	f893 1436 	ldrb.w	r1, [r3, #1078]	@ 0x436
                                        phost->device.Data, 0xFFU);
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	f503 7207 	add.w	r2, r3, #540	@ 0x21c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8011f52:	23ff      	movs	r3, #255	@ 0xff
 8011f54:	6878      	ldr	r0, [r7, #4]
 8011f56:	f000 f90d 	bl	8012174 <USBH_Get_StringDesc>
 8011f5a:	4603      	mov	r3, r0
 8011f5c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8011f5e:	7bbb      	ldrb	r3, [r7, #14]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d102      	bne.n	8011f6a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8011f64:	2300      	movs	r3, #0
 8011f66:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8011f68:	e018      	b.n	8011f9c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8011f6a:	7bbb      	ldrb	r3, [r7, #14]
 8011f6c:	2b03      	cmp	r3, #3
 8011f6e:	d115      	bne.n	8011f9c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8011f70:	2300      	movs	r3, #0
 8011f72:	73fb      	strb	r3, [r7, #15]
      break;
 8011f74:	e012      	b.n	8011f9c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8011f76:	2300      	movs	r3, #0
 8011f78:	73fb      	strb	r3, [r7, #15]
      break;
 8011f7a:	e00f      	b.n	8011f9c <USBH_HandleEnum+0x3b4>

    default:
      break;
 8011f7c:	bf00      	nop
 8011f7e:	e00e      	b.n	8011f9e <USBH_HandleEnum+0x3b6>
      break;
 8011f80:	bf00      	nop
 8011f82:	e00c      	b.n	8011f9e <USBH_HandleEnum+0x3b6>
      break;
 8011f84:	bf00      	nop
 8011f86:	e00a      	b.n	8011f9e <USBH_HandleEnum+0x3b6>
      break;
 8011f88:	bf00      	nop
 8011f8a:	e008      	b.n	8011f9e <USBH_HandleEnum+0x3b6>
      break;
 8011f8c:	bf00      	nop
 8011f8e:	e006      	b.n	8011f9e <USBH_HandleEnum+0x3b6>
      break;
 8011f90:	bf00      	nop
 8011f92:	e004      	b.n	8011f9e <USBH_HandleEnum+0x3b6>
      break;
 8011f94:	bf00      	nop
 8011f96:	e002      	b.n	8011f9e <USBH_HandleEnum+0x3b6>
      break;
 8011f98:	bf00      	nop
 8011f9a:	e000      	b.n	8011f9e <USBH_HandleEnum+0x3b6>
      break;
 8011f9c:	bf00      	nop
  }
  return Status;
 8011f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	3710      	adds	r7, #16
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	bd80      	pop	{r7, pc}

08011fa8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8011fa8:	b480      	push	{r7}
 8011faa:	b083      	sub	sp, #12
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	6078      	str	r0, [r7, #4]
 8011fb0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	683a      	ldr	r2, [r7, #0]
 8011fb6:	f8c3 2594 	str.w	r2, [r3, #1428]	@ 0x594
}
 8011fba:	bf00      	nop
 8011fbc:	370c      	adds	r7, #12
 8011fbe:	46bd      	mov	sp, r7
 8011fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fc4:	4770      	bx	lr

08011fc6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8011fc6:	b580      	push	{r7, lr}
 8011fc8:	b082      	sub	sp, #8
 8011fca:	af00      	add	r7, sp, #0
 8011fcc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 8011fd4:	1c5a      	adds	r2, r3, #1
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	f8c3 2594 	str.w	r2, [r3, #1428]	@ 0x594
  USBH_HandleSof(phost);
 8011fdc:	6878      	ldr	r0, [r7, #4]
 8011fde:	f000 f804 	bl	8011fea <USBH_HandleSof>
}
 8011fe2:	bf00      	nop
 8011fe4:	3708      	adds	r7, #8
 8011fe6:	46bd      	mov	sp, r7
 8011fe8:	bd80      	pop	{r7, pc}

08011fea <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8011fea:	b580      	push	{r7, lr}
 8011fec:	b082      	sub	sp, #8
 8011fee:	af00      	add	r7, sp, #0
 8011ff0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	781b      	ldrb	r3, [r3, #0]
 8011ff6:	b2db      	uxtb	r3, r3
 8011ff8:	2b0b      	cmp	r3, #11
 8011ffa:	d10a      	bne.n	8012012 <USBH_HandleSof+0x28>
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 8012002:	2b00      	cmp	r3, #0
 8012004:	d005      	beq.n	8012012 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	f8d3 354c 	ldr.w	r3, [r3, #1356]	@ 0x54c
 801200c:	699b      	ldr	r3, [r3, #24]
 801200e:	6878      	ldr	r0, [r7, #4]
 8012010:	4798      	blx	r3
  }
}
 8012012:	bf00      	nop
 8012014:	3708      	adds	r7, #8
 8012016:	46bd      	mov	sp, r7
 8012018:	bd80      	pop	{r7, pc}

0801201a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 801201a:	b480      	push	{r7}
 801201c:	b083      	sub	sp, #12
 801201e:	af00      	add	r7, sp, #0
 8012020:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	2201      	movs	r2, #1
 8012026:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 801202a:	bf00      	nop
}
 801202c:	370c      	adds	r7, #12
 801202e:	46bd      	mov	sp, r7
 8012030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012034:	4770      	bx	lr

08012036 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8012036:	b480      	push	{r7}
 8012038:	b083      	sub	sp, #12
 801203a:	af00      	add	r7, sp, #0
 801203c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	2200      	movs	r2, #0
 8012042:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423

  return;
 8012046:	bf00      	nop
}
 8012048:	370c      	adds	r7, #12
 801204a:	46bd      	mov	sp, r7
 801204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012050:	4770      	bx	lr

08012052 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8012052:	b480      	push	{r7}
 8012054:	b083      	sub	sp, #12
 8012056:	af00      	add	r7, sp, #0
 8012058:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	2201      	movs	r2, #1
 801205e:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
  phost->device.is_disconnected = 0U;
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	2200      	movs	r2, #0
 8012066:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
  phost->device.is_ReEnumerated = 0U;
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	2200      	movs	r2, #0
 801206e:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8012072:	2300      	movs	r3, #0
}
 8012074:	4618      	mov	r0, r3
 8012076:	370c      	adds	r7, #12
 8012078:	46bd      	mov	sp, r7
 801207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801207e:	4770      	bx	lr

08012080 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8012080:	b580      	push	{r7, lr}
 8012082:	b082      	sub	sp, #8
 8012084:	af00      	add	r7, sp, #0
 8012086:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	2201      	movs	r2, #1
 801208c:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
  phost->device.is_connected = 0U;
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	2200      	movs	r2, #0
 8012094:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
  phost->device.PortEnabled = 0U;
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	2200      	movs	r2, #0
 801209c:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80120a0:	6878      	ldr	r0, [r7, #4]
 80120a2:	f7ee fe9c 	bl	8000dde <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	791b      	ldrb	r3, [r3, #4]
 80120aa:	4619      	mov	r1, r3
 80120ac:	6878      	ldr	r0, [r7, #4]
 80120ae:	f000 ff0c 	bl	8012eca <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	795b      	ldrb	r3, [r3, #5]
 80120b6:	4619      	mov	r1, r3
 80120b8:	6878      	ldr	r0, [r7, #4]
 80120ba:	f000 ff06 	bl	8012eca <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80120be:	2300      	movs	r3, #0
}
 80120c0:	4618      	mov	r0, r3
 80120c2:	3708      	adds	r7, #8
 80120c4:	46bd      	mov	sp, r7
 80120c6:	bd80      	pop	{r7, pc}

080120c8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80120c8:	b580      	push	{r7, lr}
 80120ca:	b086      	sub	sp, #24
 80120cc:	af02      	add	r7, sp, #8
 80120ce:	6078      	str	r0, [r7, #4]
 80120d0:	460b      	mov	r3, r1
 80120d2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80120d4:	887b      	ldrh	r3, [r7, #2]
 80120d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80120da:	d901      	bls.n	80120e0 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80120dc:	2303      	movs	r3, #3
 80120de:	e01b      	b.n	8012118 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	f503 7207 	add.w	r2, r3, #540	@ 0x21c
  status = USBH_GetDescriptor(phost,
 80120e6:	887b      	ldrh	r3, [r7, #2]
 80120e8:	9300      	str	r3, [sp, #0]
 80120ea:	4613      	mov	r3, r2
 80120ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80120f0:	2100      	movs	r1, #0
 80120f2:	6878      	ldr	r0, [r7, #4]
 80120f4:	f000 f872 	bl	80121dc <USBH_GetDescriptor>
 80120f8:	4603      	mov	r3, r0
 80120fa:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80120fc:	7bfb      	ldrb	r3, [r7, #15]
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d109      	bne.n	8012116 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 8012108:	887a      	ldrh	r2, [r7, #2]
 801210a:	4619      	mov	r1, r3
 801210c:	6878      	ldr	r0, [r7, #4]
 801210e:	f000 f929 	bl	8012364 <USBH_ParseDevDesc>
 8012112:	4603      	mov	r3, r0
 8012114:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8012116:	7bfb      	ldrb	r3, [r7, #15]
}
 8012118:	4618      	mov	r0, r3
 801211a:	3710      	adds	r7, #16
 801211c:	46bd      	mov	sp, r7
 801211e:	bd80      	pop	{r7, pc}

08012120 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b086      	sub	sp, #24
 8012124:	af02      	add	r7, sp, #8
 8012126:	6078      	str	r0, [r7, #4]
 8012128:	460b      	mov	r3, r1
 801212a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	331c      	adds	r3, #28
 8012130:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8012132:	887b      	ldrh	r3, [r7, #2]
 8012134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012138:	d901      	bls.n	801213e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 801213a:	2303      	movs	r3, #3
 801213c:	e016      	b.n	801216c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 801213e:	887b      	ldrh	r3, [r7, #2]
 8012140:	9300      	str	r3, [sp, #0]
 8012142:	68bb      	ldr	r3, [r7, #8]
 8012144:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012148:	2100      	movs	r1, #0
 801214a:	6878      	ldr	r0, [r7, #4]
 801214c:	f000 f846 	bl	80121dc <USBH_GetDescriptor>
 8012150:	4603      	mov	r3, r0
 8012152:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8012154:	7bfb      	ldrb	r3, [r7, #15]
 8012156:	2b00      	cmp	r3, #0
 8012158:	d107      	bne.n	801216a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 801215a:	887b      	ldrh	r3, [r7, #2]
 801215c:	461a      	mov	r2, r3
 801215e:	68b9      	ldr	r1, [r7, #8]
 8012160:	6878      	ldr	r0, [r7, #4]
 8012162:	f000 f9af 	bl	80124c4 <USBH_ParseCfgDesc>
 8012166:	4603      	mov	r3, r0
 8012168:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 801216a:	7bfb      	ldrb	r3, [r7, #15]
}
 801216c:	4618      	mov	r0, r3
 801216e:	3710      	adds	r7, #16
 8012170:	46bd      	mov	sp, r7
 8012172:	bd80      	pop	{r7, pc}

08012174 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8012174:	b580      	push	{r7, lr}
 8012176:	b088      	sub	sp, #32
 8012178:	af02      	add	r7, sp, #8
 801217a:	60f8      	str	r0, [r7, #12]
 801217c:	607a      	str	r2, [r7, #4]
 801217e:	461a      	mov	r2, r3
 8012180:	460b      	mov	r3, r1
 8012182:	72fb      	strb	r3, [r7, #11]
 8012184:	4613      	mov	r3, r2
 8012186:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8012188:	893b      	ldrh	r3, [r7, #8]
 801218a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801218e:	d802      	bhi.n	8012196 <USBH_Get_StringDesc+0x22>
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	2b00      	cmp	r3, #0
 8012194:	d101      	bne.n	801219a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8012196:	2303      	movs	r3, #3
 8012198:	e01c      	b.n	80121d4 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 801219a:	7afb      	ldrb	r3, [r7, #11]
 801219c:	b29b      	uxth	r3, r3
 801219e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80121a2:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	f503 7107 	add.w	r1, r3, #540	@ 0x21c
  status = USBH_GetDescriptor(phost,
 80121aa:	893b      	ldrh	r3, [r7, #8]
 80121ac:	9300      	str	r3, [sp, #0]
 80121ae:	460b      	mov	r3, r1
 80121b0:	2100      	movs	r1, #0
 80121b2:	68f8      	ldr	r0, [r7, #12]
 80121b4:	f000 f812 	bl	80121dc <USBH_GetDescriptor>
 80121b8:	4603      	mov	r3, r0
 80121ba:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80121bc:	7dfb      	ldrb	r3, [r7, #23]
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d107      	bne.n	80121d2 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	f503 7307 	add.w	r3, r3, #540	@ 0x21c
 80121c8:	893a      	ldrh	r2, [r7, #8]
 80121ca:	6879      	ldr	r1, [r7, #4]
 80121cc:	4618      	mov	r0, r3
 80121ce:	f000 fb8d 	bl	80128ec <USBH_ParseStringDesc>
  }

  return status;
 80121d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80121d4:	4618      	mov	r0, r3
 80121d6:	3718      	adds	r7, #24
 80121d8:	46bd      	mov	sp, r7
 80121da:	bd80      	pop	{r7, pc}

080121dc <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80121dc:	b580      	push	{r7, lr}
 80121de:	b084      	sub	sp, #16
 80121e0:	af00      	add	r7, sp, #0
 80121e2:	60f8      	str	r0, [r7, #12]
 80121e4:	607b      	str	r3, [r7, #4]
 80121e6:	460b      	mov	r3, r1
 80121e8:	72fb      	strb	r3, [r7, #11]
 80121ea:	4613      	mov	r3, r2
 80121ec:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80121ee:	68fb      	ldr	r3, [r7, #12]
 80121f0:	789b      	ldrb	r3, [r3, #2]
 80121f2:	2b01      	cmp	r3, #1
 80121f4:	d11c      	bne.n	8012230 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80121f6:	7afb      	ldrb	r3, [r7, #11]
 80121f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80121fc:	b2da      	uxtb	r2, r3
 80121fe:	68fb      	ldr	r3, [r7, #12]
 8012200:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	2206      	movs	r2, #6
 8012206:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	893a      	ldrh	r2, [r7, #8]
 801220c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 801220e:	893b      	ldrh	r3, [r7, #8]
 8012210:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8012214:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012218:	d104      	bne.n	8012224 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 801221a:	68fb      	ldr	r3, [r7, #12]
 801221c:	f240 4209 	movw	r2, #1033	@ 0x409
 8012220:	829a      	strh	r2, [r3, #20]
 8012222:	e002      	b.n	801222a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8012224:	68fb      	ldr	r3, [r7, #12]
 8012226:	2200      	movs	r2, #0
 8012228:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	8b3a      	ldrh	r2, [r7, #24]
 801222e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8012230:	8b3b      	ldrh	r3, [r7, #24]
 8012232:	461a      	mov	r2, r3
 8012234:	6879      	ldr	r1, [r7, #4]
 8012236:	68f8      	ldr	r0, [r7, #12]
 8012238:	f000 fba5 	bl	8012986 <USBH_CtlReq>
 801223c:	4603      	mov	r3, r0
}
 801223e:	4618      	mov	r0, r3
 8012240:	3710      	adds	r7, #16
 8012242:	46bd      	mov	sp, r7
 8012244:	bd80      	pop	{r7, pc}

08012246 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8012246:	b580      	push	{r7, lr}
 8012248:	b082      	sub	sp, #8
 801224a:	af00      	add	r7, sp, #0
 801224c:	6078      	str	r0, [r7, #4]
 801224e:	460b      	mov	r3, r1
 8012250:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	789b      	ldrb	r3, [r3, #2]
 8012256:	2b01      	cmp	r3, #1
 8012258:	d10f      	bne.n	801227a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	2200      	movs	r2, #0
 801225e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	2205      	movs	r2, #5
 8012264:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8012266:	78fb      	ldrb	r3, [r7, #3]
 8012268:	b29a      	uxth	r2, r3
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	2200      	movs	r2, #0
 8012272:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	2200      	movs	r2, #0
 8012278:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801227a:	2200      	movs	r2, #0
 801227c:	2100      	movs	r1, #0
 801227e:	6878      	ldr	r0, [r7, #4]
 8012280:	f000 fb81 	bl	8012986 <USBH_CtlReq>
 8012284:	4603      	mov	r3, r0
}
 8012286:	4618      	mov	r0, r3
 8012288:	3708      	adds	r7, #8
 801228a:	46bd      	mov	sp, r7
 801228c:	bd80      	pop	{r7, pc}

0801228e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 801228e:	b580      	push	{r7, lr}
 8012290:	b082      	sub	sp, #8
 8012292:	af00      	add	r7, sp, #0
 8012294:	6078      	str	r0, [r7, #4]
 8012296:	460b      	mov	r3, r1
 8012298:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	789b      	ldrb	r3, [r3, #2]
 801229e:	2b01      	cmp	r3, #1
 80122a0:	d10e      	bne.n	80122c0 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	2200      	movs	r2, #0
 80122a6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	2209      	movs	r2, #9
 80122ac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	887a      	ldrh	r2, [r7, #2]
 80122b2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	2200      	movs	r2, #0
 80122b8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	2200      	movs	r2, #0
 80122be:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80122c0:	2200      	movs	r2, #0
 80122c2:	2100      	movs	r1, #0
 80122c4:	6878      	ldr	r0, [r7, #4]
 80122c6:	f000 fb5e 	bl	8012986 <USBH_CtlReq>
 80122ca:	4603      	mov	r3, r0
}
 80122cc:	4618      	mov	r0, r3
 80122ce:	3708      	adds	r7, #8
 80122d0:	46bd      	mov	sp, r7
 80122d2:	bd80      	pop	{r7, pc}

080122d4 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80122d4:	b580      	push	{r7, lr}
 80122d6:	b082      	sub	sp, #8
 80122d8:	af00      	add	r7, sp, #0
 80122da:	6078      	str	r0, [r7, #4]
 80122dc:	460b      	mov	r3, r1
 80122de:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	789b      	ldrb	r3, [r3, #2]
 80122e4:	2b01      	cmp	r3, #1
 80122e6:	d10f      	bne.n	8012308 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	2200      	movs	r2, #0
 80122ec:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	2203      	movs	r2, #3
 80122f2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80122f4:	78fb      	ldrb	r3, [r7, #3]
 80122f6:	b29a      	uxth	r2, r3
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	2200      	movs	r2, #0
 8012300:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	2200      	movs	r2, #0
 8012306:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8012308:	2200      	movs	r2, #0
 801230a:	2100      	movs	r1, #0
 801230c:	6878      	ldr	r0, [r7, #4]
 801230e:	f000 fb3a 	bl	8012986 <USBH_CtlReq>
 8012312:	4603      	mov	r3, r0
}
 8012314:	4618      	mov	r0, r3
 8012316:	3708      	adds	r7, #8
 8012318:	46bd      	mov	sp, r7
 801231a:	bd80      	pop	{r7, pc}

0801231c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 801231c:	b580      	push	{r7, lr}
 801231e:	b082      	sub	sp, #8
 8012320:	af00      	add	r7, sp, #0
 8012322:	6078      	str	r0, [r7, #4]
 8012324:	460b      	mov	r3, r1
 8012326:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	789b      	ldrb	r3, [r3, #2]
 801232c:	2b01      	cmp	r3, #1
 801232e:	d10f      	bne.n	8012350 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	2202      	movs	r2, #2
 8012334:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	2201      	movs	r2, #1
 801233a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	2200      	movs	r2, #0
 8012340:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8012342:	78fb      	ldrb	r3, [r7, #3]
 8012344:	b29a      	uxth	r2, r3
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	2200      	movs	r2, #0
 801234e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8012350:	2200      	movs	r2, #0
 8012352:	2100      	movs	r1, #0
 8012354:	6878      	ldr	r0, [r7, #4]
 8012356:	f000 fb16 	bl	8012986 <USBH_CtlReq>
 801235a:	4603      	mov	r3, r0
}
 801235c:	4618      	mov	r0, r3
 801235e:	3708      	adds	r7, #8
 8012360:	46bd      	mov	sp, r7
 8012362:	bd80      	pop	{r7, pc}

08012364 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8012364:	b480      	push	{r7}
 8012366:	b087      	sub	sp, #28
 8012368:	af00      	add	r7, sp, #0
 801236a:	60f8      	str	r0, [r7, #12]
 801236c:	60b9      	str	r1, [r7, #8]
 801236e:	4613      	mov	r3, r2
 8012370:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	f203 4326 	addw	r3, r3, #1062	@ 0x426
 8012378:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 801237a:	2300      	movs	r3, #0
 801237c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 801237e:	68bb      	ldr	r3, [r7, #8]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d101      	bne.n	8012388 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8012384:	2302      	movs	r3, #2
 8012386:	e094      	b.n	80124b2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8012388:	68bb      	ldr	r3, [r7, #8]
 801238a:	781a      	ldrb	r2, [r3, #0]
 801238c:	693b      	ldr	r3, [r7, #16]
 801238e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8012390:	68bb      	ldr	r3, [r7, #8]
 8012392:	785a      	ldrb	r2, [r3, #1]
 8012394:	693b      	ldr	r3, [r7, #16]
 8012396:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8012398:	68bb      	ldr	r3, [r7, #8]
 801239a:	3302      	adds	r3, #2
 801239c:	781b      	ldrb	r3, [r3, #0]
 801239e:	461a      	mov	r2, r3
 80123a0:	68bb      	ldr	r3, [r7, #8]
 80123a2:	3303      	adds	r3, #3
 80123a4:	781b      	ldrb	r3, [r3, #0]
 80123a6:	021b      	lsls	r3, r3, #8
 80123a8:	b29b      	uxth	r3, r3
 80123aa:	4313      	orrs	r3, r2
 80123ac:	b29a      	uxth	r2, r3
 80123ae:	693b      	ldr	r3, [r7, #16]
 80123b0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80123b2:	68bb      	ldr	r3, [r7, #8]
 80123b4:	791a      	ldrb	r2, [r3, #4]
 80123b6:	693b      	ldr	r3, [r7, #16]
 80123b8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80123ba:	68bb      	ldr	r3, [r7, #8]
 80123bc:	795a      	ldrb	r2, [r3, #5]
 80123be:	693b      	ldr	r3, [r7, #16]
 80123c0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80123c2:	68bb      	ldr	r3, [r7, #8]
 80123c4:	799a      	ldrb	r2, [r3, #6]
 80123c6:	693b      	ldr	r3, [r7, #16]
 80123c8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80123ca:	68bb      	ldr	r3, [r7, #8]
 80123cc:	79da      	ldrb	r2, [r3, #7]
 80123ce:	693b      	ldr	r3, [r7, #16]
 80123d0:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 80123d8:	2b00      	cmp	r3, #0
 80123da:	d004      	beq.n	80123e6 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80123e2:	2b01      	cmp	r3, #1
 80123e4:	d11b      	bne.n	801241e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80123e6:	693b      	ldr	r3, [r7, #16]
 80123e8:	79db      	ldrb	r3, [r3, #7]
 80123ea:	2b20      	cmp	r3, #32
 80123ec:	dc0f      	bgt.n	801240e <USBH_ParseDevDesc+0xaa>
 80123ee:	2b08      	cmp	r3, #8
 80123f0:	db0f      	blt.n	8012412 <USBH_ParseDevDesc+0xae>
 80123f2:	3b08      	subs	r3, #8
 80123f4:	4a32      	ldr	r2, [pc, #200]	@ (80124c0 <USBH_ParseDevDesc+0x15c>)
 80123f6:	fa22 f303 	lsr.w	r3, r2, r3
 80123fa:	f003 0301 	and.w	r3, r3, #1
 80123fe:	2b00      	cmp	r3, #0
 8012400:	bf14      	ite	ne
 8012402:	2301      	movne	r3, #1
 8012404:	2300      	moveq	r3, #0
 8012406:	b2db      	uxtb	r3, r3
 8012408:	2b00      	cmp	r3, #0
 801240a:	d106      	bne.n	801241a <USBH_ParseDevDesc+0xb6>
 801240c:	e001      	b.n	8012412 <USBH_ParseDevDesc+0xae>
 801240e:	2b40      	cmp	r3, #64	@ 0x40
 8012410:	d003      	beq.n	801241a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8012412:	693b      	ldr	r3, [r7, #16]
 8012414:	2208      	movs	r2, #8
 8012416:	71da      	strb	r2, [r3, #7]
        break;
 8012418:	e000      	b.n	801241c <USBH_ParseDevDesc+0xb8>
        break;
 801241a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 801241c:	e00e      	b.n	801243c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8012424:	2b02      	cmp	r3, #2
 8012426:	d107      	bne.n	8012438 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8012428:	693b      	ldr	r3, [r7, #16]
 801242a:	79db      	ldrb	r3, [r3, #7]
 801242c:	2b08      	cmp	r3, #8
 801242e:	d005      	beq.n	801243c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8012430:	693b      	ldr	r3, [r7, #16]
 8012432:	2208      	movs	r2, #8
 8012434:	71da      	strb	r2, [r3, #7]
 8012436:	e001      	b.n	801243c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8012438:	2303      	movs	r3, #3
 801243a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 801243c:	88fb      	ldrh	r3, [r7, #6]
 801243e:	2b08      	cmp	r3, #8
 8012440:	d936      	bls.n	80124b0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8012442:	68bb      	ldr	r3, [r7, #8]
 8012444:	3308      	adds	r3, #8
 8012446:	781b      	ldrb	r3, [r3, #0]
 8012448:	461a      	mov	r2, r3
 801244a:	68bb      	ldr	r3, [r7, #8]
 801244c:	3309      	adds	r3, #9
 801244e:	781b      	ldrb	r3, [r3, #0]
 8012450:	021b      	lsls	r3, r3, #8
 8012452:	b29b      	uxth	r3, r3
 8012454:	4313      	orrs	r3, r2
 8012456:	b29a      	uxth	r2, r3
 8012458:	693b      	ldr	r3, [r7, #16]
 801245a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 801245c:	68bb      	ldr	r3, [r7, #8]
 801245e:	330a      	adds	r3, #10
 8012460:	781b      	ldrb	r3, [r3, #0]
 8012462:	461a      	mov	r2, r3
 8012464:	68bb      	ldr	r3, [r7, #8]
 8012466:	330b      	adds	r3, #11
 8012468:	781b      	ldrb	r3, [r3, #0]
 801246a:	021b      	lsls	r3, r3, #8
 801246c:	b29b      	uxth	r3, r3
 801246e:	4313      	orrs	r3, r2
 8012470:	b29a      	uxth	r2, r3
 8012472:	693b      	ldr	r3, [r7, #16]
 8012474:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8012476:	68bb      	ldr	r3, [r7, #8]
 8012478:	330c      	adds	r3, #12
 801247a:	781b      	ldrb	r3, [r3, #0]
 801247c:	461a      	mov	r2, r3
 801247e:	68bb      	ldr	r3, [r7, #8]
 8012480:	330d      	adds	r3, #13
 8012482:	781b      	ldrb	r3, [r3, #0]
 8012484:	021b      	lsls	r3, r3, #8
 8012486:	b29b      	uxth	r3, r3
 8012488:	4313      	orrs	r3, r2
 801248a:	b29a      	uxth	r2, r3
 801248c:	693b      	ldr	r3, [r7, #16]
 801248e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8012490:	68bb      	ldr	r3, [r7, #8]
 8012492:	7b9a      	ldrb	r2, [r3, #14]
 8012494:	693b      	ldr	r3, [r7, #16]
 8012496:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8012498:	68bb      	ldr	r3, [r7, #8]
 801249a:	7bda      	ldrb	r2, [r3, #15]
 801249c:	693b      	ldr	r3, [r7, #16]
 801249e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80124a0:	68bb      	ldr	r3, [r7, #8]
 80124a2:	7c1a      	ldrb	r2, [r3, #16]
 80124a4:	693b      	ldr	r3, [r7, #16]
 80124a6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 80124a8:	68bb      	ldr	r3, [r7, #8]
 80124aa:	7c5a      	ldrb	r2, [r3, #17]
 80124ac:	693b      	ldr	r3, [r7, #16]
 80124ae:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80124b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80124b2:	4618      	mov	r0, r3
 80124b4:	371c      	adds	r7, #28
 80124b6:	46bd      	mov	sp, r7
 80124b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124bc:	4770      	bx	lr
 80124be:	bf00      	nop
 80124c0:	01000101 	.word	0x01000101

080124c4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	b08c      	sub	sp, #48	@ 0x30
 80124c8:	af00      	add	r7, sp, #0
 80124ca:	60f8      	str	r0, [r7, #12]
 80124cc:	60b9      	str	r1, [r7, #8]
 80124ce:	4613      	mov	r3, r2
 80124d0:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	f503 6387 	add.w	r3, r3, #1080	@ 0x438
 80124d8:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80124da:	2300      	movs	r3, #0
 80124dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80124e0:	2300      	movs	r3, #0
 80124e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80124e6:	2300      	movs	r3, #0
 80124e8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80124ec:	68bb      	ldr	r3, [r7, #8]
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d101      	bne.n	80124f6 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80124f2:	2302      	movs	r3, #2
 80124f4:	e0da      	b.n	80126ac <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80124f6:	68bb      	ldr	r3, [r7, #8]
 80124f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80124fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124fc:	781b      	ldrb	r3, [r3, #0]
 80124fe:	2b09      	cmp	r3, #9
 8012500:	d002      	beq.n	8012508 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8012502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012504:	2209      	movs	r2, #9
 8012506:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8012508:	68bb      	ldr	r3, [r7, #8]
 801250a:	781a      	ldrb	r2, [r3, #0]
 801250c:	6a3b      	ldr	r3, [r7, #32]
 801250e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8012510:	68bb      	ldr	r3, [r7, #8]
 8012512:	785a      	ldrb	r2, [r3, #1]
 8012514:	6a3b      	ldr	r3, [r7, #32]
 8012516:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8012518:	68bb      	ldr	r3, [r7, #8]
 801251a:	3302      	adds	r3, #2
 801251c:	781b      	ldrb	r3, [r3, #0]
 801251e:	461a      	mov	r2, r3
 8012520:	68bb      	ldr	r3, [r7, #8]
 8012522:	3303      	adds	r3, #3
 8012524:	781b      	ldrb	r3, [r3, #0]
 8012526:	021b      	lsls	r3, r3, #8
 8012528:	b29b      	uxth	r3, r3
 801252a:	4313      	orrs	r3, r2
 801252c:	b29b      	uxth	r3, r3
 801252e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012532:	bf28      	it	cs
 8012534:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8012538:	b29a      	uxth	r2, r3
 801253a:	6a3b      	ldr	r3, [r7, #32]
 801253c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 801253e:	68bb      	ldr	r3, [r7, #8]
 8012540:	791a      	ldrb	r2, [r3, #4]
 8012542:	6a3b      	ldr	r3, [r7, #32]
 8012544:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8012546:	68bb      	ldr	r3, [r7, #8]
 8012548:	795a      	ldrb	r2, [r3, #5]
 801254a:	6a3b      	ldr	r3, [r7, #32]
 801254c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 801254e:	68bb      	ldr	r3, [r7, #8]
 8012550:	799a      	ldrb	r2, [r3, #6]
 8012552:	6a3b      	ldr	r3, [r7, #32]
 8012554:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8012556:	68bb      	ldr	r3, [r7, #8]
 8012558:	79da      	ldrb	r2, [r3, #7]
 801255a:	6a3b      	ldr	r3, [r7, #32]
 801255c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 801255e:	68bb      	ldr	r3, [r7, #8]
 8012560:	7a1a      	ldrb	r2, [r3, #8]
 8012562:	6a3b      	ldr	r3, [r7, #32]
 8012564:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8012566:	88fb      	ldrh	r3, [r7, #6]
 8012568:	2b09      	cmp	r3, #9
 801256a:	f240 809d 	bls.w	80126a8 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 801256e:	2309      	movs	r3, #9
 8012570:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8012572:	2300      	movs	r3, #0
 8012574:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8012576:	e081      	b.n	801267c <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8012578:	f107 0316 	add.w	r3, r7, #22
 801257c:	4619      	mov	r1, r3
 801257e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012580:	f000 f9e7 	bl	8012952 <USBH_GetNextDesc>
 8012584:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8012586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012588:	785b      	ldrb	r3, [r3, #1]
 801258a:	2b04      	cmp	r3, #4
 801258c:	d176      	bne.n	801267c <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 801258e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012590:	781b      	ldrb	r3, [r3, #0]
 8012592:	2b09      	cmp	r3, #9
 8012594:	d002      	beq.n	801259c <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8012596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012598:	2209      	movs	r2, #9
 801259a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 801259c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80125a0:	221a      	movs	r2, #26
 80125a2:	fb02 f303 	mul.w	r3, r2, r3
 80125a6:	3308      	adds	r3, #8
 80125a8:	6a3a      	ldr	r2, [r7, #32]
 80125aa:	4413      	add	r3, r2
 80125ac:	3302      	adds	r3, #2
 80125ae:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80125b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80125b2:	69f8      	ldr	r0, [r7, #28]
 80125b4:	f000 f87e 	bl	80126b4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80125b8:	2300      	movs	r3, #0
 80125ba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80125be:	2300      	movs	r3, #0
 80125c0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80125c2:	e043      	b.n	801264c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80125c4:	f107 0316 	add.w	r3, r7, #22
 80125c8:	4619      	mov	r1, r3
 80125ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80125cc:	f000 f9c1 	bl	8012952 <USBH_GetNextDesc>
 80125d0:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80125d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125d4:	785b      	ldrb	r3, [r3, #1]
 80125d6:	2b05      	cmp	r3, #5
 80125d8:	d138      	bne.n	801264c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80125da:	69fb      	ldr	r3, [r7, #28]
 80125dc:	795b      	ldrb	r3, [r3, #5]
 80125de:	2b01      	cmp	r3, #1
 80125e0:	d113      	bne.n	801260a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80125e2:	69fb      	ldr	r3, [r7, #28]
 80125e4:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80125e6:	2b02      	cmp	r3, #2
 80125e8:	d003      	beq.n	80125f2 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80125ea:	69fb      	ldr	r3, [r7, #28]
 80125ec:	799b      	ldrb	r3, [r3, #6]
 80125ee:	2b03      	cmp	r3, #3
 80125f0:	d10b      	bne.n	801260a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80125f2:	69fb      	ldr	r3, [r7, #28]
 80125f4:	79db      	ldrb	r3, [r3, #7]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d10b      	bne.n	8012612 <USBH_ParseCfgDesc+0x14e>
 80125fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125fc:	781b      	ldrb	r3, [r3, #0]
 80125fe:	2b09      	cmp	r3, #9
 8012600:	d007      	beq.n	8012612 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8012602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012604:	2209      	movs	r2, #9
 8012606:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8012608:	e003      	b.n	8012612 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 801260a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801260c:	2207      	movs	r2, #7
 801260e:	701a      	strb	r2, [r3, #0]
 8012610:	e000      	b.n	8012614 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8012612:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8012614:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012618:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801261c:	3201      	adds	r2, #1
 801261e:	00d2      	lsls	r2, r2, #3
 8012620:	211a      	movs	r1, #26
 8012622:	fb01 f303 	mul.w	r3, r1, r3
 8012626:	4413      	add	r3, r2
 8012628:	3308      	adds	r3, #8
 801262a:	6a3a      	ldr	r2, [r7, #32]
 801262c:	4413      	add	r3, r2
 801262e:	3304      	adds	r3, #4
 8012630:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8012632:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012634:	69b9      	ldr	r1, [r7, #24]
 8012636:	68f8      	ldr	r0, [r7, #12]
 8012638:	f000 f870 	bl	801271c <USBH_ParseEPDesc>
 801263c:	4603      	mov	r3, r0
 801263e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8012642:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012646:	3301      	adds	r3, #1
 8012648:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 801264c:	69fb      	ldr	r3, [r7, #28]
 801264e:	791b      	ldrb	r3, [r3, #4]
 8012650:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8012654:	429a      	cmp	r2, r3
 8012656:	d204      	bcs.n	8012662 <USBH_ParseCfgDesc+0x19e>
 8012658:	6a3b      	ldr	r3, [r7, #32]
 801265a:	885a      	ldrh	r2, [r3, #2]
 801265c:	8afb      	ldrh	r3, [r7, #22]
 801265e:	429a      	cmp	r2, r3
 8012660:	d8b0      	bhi.n	80125c4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8012662:	69fb      	ldr	r3, [r7, #28]
 8012664:	791b      	ldrb	r3, [r3, #4]
 8012666:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801266a:	429a      	cmp	r2, r3
 801266c:	d201      	bcs.n	8012672 <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 801266e:	2303      	movs	r3, #3
 8012670:	e01c      	b.n	80126ac <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8012672:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012676:	3301      	adds	r3, #1
 8012678:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 801267c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012680:	2b09      	cmp	r3, #9
 8012682:	d805      	bhi.n	8012690 <USBH_ParseCfgDesc+0x1cc>
 8012684:	6a3b      	ldr	r3, [r7, #32]
 8012686:	885a      	ldrh	r2, [r3, #2]
 8012688:	8afb      	ldrh	r3, [r7, #22]
 801268a:	429a      	cmp	r2, r3
 801268c:	f63f af74 	bhi.w	8012578 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8012690:	6a3b      	ldr	r3, [r7, #32]
 8012692:	791b      	ldrb	r3, [r3, #4]
 8012694:	2b0a      	cmp	r3, #10
 8012696:	bf28      	it	cs
 8012698:	230a      	movcs	r3, #10
 801269a:	b2db      	uxtb	r3, r3
 801269c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80126a0:	429a      	cmp	r2, r3
 80126a2:	d201      	bcs.n	80126a8 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 80126a4:	2303      	movs	r3, #3
 80126a6:	e001      	b.n	80126ac <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 80126a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80126ac:	4618      	mov	r0, r3
 80126ae:	3730      	adds	r7, #48	@ 0x30
 80126b0:	46bd      	mov	sp, r7
 80126b2:	bd80      	pop	{r7, pc}

080126b4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80126b4:	b480      	push	{r7}
 80126b6:	b083      	sub	sp, #12
 80126b8:	af00      	add	r7, sp, #0
 80126ba:	6078      	str	r0, [r7, #4]
 80126bc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80126be:	683b      	ldr	r3, [r7, #0]
 80126c0:	781a      	ldrb	r2, [r3, #0]
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80126c6:	683b      	ldr	r3, [r7, #0]
 80126c8:	785a      	ldrb	r2, [r3, #1]
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80126ce:	683b      	ldr	r3, [r7, #0]
 80126d0:	789a      	ldrb	r2, [r3, #2]
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80126d6:	683b      	ldr	r3, [r7, #0]
 80126d8:	78da      	ldrb	r2, [r3, #3]
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	3304      	adds	r3, #4
 80126e2:	781b      	ldrb	r3, [r3, #0]
 80126e4:	2b02      	cmp	r3, #2
 80126e6:	bf28      	it	cs
 80126e8:	2302      	movcs	r3, #2
 80126ea:	b2da      	uxtb	r2, r3
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80126f0:	683b      	ldr	r3, [r7, #0]
 80126f2:	795a      	ldrb	r2, [r3, #5]
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80126f8:	683b      	ldr	r3, [r7, #0]
 80126fa:	799a      	ldrb	r2, [r3, #6]
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8012700:	683b      	ldr	r3, [r7, #0]
 8012702:	79da      	ldrb	r2, [r3, #7]
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8012708:	683b      	ldr	r3, [r7, #0]
 801270a:	7a1a      	ldrb	r2, [r3, #8]
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	721a      	strb	r2, [r3, #8]
}
 8012710:	bf00      	nop
 8012712:	370c      	adds	r7, #12
 8012714:	46bd      	mov	sp, r7
 8012716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801271a:	4770      	bx	lr

0801271c <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 801271c:	b480      	push	{r7}
 801271e:	b087      	sub	sp, #28
 8012720:	af00      	add	r7, sp, #0
 8012722:	60f8      	str	r0, [r7, #12]
 8012724:	60b9      	str	r1, [r7, #8]
 8012726:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8012728:	2300      	movs	r3, #0
 801272a:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	781a      	ldrb	r2, [r3, #0]
 8012730:	68bb      	ldr	r3, [r7, #8]
 8012732:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	785a      	ldrb	r2, [r3, #1]
 8012738:	68bb      	ldr	r3, [r7, #8]
 801273a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	789a      	ldrb	r2, [r3, #2]
 8012740:	68bb      	ldr	r3, [r7, #8]
 8012742:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	78da      	ldrb	r2, [r3, #3]
 8012748:	68bb      	ldr	r3, [r7, #8]
 801274a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 801274c:	687b      	ldr	r3, [r7, #4]
 801274e:	3304      	adds	r3, #4
 8012750:	781b      	ldrb	r3, [r3, #0]
 8012752:	461a      	mov	r2, r3
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	3305      	adds	r3, #5
 8012758:	781b      	ldrb	r3, [r3, #0]
 801275a:	021b      	lsls	r3, r3, #8
 801275c:	b29b      	uxth	r3, r3
 801275e:	4313      	orrs	r3, r2
 8012760:	b29a      	uxth	r2, r3
 8012762:	68bb      	ldr	r3, [r7, #8]
 8012764:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	799a      	ldrb	r2, [r3, #6]
 801276a:	68bb      	ldr	r3, [r7, #8]
 801276c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 801276e:	68bb      	ldr	r3, [r7, #8]
 8012770:	889b      	ldrh	r3, [r3, #4]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d009      	beq.n	801278a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8012776:	68bb      	ldr	r3, [r7, #8]
 8012778:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 801277a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801277e:	d804      	bhi.n	801278a <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8012780:	68bb      	ldr	r3, [r7, #8]
 8012782:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8012784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012788:	d901      	bls.n	801278e <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 801278a:	2303      	movs	r3, #3
 801278c:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8012794:	2b00      	cmp	r3, #0
 8012796:	d136      	bne.n	8012806 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8012798:	68bb      	ldr	r3, [r7, #8]
 801279a:	78db      	ldrb	r3, [r3, #3]
 801279c:	f003 0303 	and.w	r3, r3, #3
 80127a0:	2b02      	cmp	r3, #2
 80127a2:	d108      	bne.n	80127b6 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80127a4:	68bb      	ldr	r3, [r7, #8]
 80127a6:	889b      	ldrh	r3, [r3, #4]
 80127a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80127ac:	f240 8097 	bls.w	80128de <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80127b0:	2303      	movs	r3, #3
 80127b2:	75fb      	strb	r3, [r7, #23]
 80127b4:	e093      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80127b6:	68bb      	ldr	r3, [r7, #8]
 80127b8:	78db      	ldrb	r3, [r3, #3]
 80127ba:	f003 0303 	and.w	r3, r3, #3
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d107      	bne.n	80127d2 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80127c2:	68bb      	ldr	r3, [r7, #8]
 80127c4:	889b      	ldrh	r3, [r3, #4]
 80127c6:	2b40      	cmp	r3, #64	@ 0x40
 80127c8:	f240 8089 	bls.w	80128de <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80127cc:	2303      	movs	r3, #3
 80127ce:	75fb      	strb	r3, [r7, #23]
 80127d0:	e085      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80127d2:	68bb      	ldr	r3, [r7, #8]
 80127d4:	78db      	ldrb	r3, [r3, #3]
 80127d6:	f003 0303 	and.w	r3, r3, #3
 80127da:	2b01      	cmp	r3, #1
 80127dc:	d005      	beq.n	80127ea <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80127de:	68bb      	ldr	r3, [r7, #8]
 80127e0:	78db      	ldrb	r3, [r3, #3]
 80127e2:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80127e6:	2b03      	cmp	r3, #3
 80127e8:	d10a      	bne.n	8012800 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80127ea:	68bb      	ldr	r3, [r7, #8]
 80127ec:	799b      	ldrb	r3, [r3, #6]
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d003      	beq.n	80127fa <USBH_ParseEPDesc+0xde>
 80127f2:	68bb      	ldr	r3, [r7, #8]
 80127f4:	799b      	ldrb	r3, [r3, #6]
 80127f6:	2b10      	cmp	r3, #16
 80127f8:	d970      	bls.n	80128dc <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80127fa:	2303      	movs	r3, #3
 80127fc:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80127fe:	e06d      	b.n	80128dc <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8012800:	2303      	movs	r3, #3
 8012802:	75fb      	strb	r3, [r7, #23]
 8012804:	e06b      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8012806:	68fb      	ldr	r3, [r7, #12]
 8012808:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 801280c:	2b01      	cmp	r3, #1
 801280e:	d13c      	bne.n	801288a <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8012810:	68bb      	ldr	r3, [r7, #8]
 8012812:	78db      	ldrb	r3, [r3, #3]
 8012814:	f003 0303 	and.w	r3, r3, #3
 8012818:	2b02      	cmp	r3, #2
 801281a:	d005      	beq.n	8012828 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 801281c:	68bb      	ldr	r3, [r7, #8]
 801281e:	78db      	ldrb	r3, [r3, #3]
 8012820:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8012824:	2b00      	cmp	r3, #0
 8012826:	d106      	bne.n	8012836 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8012828:	68bb      	ldr	r3, [r7, #8]
 801282a:	889b      	ldrh	r3, [r3, #4]
 801282c:	2b40      	cmp	r3, #64	@ 0x40
 801282e:	d956      	bls.n	80128de <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8012830:	2303      	movs	r3, #3
 8012832:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8012834:	e053      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8012836:	68bb      	ldr	r3, [r7, #8]
 8012838:	78db      	ldrb	r3, [r3, #3]
 801283a:	f003 0303 	and.w	r3, r3, #3
 801283e:	2b01      	cmp	r3, #1
 8012840:	d10e      	bne.n	8012860 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8012842:	68bb      	ldr	r3, [r7, #8]
 8012844:	799b      	ldrb	r3, [r3, #6]
 8012846:	2b00      	cmp	r3, #0
 8012848:	d007      	beq.n	801285a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 801284a:	68bb      	ldr	r3, [r7, #8]
 801284c:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 801284e:	2b10      	cmp	r3, #16
 8012850:	d803      	bhi.n	801285a <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8012852:	68bb      	ldr	r3, [r7, #8]
 8012854:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8012856:	2b40      	cmp	r3, #64	@ 0x40
 8012858:	d941      	bls.n	80128de <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801285a:	2303      	movs	r3, #3
 801285c:	75fb      	strb	r3, [r7, #23]
 801285e:	e03e      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8012860:	68bb      	ldr	r3, [r7, #8]
 8012862:	78db      	ldrb	r3, [r3, #3]
 8012864:	f003 0303 	and.w	r3, r3, #3
 8012868:	2b03      	cmp	r3, #3
 801286a:	d10b      	bne.n	8012884 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 801286c:	68bb      	ldr	r3, [r7, #8]
 801286e:	799b      	ldrb	r3, [r3, #6]
 8012870:	2b00      	cmp	r3, #0
 8012872:	d004      	beq.n	801287e <USBH_ParseEPDesc+0x162>
 8012874:	68bb      	ldr	r3, [r7, #8]
 8012876:	889b      	ldrh	r3, [r3, #4]
 8012878:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801287c:	d32f      	bcc.n	80128de <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801287e:	2303      	movs	r3, #3
 8012880:	75fb      	strb	r3, [r7, #23]
 8012882:	e02c      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8012884:	2303      	movs	r3, #3
 8012886:	75fb      	strb	r3, [r7, #23]
 8012888:	e029      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8012890:	2b02      	cmp	r3, #2
 8012892:	d120      	bne.n	80128d6 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8012894:	68bb      	ldr	r3, [r7, #8]
 8012896:	78db      	ldrb	r3, [r3, #3]
 8012898:	f003 0303 	and.w	r3, r3, #3
 801289c:	2b00      	cmp	r3, #0
 801289e:	d106      	bne.n	80128ae <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80128a0:	68bb      	ldr	r3, [r7, #8]
 80128a2:	889b      	ldrh	r3, [r3, #4]
 80128a4:	2b08      	cmp	r3, #8
 80128a6:	d01a      	beq.n	80128de <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80128a8:	2303      	movs	r3, #3
 80128aa:	75fb      	strb	r3, [r7, #23]
 80128ac:	e017      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80128ae:	68bb      	ldr	r3, [r7, #8]
 80128b0:	78db      	ldrb	r3, [r3, #3]
 80128b2:	f003 0303 	and.w	r3, r3, #3
 80128b6:	2b03      	cmp	r3, #3
 80128b8:	d10a      	bne.n	80128d0 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80128ba:	68bb      	ldr	r3, [r7, #8]
 80128bc:	799b      	ldrb	r3, [r3, #6]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d003      	beq.n	80128ca <USBH_ParseEPDesc+0x1ae>
 80128c2:	68bb      	ldr	r3, [r7, #8]
 80128c4:	889b      	ldrh	r3, [r3, #4]
 80128c6:	2b08      	cmp	r3, #8
 80128c8:	d909      	bls.n	80128de <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80128ca:	2303      	movs	r3, #3
 80128cc:	75fb      	strb	r3, [r7, #23]
 80128ce:	e006      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80128d0:	2303      	movs	r3, #3
 80128d2:	75fb      	strb	r3, [r7, #23]
 80128d4:	e003      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80128d6:	2303      	movs	r3, #3
 80128d8:	75fb      	strb	r3, [r7, #23]
 80128da:	e000      	b.n	80128de <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80128dc:	bf00      	nop
  }

  return status;
 80128de:	7dfb      	ldrb	r3, [r7, #23]
}
 80128e0:	4618      	mov	r0, r3
 80128e2:	371c      	adds	r7, #28
 80128e4:	46bd      	mov	sp, r7
 80128e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ea:	4770      	bx	lr

080128ec <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80128ec:	b480      	push	{r7}
 80128ee:	b087      	sub	sp, #28
 80128f0:	af00      	add	r7, sp, #0
 80128f2:	60f8      	str	r0, [r7, #12]
 80128f4:	60b9      	str	r1, [r7, #8]
 80128f6:	4613      	mov	r3, r2
 80128f8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	3301      	adds	r3, #1
 80128fe:	781b      	ldrb	r3, [r3, #0]
 8012900:	2b03      	cmp	r3, #3
 8012902:	d120      	bne.n	8012946 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	781b      	ldrb	r3, [r3, #0]
 8012908:	1e9a      	subs	r2, r3, #2
 801290a:	88fb      	ldrh	r3, [r7, #6]
 801290c:	4293      	cmp	r3, r2
 801290e:	bf28      	it	cs
 8012910:	4613      	movcs	r3, r2
 8012912:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	3302      	adds	r3, #2
 8012918:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 801291a:	2300      	movs	r3, #0
 801291c:	82fb      	strh	r3, [r7, #22]
 801291e:	e00b      	b.n	8012938 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8012920:	8afb      	ldrh	r3, [r7, #22]
 8012922:	68fa      	ldr	r2, [r7, #12]
 8012924:	4413      	add	r3, r2
 8012926:	781a      	ldrb	r2, [r3, #0]
 8012928:	68bb      	ldr	r3, [r7, #8]
 801292a:	701a      	strb	r2, [r3, #0]
      pdest++;
 801292c:	68bb      	ldr	r3, [r7, #8]
 801292e:	3301      	adds	r3, #1
 8012930:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8012932:	8afb      	ldrh	r3, [r7, #22]
 8012934:	3302      	adds	r3, #2
 8012936:	82fb      	strh	r3, [r7, #22]
 8012938:	8afa      	ldrh	r2, [r7, #22]
 801293a:	8abb      	ldrh	r3, [r7, #20]
 801293c:	429a      	cmp	r2, r3
 801293e:	d3ef      	bcc.n	8012920 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8012940:	68bb      	ldr	r3, [r7, #8]
 8012942:	2200      	movs	r2, #0
 8012944:	701a      	strb	r2, [r3, #0]
  }
}
 8012946:	bf00      	nop
 8012948:	371c      	adds	r7, #28
 801294a:	46bd      	mov	sp, r7
 801294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012950:	4770      	bx	lr

08012952 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012952:	b480      	push	{r7}
 8012954:	b085      	sub	sp, #20
 8012956:	af00      	add	r7, sp, #0
 8012958:	6078      	str	r0, [r7, #4]
 801295a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 801295c:	683b      	ldr	r3, [r7, #0]
 801295e:	881b      	ldrh	r3, [r3, #0]
 8012960:	687a      	ldr	r2, [r7, #4]
 8012962:	7812      	ldrb	r2, [r2, #0]
 8012964:	4413      	add	r3, r2
 8012966:	b29a      	uxth	r2, r3
 8012968:	683b      	ldr	r3, [r7, #0]
 801296a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	781b      	ldrb	r3, [r3, #0]
 8012970:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	4413      	add	r3, r2
 8012976:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8012978:	68fb      	ldr	r3, [r7, #12]
}
 801297a:	4618      	mov	r0, r3
 801297c:	3714      	adds	r7, #20
 801297e:	46bd      	mov	sp, r7
 8012980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012984:	4770      	bx	lr

08012986 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8012986:	b580      	push	{r7, lr}
 8012988:	b086      	sub	sp, #24
 801298a:	af00      	add	r7, sp, #0
 801298c:	60f8      	str	r0, [r7, #12]
 801298e:	60b9      	str	r1, [r7, #8]
 8012990:	4613      	mov	r3, r2
 8012992:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8012994:	2301      	movs	r3, #1
 8012996:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	789b      	ldrb	r3, [r3, #2]
 801299c:	2b01      	cmp	r3, #1
 801299e:	d002      	beq.n	80129a6 <USBH_CtlReq+0x20>
 80129a0:	2b02      	cmp	r3, #2
 80129a2:	d00f      	beq.n	80129c4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 80129a4:	e027      	b.n	80129f6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	68ba      	ldr	r2, [r7, #8]
 80129aa:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	88fa      	ldrh	r2, [r7, #6]
 80129b0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80129b2:	68fb      	ldr	r3, [r7, #12]
 80129b4:	2201      	movs	r2, #1
 80129b6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80129b8:	68fb      	ldr	r3, [r7, #12]
 80129ba:	2202      	movs	r2, #2
 80129bc:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80129be:	2301      	movs	r3, #1
 80129c0:	75fb      	strb	r3, [r7, #23]
      break;
 80129c2:	e018      	b.n	80129f6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80129c4:	68f8      	ldr	r0, [r7, #12]
 80129c6:	f000 f81b 	bl	8012a00 <USBH_HandleControl>
 80129ca:	4603      	mov	r3, r0
 80129cc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80129ce:	7dfb      	ldrb	r3, [r7, #23]
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d002      	beq.n	80129da <USBH_CtlReq+0x54>
 80129d4:	7dfb      	ldrb	r3, [r7, #23]
 80129d6:	2b03      	cmp	r3, #3
 80129d8:	d106      	bne.n	80129e8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80129da:	68fb      	ldr	r3, [r7, #12]
 80129dc:	2201      	movs	r2, #1
 80129de:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	2200      	movs	r2, #0
 80129e4:	761a      	strb	r2, [r3, #24]
      break;
 80129e6:	e005      	b.n	80129f4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80129e8:	7dfb      	ldrb	r3, [r7, #23]
 80129ea:	2b02      	cmp	r3, #2
 80129ec:	d102      	bne.n	80129f4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	2201      	movs	r2, #1
 80129f2:	709a      	strb	r2, [r3, #2]
      break;
 80129f4:	bf00      	nop
  }
  return status;
 80129f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80129f8:	4618      	mov	r0, r3
 80129fa:	3718      	adds	r7, #24
 80129fc:	46bd      	mov	sp, r7
 80129fe:	bd80      	pop	{r7, pc}

08012a00 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8012a00:	b580      	push	{r7, lr}
 8012a02:	b086      	sub	sp, #24
 8012a04:	af02      	add	r7, sp, #8
 8012a06:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8012a08:	2301      	movs	r3, #1
 8012a0a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8012a0c:	2300      	movs	r3, #0
 8012a0e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	7e1b      	ldrb	r3, [r3, #24]
 8012a14:	3b01      	subs	r3, #1
 8012a16:	2b0a      	cmp	r3, #10
 8012a18:	f200 8156 	bhi.w	8012cc8 <USBH_HandleControl+0x2c8>
 8012a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8012a24 <USBH_HandleControl+0x24>)
 8012a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a22:	bf00      	nop
 8012a24:	08012a51 	.word	0x08012a51
 8012a28:	08012a6b 	.word	0x08012a6b
 8012a2c:	08012ad5 	.word	0x08012ad5
 8012a30:	08012afb 	.word	0x08012afb
 8012a34:	08012b33 	.word	0x08012b33
 8012a38:	08012b5d 	.word	0x08012b5d
 8012a3c:	08012baf 	.word	0x08012baf
 8012a40:	08012bd1 	.word	0x08012bd1
 8012a44:	08012c0d 	.word	0x08012c0d
 8012a48:	08012c33 	.word	0x08012c33
 8012a4c:	08012c71 	.word	0x08012c71
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	f103 0110 	add.w	r1, r3, #16
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	795b      	ldrb	r3, [r3, #5]
 8012a5a:	461a      	mov	r2, r3
 8012a5c:	6878      	ldr	r0, [r7, #4]
 8012a5e:	f000 f943 	bl	8012ce8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	2202      	movs	r2, #2
 8012a66:	761a      	strb	r2, [r3, #24]
      break;
 8012a68:	e139      	b.n	8012cde <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	795b      	ldrb	r3, [r3, #5]
 8012a6e:	4619      	mov	r1, r3
 8012a70:	6878      	ldr	r0, [r7, #4]
 8012a72:	f7ee fa64 	bl	8000f3e <USBH_LL_GetURBState>
 8012a76:	4603      	mov	r3, r0
 8012a78:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8012a7a:	7bbb      	ldrb	r3, [r7, #14]
 8012a7c:	2b01      	cmp	r3, #1
 8012a7e:	d11e      	bne.n	8012abe <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	7c1b      	ldrb	r3, [r3, #16]
 8012a84:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012a88:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	8adb      	ldrh	r3, [r3, #22]
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d00a      	beq.n	8012aa8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8012a92:	7b7b      	ldrb	r3, [r7, #13]
 8012a94:	2b80      	cmp	r3, #128	@ 0x80
 8012a96:	d103      	bne.n	8012aa0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	2203      	movs	r2, #3
 8012a9c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8012a9e:	e115      	b.n	8012ccc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	2205      	movs	r2, #5
 8012aa4:	761a      	strb	r2, [r3, #24]
      break;
 8012aa6:	e111      	b.n	8012ccc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8012aa8:	7b7b      	ldrb	r3, [r7, #13]
 8012aaa:	2b80      	cmp	r3, #128	@ 0x80
 8012aac:	d103      	bne.n	8012ab6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	2209      	movs	r2, #9
 8012ab2:	761a      	strb	r2, [r3, #24]
      break;
 8012ab4:	e10a      	b.n	8012ccc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	2207      	movs	r2, #7
 8012aba:	761a      	strb	r2, [r3, #24]
      break;
 8012abc:	e106      	b.n	8012ccc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8012abe:	7bbb      	ldrb	r3, [r7, #14]
 8012ac0:	2b04      	cmp	r3, #4
 8012ac2:	d003      	beq.n	8012acc <USBH_HandleControl+0xcc>
 8012ac4:	7bbb      	ldrb	r3, [r7, #14]
 8012ac6:	2b02      	cmp	r3, #2
 8012ac8:	f040 8100 	bne.w	8012ccc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	220b      	movs	r2, #11
 8012ad0:	761a      	strb	r2, [r3, #24]
      break;
 8012ad2:	e0fb      	b.n	8012ccc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 8012ada:	b29a      	uxth	r2, r3
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	6899      	ldr	r1, [r3, #8]
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	899a      	ldrh	r2, [r3, #12]
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	791b      	ldrb	r3, [r3, #4]
 8012aec:	6878      	ldr	r0, [r7, #4]
 8012aee:	f000 f93a 	bl	8012d66 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	2204      	movs	r2, #4
 8012af6:	761a      	strb	r2, [r3, #24]
      break;
 8012af8:	e0f1      	b.n	8012cde <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	791b      	ldrb	r3, [r3, #4]
 8012afe:	4619      	mov	r1, r3
 8012b00:	6878      	ldr	r0, [r7, #4]
 8012b02:	f7ee fa1c 	bl	8000f3e <USBH_LL_GetURBState>
 8012b06:	4603      	mov	r3, r0
 8012b08:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8012b0a:	7bbb      	ldrb	r3, [r7, #14]
 8012b0c:	2b01      	cmp	r3, #1
 8012b0e:	d102      	bne.n	8012b16 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	2209      	movs	r2, #9
 8012b14:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8012b16:	7bbb      	ldrb	r3, [r7, #14]
 8012b18:	2b05      	cmp	r3, #5
 8012b1a:	d102      	bne.n	8012b22 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8012b1c:	2303      	movs	r3, #3
 8012b1e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8012b20:	e0d6      	b.n	8012cd0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8012b22:	7bbb      	ldrb	r3, [r7, #14]
 8012b24:	2b04      	cmp	r3, #4
 8012b26:	f040 80d3 	bne.w	8012cd0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	220b      	movs	r2, #11
 8012b2e:	761a      	strb	r2, [r3, #24]
      break;
 8012b30:	e0ce      	b.n	8012cd0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	6899      	ldr	r1, [r3, #8]
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	899a      	ldrh	r2, [r3, #12]
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	795b      	ldrb	r3, [r3, #5]
 8012b3e:	2001      	movs	r0, #1
 8012b40:	9000      	str	r0, [sp, #0]
 8012b42:	6878      	ldr	r0, [r7, #4]
 8012b44:	f000 f8ea 	bl	8012d1c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 8012b4e:	b29a      	uxth	r2, r3
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	2206      	movs	r2, #6
 8012b58:	761a      	strb	r2, [r3, #24]
      break;
 8012b5a:	e0c0      	b.n	8012cde <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	795b      	ldrb	r3, [r3, #5]
 8012b60:	4619      	mov	r1, r3
 8012b62:	6878      	ldr	r0, [r7, #4]
 8012b64:	f7ee f9eb 	bl	8000f3e <USBH_LL_GetURBState>
 8012b68:	4603      	mov	r3, r0
 8012b6a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8012b6c:	7bbb      	ldrb	r3, [r7, #14]
 8012b6e:	2b01      	cmp	r3, #1
 8012b70:	d103      	bne.n	8012b7a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	2207      	movs	r2, #7
 8012b76:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8012b78:	e0ac      	b.n	8012cd4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8012b7a:	7bbb      	ldrb	r3, [r7, #14]
 8012b7c:	2b05      	cmp	r3, #5
 8012b7e:	d105      	bne.n	8012b8c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	220c      	movs	r2, #12
 8012b84:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8012b86:	2303      	movs	r3, #3
 8012b88:	73fb      	strb	r3, [r7, #15]
      break;
 8012b8a:	e0a3      	b.n	8012cd4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8012b8c:	7bbb      	ldrb	r3, [r7, #14]
 8012b8e:	2b02      	cmp	r3, #2
 8012b90:	d103      	bne.n	8012b9a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	2205      	movs	r2, #5
 8012b96:	761a      	strb	r2, [r3, #24]
      break;
 8012b98:	e09c      	b.n	8012cd4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8012b9a:	7bbb      	ldrb	r3, [r7, #14]
 8012b9c:	2b04      	cmp	r3, #4
 8012b9e:	f040 8099 	bne.w	8012cd4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	220b      	movs	r2, #11
 8012ba6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8012ba8:	2302      	movs	r3, #2
 8012baa:	73fb      	strb	r3, [r7, #15]
      break;
 8012bac:	e092      	b.n	8012cd4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	791b      	ldrb	r3, [r3, #4]
 8012bb2:	2200      	movs	r2, #0
 8012bb4:	2100      	movs	r1, #0
 8012bb6:	6878      	ldr	r0, [r7, #4]
 8012bb8:	f000 f8d5 	bl	8012d66 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 8012bc2:	b29a      	uxth	r2, r3
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	2208      	movs	r2, #8
 8012bcc:	761a      	strb	r2, [r3, #24]

      break;
 8012bce:	e086      	b.n	8012cde <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	791b      	ldrb	r3, [r3, #4]
 8012bd4:	4619      	mov	r1, r3
 8012bd6:	6878      	ldr	r0, [r7, #4]
 8012bd8:	f7ee f9b1 	bl	8000f3e <USBH_LL_GetURBState>
 8012bdc:	4603      	mov	r3, r0
 8012bde:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8012be0:	7bbb      	ldrb	r3, [r7, #14]
 8012be2:	2b01      	cmp	r3, #1
 8012be4:	d105      	bne.n	8012bf2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	220d      	movs	r2, #13
 8012bea:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8012bec:	2300      	movs	r3, #0
 8012bee:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8012bf0:	e072      	b.n	8012cd8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8012bf2:	7bbb      	ldrb	r3, [r7, #14]
 8012bf4:	2b04      	cmp	r3, #4
 8012bf6:	d103      	bne.n	8012c00 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	220b      	movs	r2, #11
 8012bfc:	761a      	strb	r2, [r3, #24]
      break;
 8012bfe:	e06b      	b.n	8012cd8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8012c00:	7bbb      	ldrb	r3, [r7, #14]
 8012c02:	2b05      	cmp	r3, #5
 8012c04:	d168      	bne.n	8012cd8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8012c06:	2303      	movs	r3, #3
 8012c08:	73fb      	strb	r3, [r7, #15]
      break;
 8012c0a:	e065      	b.n	8012cd8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	795b      	ldrb	r3, [r3, #5]
 8012c10:	2201      	movs	r2, #1
 8012c12:	9200      	str	r2, [sp, #0]
 8012c14:	2200      	movs	r2, #0
 8012c16:	2100      	movs	r1, #0
 8012c18:	6878      	ldr	r0, [r7, #4]
 8012c1a:	f000 f87f 	bl	8012d1c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	f8d3 3594 	ldr.w	r3, [r3, #1428]	@ 0x594
 8012c24:	b29a      	uxth	r2, r3
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	220a      	movs	r2, #10
 8012c2e:	761a      	strb	r2, [r3, #24]
      break;
 8012c30:	e055      	b.n	8012cde <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	795b      	ldrb	r3, [r3, #5]
 8012c36:	4619      	mov	r1, r3
 8012c38:	6878      	ldr	r0, [r7, #4]
 8012c3a:	f7ee f980 	bl	8000f3e <USBH_LL_GetURBState>
 8012c3e:	4603      	mov	r3, r0
 8012c40:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8012c42:	7bbb      	ldrb	r3, [r7, #14]
 8012c44:	2b01      	cmp	r3, #1
 8012c46:	d105      	bne.n	8012c54 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8012c48:	2300      	movs	r3, #0
 8012c4a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	220d      	movs	r2, #13
 8012c50:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8012c52:	e043      	b.n	8012cdc <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8012c54:	7bbb      	ldrb	r3, [r7, #14]
 8012c56:	2b02      	cmp	r3, #2
 8012c58:	d103      	bne.n	8012c62 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8012c5a:	687b      	ldr	r3, [r7, #4]
 8012c5c:	2209      	movs	r2, #9
 8012c5e:	761a      	strb	r2, [r3, #24]
      break;
 8012c60:	e03c      	b.n	8012cdc <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8012c62:	7bbb      	ldrb	r3, [r7, #14]
 8012c64:	2b04      	cmp	r3, #4
 8012c66:	d139      	bne.n	8012cdc <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	220b      	movs	r2, #11
 8012c6c:	761a      	strb	r2, [r3, #24]
      break;
 8012c6e:	e035      	b.n	8012cdc <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	7e5b      	ldrb	r3, [r3, #25]
 8012c74:	3301      	adds	r3, #1
 8012c76:	b2da      	uxtb	r2, r3
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	765a      	strb	r2, [r3, #25]
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	7e5b      	ldrb	r3, [r3, #25]
 8012c80:	2b02      	cmp	r3, #2
 8012c82:	d806      	bhi.n	8012c92 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	2201      	movs	r2, #1
 8012c88:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	2201      	movs	r2, #1
 8012c8e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8012c90:	e025      	b.n	8012cde <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	f8d3 35a4 	ldr.w	r3, [r3, #1444]	@ 0x5a4
 8012c98:	2106      	movs	r1, #6
 8012c9a:	6878      	ldr	r0, [r7, #4]
 8012c9c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	2200      	movs	r2, #0
 8012ca2:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	795b      	ldrb	r3, [r3, #5]
 8012ca8:	4619      	mov	r1, r3
 8012caa:	6878      	ldr	r0, [r7, #4]
 8012cac:	f000 f90d 	bl	8012eca <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	791b      	ldrb	r3, [r3, #4]
 8012cb4:	4619      	mov	r1, r3
 8012cb6:	6878      	ldr	r0, [r7, #4]
 8012cb8:	f000 f907 	bl	8012eca <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	2200      	movs	r2, #0
 8012cc0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8012cc2:	2302      	movs	r3, #2
 8012cc4:	73fb      	strb	r3, [r7, #15]
      break;
 8012cc6:	e00a      	b.n	8012cde <USBH_HandleControl+0x2de>

    default:
      break;
 8012cc8:	bf00      	nop
 8012cca:	e008      	b.n	8012cde <USBH_HandleControl+0x2de>
      break;
 8012ccc:	bf00      	nop
 8012cce:	e006      	b.n	8012cde <USBH_HandleControl+0x2de>
      break;
 8012cd0:	bf00      	nop
 8012cd2:	e004      	b.n	8012cde <USBH_HandleControl+0x2de>
      break;
 8012cd4:	bf00      	nop
 8012cd6:	e002      	b.n	8012cde <USBH_HandleControl+0x2de>
      break;
 8012cd8:	bf00      	nop
 8012cda:	e000      	b.n	8012cde <USBH_HandleControl+0x2de>
      break;
 8012cdc:	bf00      	nop
  }

  return status;
 8012cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ce0:	4618      	mov	r0, r3
 8012ce2:	3710      	adds	r7, #16
 8012ce4:	46bd      	mov	sp, r7
 8012ce6:	bd80      	pop	{r7, pc}

08012ce8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8012ce8:	b580      	push	{r7, lr}
 8012cea:	b088      	sub	sp, #32
 8012cec:	af04      	add	r7, sp, #16
 8012cee:	60f8      	str	r0, [r7, #12]
 8012cf0:	60b9      	str	r1, [r7, #8]
 8012cf2:	4613      	mov	r3, r2
 8012cf4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8012cf6:	79f9      	ldrb	r1, [r7, #7]
 8012cf8:	2300      	movs	r3, #0
 8012cfa:	9303      	str	r3, [sp, #12]
 8012cfc:	2308      	movs	r3, #8
 8012cfe:	9302      	str	r3, [sp, #8]
 8012d00:	68bb      	ldr	r3, [r7, #8]
 8012d02:	9301      	str	r3, [sp, #4]
 8012d04:	2300      	movs	r3, #0
 8012d06:	9300      	str	r3, [sp, #0]
 8012d08:	2300      	movs	r3, #0
 8012d0a:	2200      	movs	r2, #0
 8012d0c:	68f8      	ldr	r0, [r7, #12]
 8012d0e:	f7ee f8f2 	bl	8000ef6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8012d12:	2300      	movs	r3, #0
}
 8012d14:	4618      	mov	r0, r3
 8012d16:	3710      	adds	r7, #16
 8012d18:	46bd      	mov	sp, r7
 8012d1a:	bd80      	pop	{r7, pc}

08012d1c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8012d1c:	b580      	push	{r7, lr}
 8012d1e:	b088      	sub	sp, #32
 8012d20:	af04      	add	r7, sp, #16
 8012d22:	60f8      	str	r0, [r7, #12]
 8012d24:	60b9      	str	r1, [r7, #8]
 8012d26:	4611      	mov	r1, r2
 8012d28:	461a      	mov	r2, r3
 8012d2a:	460b      	mov	r3, r1
 8012d2c:	80fb      	strh	r3, [r7, #6]
 8012d2e:	4613      	mov	r3, r2
 8012d30:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8012d32:	68fb      	ldr	r3, [r7, #12]
 8012d34:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d001      	beq.n	8012d40 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8012d40:	7979      	ldrb	r1, [r7, #5]
 8012d42:	7e3b      	ldrb	r3, [r7, #24]
 8012d44:	9303      	str	r3, [sp, #12]
 8012d46:	88fb      	ldrh	r3, [r7, #6]
 8012d48:	9302      	str	r3, [sp, #8]
 8012d4a:	68bb      	ldr	r3, [r7, #8]
 8012d4c:	9301      	str	r3, [sp, #4]
 8012d4e:	2301      	movs	r3, #1
 8012d50:	9300      	str	r3, [sp, #0]
 8012d52:	2300      	movs	r3, #0
 8012d54:	2200      	movs	r2, #0
 8012d56:	68f8      	ldr	r0, [r7, #12]
 8012d58:	f7ee f8cd 	bl	8000ef6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8012d5c:	2300      	movs	r3, #0
}
 8012d5e:	4618      	mov	r0, r3
 8012d60:	3710      	adds	r7, #16
 8012d62:	46bd      	mov	sp, r7
 8012d64:	bd80      	pop	{r7, pc}

08012d66 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8012d66:	b580      	push	{r7, lr}
 8012d68:	b088      	sub	sp, #32
 8012d6a:	af04      	add	r7, sp, #16
 8012d6c:	60f8      	str	r0, [r7, #12]
 8012d6e:	60b9      	str	r1, [r7, #8]
 8012d70:	4611      	mov	r1, r2
 8012d72:	461a      	mov	r2, r3
 8012d74:	460b      	mov	r3, r1
 8012d76:	80fb      	strh	r3, [r7, #6]
 8012d78:	4613      	mov	r3, r2
 8012d7a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8012d7c:	7979      	ldrb	r1, [r7, #5]
 8012d7e:	2300      	movs	r3, #0
 8012d80:	9303      	str	r3, [sp, #12]
 8012d82:	88fb      	ldrh	r3, [r7, #6]
 8012d84:	9302      	str	r3, [sp, #8]
 8012d86:	68bb      	ldr	r3, [r7, #8]
 8012d88:	9301      	str	r3, [sp, #4]
 8012d8a:	2301      	movs	r3, #1
 8012d8c:	9300      	str	r3, [sp, #0]
 8012d8e:	2300      	movs	r3, #0
 8012d90:	2201      	movs	r2, #1
 8012d92:	68f8      	ldr	r0, [r7, #12]
 8012d94:	f7ee f8af 	bl	8000ef6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8012d98:	2300      	movs	r3, #0

}
 8012d9a:	4618      	mov	r0, r3
 8012d9c:	3710      	adds	r7, #16
 8012d9e:	46bd      	mov	sp, r7
 8012da0:	bd80      	pop	{r7, pc}

08012da2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8012da2:	b580      	push	{r7, lr}
 8012da4:	b088      	sub	sp, #32
 8012da6:	af04      	add	r7, sp, #16
 8012da8:	60f8      	str	r0, [r7, #12]
 8012daa:	60b9      	str	r1, [r7, #8]
 8012dac:	4611      	mov	r1, r2
 8012dae:	461a      	mov	r2, r3
 8012db0:	460b      	mov	r3, r1
 8012db2:	80fb      	strh	r3, [r7, #6]
 8012db4:	4613      	mov	r3, r2
 8012db6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d001      	beq.n	8012dc6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8012dc6:	7979      	ldrb	r1, [r7, #5]
 8012dc8:	7e3b      	ldrb	r3, [r7, #24]
 8012dca:	9303      	str	r3, [sp, #12]
 8012dcc:	88fb      	ldrh	r3, [r7, #6]
 8012dce:	9302      	str	r3, [sp, #8]
 8012dd0:	68bb      	ldr	r3, [r7, #8]
 8012dd2:	9301      	str	r3, [sp, #4]
 8012dd4:	2301      	movs	r3, #1
 8012dd6:	9300      	str	r3, [sp, #0]
 8012dd8:	2302      	movs	r3, #2
 8012dda:	2200      	movs	r2, #0
 8012ddc:	68f8      	ldr	r0, [r7, #12]
 8012dde:	f7ee f88a 	bl	8000ef6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8012de2:	2300      	movs	r3, #0
}
 8012de4:	4618      	mov	r0, r3
 8012de6:	3710      	adds	r7, #16
 8012de8:	46bd      	mov	sp, r7
 8012dea:	bd80      	pop	{r7, pc}

08012dec <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8012dec:	b580      	push	{r7, lr}
 8012dee:	b088      	sub	sp, #32
 8012df0:	af04      	add	r7, sp, #16
 8012df2:	60f8      	str	r0, [r7, #12]
 8012df4:	60b9      	str	r1, [r7, #8]
 8012df6:	4611      	mov	r1, r2
 8012df8:	461a      	mov	r2, r3
 8012dfa:	460b      	mov	r3, r1
 8012dfc:	80fb      	strh	r3, [r7, #6]
 8012dfe:	4613      	mov	r3, r2
 8012e00:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8012e02:	7979      	ldrb	r1, [r7, #5]
 8012e04:	2300      	movs	r3, #0
 8012e06:	9303      	str	r3, [sp, #12]
 8012e08:	88fb      	ldrh	r3, [r7, #6]
 8012e0a:	9302      	str	r3, [sp, #8]
 8012e0c:	68bb      	ldr	r3, [r7, #8]
 8012e0e:	9301      	str	r3, [sp, #4]
 8012e10:	2301      	movs	r3, #1
 8012e12:	9300      	str	r3, [sp, #0]
 8012e14:	2302      	movs	r3, #2
 8012e16:	2201      	movs	r2, #1
 8012e18:	68f8      	ldr	r0, [r7, #12]
 8012e1a:	f7ee f86c 	bl	8000ef6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8012e1e:	2300      	movs	r3, #0
}
 8012e20:	4618      	mov	r0, r3
 8012e22:	3710      	adds	r7, #16
 8012e24:	46bd      	mov	sp, r7
 8012e26:	bd80      	pop	{r7, pc}

08012e28 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8012e28:	b580      	push	{r7, lr}
 8012e2a:	b086      	sub	sp, #24
 8012e2c:	af04      	add	r7, sp, #16
 8012e2e:	6078      	str	r0, [r7, #4]
 8012e30:	4608      	mov	r0, r1
 8012e32:	4611      	mov	r1, r2
 8012e34:	461a      	mov	r2, r3
 8012e36:	4603      	mov	r3, r0
 8012e38:	70fb      	strb	r3, [r7, #3]
 8012e3a:	460b      	mov	r3, r1
 8012e3c:	70bb      	strb	r3, [r7, #2]
 8012e3e:	4613      	mov	r3, r2
 8012e40:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8012e42:	7878      	ldrb	r0, [r7, #1]
 8012e44:	78ba      	ldrb	r2, [r7, #2]
 8012e46:	78f9      	ldrb	r1, [r7, #3]
 8012e48:	8b3b      	ldrh	r3, [r7, #24]
 8012e4a:	9302      	str	r3, [sp, #8]
 8012e4c:	7d3b      	ldrb	r3, [r7, #20]
 8012e4e:	9301      	str	r3, [sp, #4]
 8012e50:	7c3b      	ldrb	r3, [r7, #16]
 8012e52:	9300      	str	r3, [sp, #0]
 8012e54:	4603      	mov	r3, r0
 8012e56:	6878      	ldr	r0, [r7, #4]
 8012e58:	f7ee f819 	bl	8000e8e <USBH_LL_OpenPipe>

  return USBH_OK;
 8012e5c:	2300      	movs	r3, #0
}
 8012e5e:	4618      	mov	r0, r3
 8012e60:	3708      	adds	r7, #8
 8012e62:	46bd      	mov	sp, r7
 8012e64:	bd80      	pop	{r7, pc}

08012e66 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8012e66:	b580      	push	{r7, lr}
 8012e68:	b082      	sub	sp, #8
 8012e6a:	af00      	add	r7, sp, #0
 8012e6c:	6078      	str	r0, [r7, #4]
 8012e6e:	460b      	mov	r3, r1
 8012e70:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8012e72:	78fb      	ldrb	r3, [r7, #3]
 8012e74:	4619      	mov	r1, r3
 8012e76:	6878      	ldr	r0, [r7, #4]
 8012e78:	f7ee f82a 	bl	8000ed0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8012e7c:	2300      	movs	r3, #0
}
 8012e7e:	4618      	mov	r0, r3
 8012e80:	3708      	adds	r7, #8
 8012e82:	46bd      	mov	sp, r7
 8012e84:	bd80      	pop	{r7, pc}

08012e86 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8012e86:	b580      	push	{r7, lr}
 8012e88:	b084      	sub	sp, #16
 8012e8a:	af00      	add	r7, sp, #0
 8012e8c:	6078      	str	r0, [r7, #4]
 8012e8e:	460b      	mov	r3, r1
 8012e90:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8012e92:	6878      	ldr	r0, [r7, #4]
 8012e94:	f000 f839 	bl	8012f0a <USBH_GetFreePipe>
 8012e98:	4603      	mov	r3, r0
 8012e9a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8012e9c:	89fb      	ldrh	r3, [r7, #14]
 8012e9e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012ea2:	4293      	cmp	r3, r2
 8012ea4:	d00b      	beq.n	8012ebe <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8012ea6:	78fa      	ldrb	r2, [r7, #3]
 8012ea8:	89fb      	ldrh	r3, [r7, #14]
 8012eaa:	f003 030f 	and.w	r3, r3, #15
 8012eae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8012eb2:	6879      	ldr	r1, [r7, #4]
 8012eb4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012eb8:	009b      	lsls	r3, r3, #2
 8012eba:	440b      	add	r3, r1
 8012ebc:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8012ebe:	89fb      	ldrh	r3, [r7, #14]
 8012ec0:	b2db      	uxtb	r3, r3
}
 8012ec2:	4618      	mov	r0, r3
 8012ec4:	3710      	adds	r7, #16
 8012ec6:	46bd      	mov	sp, r7
 8012ec8:	bd80      	pop	{r7, pc}

08012eca <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8012eca:	b480      	push	{r7}
 8012ecc:	b083      	sub	sp, #12
 8012ece:	af00      	add	r7, sp, #0
 8012ed0:	6078      	str	r0, [r7, #4]
 8012ed2:	460b      	mov	r3, r1
 8012ed4:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8012ed6:	78fb      	ldrb	r3, [r7, #3]
 8012ed8:	2b0f      	cmp	r3, #15
 8012eda:	d80f      	bhi.n	8012efc <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8012edc:	78fb      	ldrb	r3, [r7, #3]
 8012ede:	687a      	ldr	r2, [r7, #4]
 8012ee0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012ee4:	009b      	lsls	r3, r3, #2
 8012ee6:	4413      	add	r3, r2
 8012ee8:	685a      	ldr	r2, [r3, #4]
 8012eea:	78fb      	ldrb	r3, [r7, #3]
 8012eec:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8012ef0:	6879      	ldr	r1, [r7, #4]
 8012ef2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012ef6:	009b      	lsls	r3, r3, #2
 8012ef8:	440b      	add	r3, r1
 8012efa:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8012efc:	2300      	movs	r3, #0
}
 8012efe:	4618      	mov	r0, r3
 8012f00:	370c      	adds	r7, #12
 8012f02:	46bd      	mov	sp, r7
 8012f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f08:	4770      	bx	lr

08012f0a <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8012f0a:	b480      	push	{r7}
 8012f0c:	b085      	sub	sp, #20
 8012f0e:	af00      	add	r7, sp, #0
 8012f10:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8012f12:	2300      	movs	r3, #0
 8012f14:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8012f16:	2300      	movs	r3, #0
 8012f18:	73fb      	strb	r3, [r7, #15]
 8012f1a:	e010      	b.n	8012f3e <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8012f1c:	7bfb      	ldrb	r3, [r7, #15]
 8012f1e:	687a      	ldr	r2, [r7, #4]
 8012f20:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012f24:	009b      	lsls	r3, r3, #2
 8012f26:	4413      	add	r3, r2
 8012f28:	685b      	ldr	r3, [r3, #4]
 8012f2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d102      	bne.n	8012f38 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 8012f32:	7bfb      	ldrb	r3, [r7, #15]
 8012f34:	b29b      	uxth	r3, r3
 8012f36:	e007      	b.n	8012f48 <USBH_GetFreePipe+0x3e>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8012f38:	7bfb      	ldrb	r3, [r7, #15]
 8012f3a:	3301      	adds	r3, #1
 8012f3c:	73fb      	strb	r3, [r7, #15]
 8012f3e:	7bfb      	ldrb	r3, [r7, #15]
 8012f40:	2b0f      	cmp	r3, #15
 8012f42:	d9eb      	bls.n	8012f1c <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8012f44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8012f48:	4618      	mov	r0, r3
 8012f4a:	3714      	adds	r7, #20
 8012f4c:	46bd      	mov	sp, r7
 8012f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f52:	4770      	bx	lr

08012f54 <D16_GENERIC>:
 8012f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f58:	e9d2 6402 	ldrd	r6, r4, [r2, #8]
 8012f5c:	b089      	sub	sp, #36	@ 0x24
 8012f5e:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8012f60:	6993      	ldr	r3, [r2, #24]
 8012f62:	9406      	str	r4, [sp, #24]
 8012f64:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8012f66:	9307      	str	r3, [sp, #28]
 8012f68:	9402      	str	r4, [sp, #8]
 8012f6a:	e9d2 ab04 	ldrd	sl, fp, [r2, #16]
 8012f6e:	69d3      	ldr	r3, [r2, #28]
 8012f70:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8012f72:	9103      	str	r1, [sp, #12]
 8012f74:	2d00      	cmp	r5, #0
 8012f76:	d066      	beq.n	8013046 <D16_GENERIC+0xf2>
 8012f78:	f004 0520 	and.w	r5, r4, #32
 8012f7c:	f004 0410 	and.w	r4, r4, #16
 8012f80:	9505      	str	r5, [sp, #20]
 8012f82:	4937      	ldr	r1, [pc, #220]	@ (8013060 <D16_GENERIC+0x10c>)
 8012f84:	9404      	str	r4, [sp, #16]
 8012f86:	f04f 0c00 	mov.w	ip, #0
 8012f8a:	4635      	mov	r5, r6
 8012f8c:	e04f      	b.n	801302e <D16_GENERIC+0xda>
 8012f8e:	5d87      	ldrb	r7, [r0, r6]
 8012f90:	7804      	ldrb	r4, [r0, #0]
 8012f92:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8012f96:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8012f9a:	b2e6      	uxtb	r6, r4
 8012f9c:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8012fa0:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8012fa4:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8012fa8:	4433      	add	r3, r6
 8012faa:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8012fae:	f3c4 0609 	ubfx	r6, r4, #0, #10
 8012fb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012fb6:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8012fba:	0aa3      	lsrs	r3, r4, #10
 8012fbc:	4c29      	ldr	r4, [pc, #164]	@ (8013064 <D16_GENERIC+0x110>)
 8012fbe:	fb26 5404 	smlad	r4, r6, r4, r5
 8012fc2:	4d29      	ldr	r5, [pc, #164]	@ (8013068 <D16_GENERIC+0x114>)
 8012fc4:	fb26 f505 	smuad	r5, r6, r5
 8012fc8:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 8012fcc:	eb04 080a 	add.w	r8, r4, sl
 8012fd0:	eba8 080b 	sub.w	r8, r8, fp
 8012fd4:	4646      	mov	r6, r8
 8012fd6:	17f7      	asrs	r7, r6, #31
 8012fd8:	e9cd 6700 	strd	r6, r7, [sp]
 8012fdc:	9e04      	ldr	r6, [sp, #16]
 8012fde:	f10c 0e01 	add.w	lr, ip, #1
 8012fe2:	b16e      	cbz	r6, 8013000 <D16_GENERIC+0xac>
 8012fe4:	6a16      	ldr	r6, [r2, #32]
 8012fe6:	9f01      	ldr	r7, [sp, #4]
 8012fe8:	fba8 ab06 	umull	sl, fp, r8, r6
 8012fec:	fb06 bb07 	mla	fp, r6, r7, fp
 8012ff0:	f11a 4800 	adds.w	r8, sl, #2147483648	@ 0x80000000
 8012ff4:	f14b 0900 	adc.w	r9, fp, #0
 8012ff8:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8012ffc:	46a3      	mov	fp, r4
 8012ffe:	4654      	mov	r4, sl
 8013000:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8013002:	9f02      	ldr	r7, [sp, #8]
 8013004:	0424      	lsls	r4, r4, #16
 8013006:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 801300a:	f04f 0900 	mov.w	r9, #0
 801300e:	fb0c fc06 	mul.w	ip, ip, r6
 8013012:	fbc7 8904 	smlal	r8, r9, r7, r4
 8013016:	9e03      	ldr	r6, [sp, #12]
 8013018:	464f      	mov	r7, r9
 801301a:	10bc      	asrs	r4, r7, #2
 801301c:	f304 040f 	ssat	r4, #16, r4
 8013020:	f826 401c 	strh.w	r4, [r6, ip, lsl #1]
 8013024:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8013026:	fa1f fc8e 	uxth.w	ip, lr
 801302a:	4564      	cmp	r4, ip
 801302c:	d90a      	bls.n	8013044 <D16_GENERIC+0xf0>
 801302e:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 8013030:	2c01      	cmp	r4, #1
 8013032:	b2e6      	uxtb	r6, r4
 8013034:	d1ab      	bne.n	8012f8e <D16_GENERIC+0x3a>
 8013036:	9e05      	ldr	r6, [sp, #20]
 8013038:	f850 4b02 	ldr.w	r4, [r0], #2
 801303c:	2e00      	cmp	r6, #0
 801303e:	d0ac      	beq.n	8012f9a <D16_GENERIC+0x46>
 8013040:	ba64      	rev16	r4, r4
 8013042:	e7aa      	b.n	8012f9a <D16_GENERIC+0x46>
 8013044:	462e      	mov	r6, r5
 8013046:	9906      	ldr	r1, [sp, #24]
 8013048:	61d3      	str	r3, [r2, #28]
 801304a:	9b07      	ldr	r3, [sp, #28]
 801304c:	6096      	str	r6, [r2, #8]
 801304e:	2000      	movs	r0, #0
 8013050:	60d1      	str	r1, [r2, #12]
 8013052:	e9c2 ab04 	strd	sl, fp, [r2, #16]
 8013056:	6193      	str	r3, [r2, #24]
 8013058:	b009      	add	sp, #36	@ 0x24
 801305a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801305e:	bf00      	nop
 8013060:	200000ec 	.word	0x200000ec
 8013064:	00030001 	.word	0x00030001
 8013068:	00010003 	.word	0x00010003

0801306c <D24_GENERIC>:
 801306c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013070:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 8013072:	6993      	ldr	r3, [r2, #24]
 8013074:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 8013076:	b089      	sub	sp, #36	@ 0x24
 8013078:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 801307c:	9307      	str	r3, [sp, #28]
 801307e:	9503      	str	r5, [sp, #12]
 8013080:	69d3      	ldr	r3, [r2, #28]
 8013082:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8013084:	9104      	str	r1, [sp, #16]
 8013086:	e9d2 4b02 	ldrd	r4, fp, [r2, #8]
 801308a:	2e00      	cmp	r6, #0
 801308c:	f000 808f 	beq.w	80131ae <D24_GENERIC+0x142>
 8013090:	f005 0620 	and.w	r6, r5, #32
 8013094:	f005 0510 	and.w	r5, r5, #16
 8013098:	4953      	ldr	r1, [pc, #332]	@ (80131e8 <D24_GENERIC+0x17c>)
 801309a:	9606      	str	r6, [sp, #24]
 801309c:	9505      	str	r5, [sp, #20]
 801309e:	f04f 0c00 	mov.w	ip, #0
 80130a2:	f8cd 9008 	str.w	r9, [sp, #8]
 80130a6:	e068      	b.n	801317a <D24_GENERIC+0x10e>
 80130a8:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 80130ac:	f810 8007 	ldrb.w	r8, [r0, r7]
 80130b0:	042d      	lsls	r5, r5, #16
 80130b2:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 80130b6:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 80130ba:	44ae      	add	lr, r5
 80130bc:	4438      	add	r0, r7
 80130be:	fa5f f68e 	uxtb.w	r6, lr
 80130c2:	f3ce 2507 	ubfx	r5, lr, #8, #8
 80130c6:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80130ca:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 80130ce:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 80130d2:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 80130d6:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 80130da:	f851 302e 	ldr.w	r3, [r1, lr, lsl #2]
 80130de:	f3c7 0509 	ubfx	r5, r7, #0, #10
 80130e2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80130e6:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80130ea:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80130ee:	4d3f      	ldr	r5, [pc, #252]	@ (80131ec <D24_GENERIC+0x180>)
 80130f0:	fb26 b705 	smlad	r7, r6, r5, fp
 80130f4:	4d3e      	ldr	r5, [pc, #248]	@ (80131f0 <D24_GENERIC+0x184>)
 80130f6:	fb26 4b05 	smlad	fp, r6, r5, r4
 80130fa:	f3c3 0409 	ubfx	r4, r3, #0, #10
 80130fe:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 8013102:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 8013106:	2401      	movs	r4, #1
 8013108:	fb26 f604 	smuad	r6, r6, r4
 801310c:	f5a7 55d8 	sub.w	r5, r7, #6912	@ 0x1b00
 8013110:	9f02      	ldr	r7, [sp, #8]
 8013112:	eb0c 0e04 	add.w	lr, ip, r4
 8013116:	eb08 0406 	add.w	r4, r8, r6
 801311a:	eb05 060a 	add.w	r6, r5, sl
 801311e:	1bf6      	subs	r6, r6, r7
 8013120:	4637      	mov	r7, r6
 8013122:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8013126:	e9cd 7800 	strd	r7, r8, [sp]
 801312a:	9f05      	ldr	r7, [sp, #20]
 801312c:	b177      	cbz	r7, 801314c <D24_GENERIC+0xe0>
 801312e:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8013132:	9502      	str	r5, [sp, #8]
 8013134:	fba6 9a08 	umull	r9, sl, r6, r8
 8013138:	9e01      	ldr	r6, [sp, #4]
 801313a:	fb08 aa06 	mla	sl, r8, r6, sl
 801313e:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 8013142:	f14a 0700 	adc.w	r7, sl, #0
 8013146:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 801314a:	4655      	mov	r5, sl
 801314c:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 801314e:	9f03      	ldr	r7, [sp, #12]
 8013150:	03ad      	lsls	r5, r5, #14
 8013152:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8013156:	f04f 0900 	mov.w	r9, #0
 801315a:	fb0c fc06 	mul.w	ip, ip, r6
 801315e:	fbc7 8905 	smlal	r8, r9, r7, r5
 8013162:	9e04      	ldr	r6, [sp, #16]
 8013164:	464f      	mov	r7, r9
 8013166:	10bd      	asrs	r5, r7, #2
 8013168:	f305 050f 	ssat	r5, #16, r5
 801316c:	f826 501c 	strh.w	r5, [r6, ip, lsl #1]
 8013170:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8013172:	fa1f fc8e 	uxth.w	ip, lr
 8013176:	4565      	cmp	r5, ip
 8013178:	d917      	bls.n	80131aa <D24_GENERIC+0x13e>
 801317a:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 801317c:	f890 e000 	ldrb.w	lr, [r0]
 8013180:	b2ef      	uxtb	r7, r5
 8013182:	2d01      	cmp	r5, #1
 8013184:	b23e      	sxth	r6, r7
 8013186:	d18f      	bne.n	80130a8 <D24_GENERIC+0x3c>
 8013188:	9d06      	ldr	r5, [sp, #24]
 801318a:	b1dd      	cbz	r5, 80131c4 <D24_GENERIC+0x158>
 801318c:	78c5      	ldrb	r5, [r0, #3]
 801318e:	ea4f 280e 	mov.w	r8, lr, lsl #8
 8013192:	f01c 0f01 	tst.w	ip, #1
 8013196:	ea4f 2605 	mov.w	r6, r5, lsl #8
 801319a:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 801319e:	d11b      	bne.n	80131d8 <D24_GENERIC+0x16c>
 80131a0:	f890 e001 	ldrb.w	lr, [r0, #1]
 80131a4:	3002      	adds	r0, #2
 80131a6:	44c6      	add	lr, r8
 80131a8:	e789      	b.n	80130be <D24_GENERIC+0x52>
 80131aa:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80131ae:	61d3      	str	r3, [r2, #28]
 80131b0:	9b07      	ldr	r3, [sp, #28]
 80131b2:	6193      	str	r3, [r2, #24]
 80131b4:	2000      	movs	r0, #0
 80131b6:	e9c2 4b02 	strd	r4, fp, [r2, #8]
 80131ba:	e9c2 a904 	strd	sl, r9, [r2, #16]
 80131be:	b009      	add	sp, #36	@ 0x24
 80131c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131c4:	f890 8001 	ldrb.w	r8, [r0, #1]
 80131c8:	7885      	ldrb	r5, [r0, #2]
 80131ca:	ea4f 2808 	mov.w	r8, r8, lsl #8
 80131ce:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 80131d2:	44c6      	add	lr, r8
 80131d4:	3003      	adds	r0, #3
 80131d6:	e772      	b.n	80130be <D24_GENERIC+0x52>
 80131d8:	f890 8002 	ldrb.w	r8, [r0, #2]
 80131dc:	eb06 4808 	add.w	r8, r6, r8, lsl #16
 80131e0:	44c6      	add	lr, r8
 80131e2:	3004      	adds	r0, #4
 80131e4:	e76b      	b.n	80130be <D24_GENERIC+0x52>
 80131e6:	bf00      	nop
 80131e8:	200000ec 	.word	0x200000ec
 80131ec:	00030001 	.word	0x00030001
 80131f0:	00060007 	.word	0x00060007

080131f4 <D32_GENERIC>:
 80131f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131f8:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 80131fa:	6993      	ldr	r3, [r2, #24]
 80131fc:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 80131fe:	69d6      	ldr	r6, [r2, #28]
 8013200:	b089      	sub	sp, #36	@ 0x24
 8013202:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 8013206:	9307      	str	r3, [sp, #28]
 8013208:	9403      	str	r4, [sp, #12]
 801320a:	e9d2 3b02 	ldrd	r3, fp, [r2, #8]
 801320e:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8013210:	9104      	str	r1, [sp, #16]
 8013212:	2d00      	cmp	r5, #0
 8013214:	f000 809a 	beq.w	801334c <D32_GENERIC+0x158>
 8013218:	f004 0520 	and.w	r5, r4, #32
 801321c:	f004 0410 	and.w	r4, r4, #16
 8013220:	9506      	str	r5, [sp, #24]
 8013222:	4951      	ldr	r1, [pc, #324]	@ (8013368 <D32_GENERIC+0x174>)
 8013224:	9405      	str	r4, [sp, #20]
 8013226:	f04f 0e00 	mov.w	lr, #0
 801322a:	f8cd 9008 	str.w	r9, [sp, #8]
 801322e:	461d      	mov	r5, r3
 8013230:	4617      	mov	r7, r2
 8013232:	e077      	b.n	8013324 <D32_GENERIC+0x130>
 8013234:	7823      	ldrb	r3, [r4, #0]
 8013236:	f810 800c 	ldrb.w	r8, [r0, ip]
 801323a:	f810 c002 	ldrb.w	ip, [r0, r2]
 801323e:	7800      	ldrb	r0, [r0, #0]
 8013240:	041b      	lsls	r3, r3, #16
 8013242:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8013246:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 801324a:	4403      	add	r3, r0
 801324c:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8013250:	b2dc      	uxtb	r4, r3
 8013252:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8013256:	f3c3 4807 	ubfx	r8, r3, #16, #8
 801325a:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 801325e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8013262:	0e1b      	lsrs	r3, r3, #24
 8013264:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8013268:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 801326c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8013270:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8013274:	eb06 2c92 	add.w	ip, r6, r2, lsr #10
 8013278:	eb03 269c 	add.w	r6, r3, ip, lsr #10
 801327c:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8013280:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8013284:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8013288:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 801328c:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
 8013290:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8013294:	4b35      	ldr	r3, [pc, #212]	@ (801336c <D32_GENERIC+0x178>)
 8013296:	fb22 b403 	smlad	r4, r2, r3, fp
 801329a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 801329e:	fb2c 4803 	smlad	r8, ip, r3, r4
 80132a2:	4b33      	ldr	r3, [pc, #204]	@ (8013370 <D32_GENERIC+0x17c>)
 80132a4:	fb22 5503 	smlad	r5, r2, r3, r5
 80132a8:	4b32      	ldr	r3, [pc, #200]	@ (8013374 <D32_GENERIC+0x180>)
 80132aa:	fb2c 5b03 	smlad	fp, ip, r3, r5
 80132ae:	2301      	movs	r3, #1
 80132b0:	fb22 f203 	smuad	r2, r2, r3
 80132b4:	4b30      	ldr	r3, [pc, #192]	@ (8013378 <D32_GENERIC+0x184>)
 80132b6:	fb2c 2503 	smlad	r5, ip, r3, r2
 80132ba:	9b02      	ldr	r3, [sp, #8]
 80132bc:	f5a8 4480 	sub.w	r4, r8, #16384	@ 0x4000
 80132c0:	eb04 080a 	add.w	r8, r4, sl
 80132c4:	eba8 0803 	sub.w	r8, r8, r3
 80132c8:	4642      	mov	r2, r8
 80132ca:	17d3      	asrs	r3, r2, #31
 80132cc:	e9cd 2300 	strd	r2, r3, [sp]
 80132d0:	9b05      	ldr	r3, [sp, #20]
 80132d2:	f10e 0c01 	add.w	ip, lr, #1
 80132d6:	b173      	cbz	r3, 80132f6 <D32_GENERIC+0x102>
 80132d8:	6a3a      	ldr	r2, [r7, #32]
 80132da:	9b01      	ldr	r3, [sp, #4]
 80132dc:	9402      	str	r4, [sp, #8]
 80132de:	fba8 8902 	umull	r8, r9, r8, r2
 80132e2:	469a      	mov	sl, r3
 80132e4:	fb02 930a 	mla	r3, r2, sl, r9
 80132e8:	f118 4800 	adds.w	r8, r8, #2147483648	@ 0x80000000
 80132ec:	f143 0900 	adc.w	r9, r3, #0
 80132f0:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80132f4:	4654      	mov	r4, sl
 80132f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80132f8:	9a04      	ldr	r2, [sp, #16]
 80132fa:	fb0e fe03 	mul.w	lr, lr, r3
 80132fe:	9b03      	ldr	r3, [sp, #12]
 8013300:	0364      	lsls	r4, r4, #13
 8013302:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8013306:	f04f 0900 	mov.w	r9, #0
 801330a:	fbc3 8904 	smlal	r8, r9, r3, r4
 801330e:	464b      	mov	r3, r9
 8013310:	109b      	asrs	r3, r3, #2
 8013312:	f303 030f 	ssat	r3, #16, r3
 8013316:	f822 301e 	strh.w	r3, [r2, lr, lsl #1]
 801331a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801331c:	fa1f fe8c 	uxth.w	lr, ip
 8013320:	4573      	cmp	r3, lr
 8013322:	d90f      	bls.n	8013344 <D32_GENERIC+0x150>
 8013324:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8013326:	b2da      	uxtb	r2, r3
 8013328:	2b01      	cmp	r3, #1
 801332a:	eb00 0442 	add.w	r4, r0, r2, lsl #1
 801332e:	eb02 0c42 	add.w	ip, r2, r2, lsl #1
 8013332:	f47f af7f 	bne.w	8013234 <D32_GENERIC+0x40>
 8013336:	1d02      	adds	r2, r0, #4
 8013338:	6803      	ldr	r3, [r0, #0]
 801333a:	9806      	ldr	r0, [sp, #24]
 801333c:	b188      	cbz	r0, 8013362 <D32_GENERIC+0x16e>
 801333e:	ba5b      	rev16	r3, r3
 8013340:	4610      	mov	r0, r2
 8013342:	e785      	b.n	8013250 <D32_GENERIC+0x5c>
 8013344:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8013348:	462b      	mov	r3, r5
 801334a:	463a      	mov	r2, r7
 801334c:	e9c2 3b02 	strd	r3, fp, [r2, #8]
 8013350:	9b07      	ldr	r3, [sp, #28]
 8013352:	61d6      	str	r6, [r2, #28]
 8013354:	2000      	movs	r0, #0
 8013356:	e9c2 a904 	strd	sl, r9, [r2, #16]
 801335a:	6193      	str	r3, [r2, #24]
 801335c:	b009      	add	sp, #36	@ 0x24
 801335e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013362:	4610      	mov	r0, r2
 8013364:	e774      	b.n	8013250 <D32_GENERIC+0x5c>
 8013366:	bf00      	nop
 8013368:	200000ec 	.word	0x200000ec
 801336c:	00060003 	.word	0x00060003
 8013370:	000a000c 	.word	0x000a000c
 8013374:	000c000a 	.word	0x000c000a
 8013378:	00030006 	.word	0x00030006

0801337c <D48_GENERIC>:
 801337c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013380:	e9d2 a304 	ldrd	sl, r3, [r2, #16]
 8013384:	b08b      	sub	sp, #44	@ 0x2c
 8013386:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8013388:	9304      	str	r3, [sp, #16]
 801338a:	6993      	ldr	r3, [r2, #24]
 801338c:	9309      	str	r3, [sp, #36]	@ 0x24
 801338e:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 8013392:	9401      	str	r4, [sp, #4]
 8013394:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8013396:	9405      	str	r4, [sp, #20]
 8013398:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 801339c:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 801339e:	9106      	str	r1, [sp, #24]
 80133a0:	2d00      	cmp	r5, #0
 80133a2:	f000 80c2 	beq.w	801352a <D48_GENERIC+0x1ae>
 80133a6:	f004 0520 	and.w	r5, r4, #32
 80133aa:	f04f 0900 	mov.w	r9, #0
 80133ae:	f004 0410 	and.w	r4, r4, #16
 80133b2:	9508      	str	r5, [sp, #32]
 80133b4:	4964      	ldr	r1, [pc, #400]	@ (8013548 <D48_GENERIC+0x1cc>)
 80133b6:	9407      	str	r4, [sp, #28]
 80133b8:	464d      	mov	r5, r9
 80133ba:	e09e      	b.n	80134fa <D48_GENERIC+0x17e>
 80133bc:	f81b 4007 	ldrb.w	r4, [fp, r7]
 80133c0:	f810 b008 	ldrb.w	fp, [r0, r8]
 80133c4:	f819 8008 	ldrb.w	r8, [r9, r8]
 80133c8:	f810 9006 	ldrb.w	r9, [r0, r6]
 80133cc:	7800      	ldrb	r0, [r0, #0]
 80133ce:	0424      	lsls	r4, r4, #16
 80133d0:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 80133d4:	f81e 4007 	ldrb.w	r4, [lr, r7]
 80133d8:	eb0b 2b09 	add.w	fp, fp, r9, lsl #8
 80133dc:	44be      	add	lr, r7
 80133de:	eb04 2408 	add.w	r4, r4, r8, lsl #8
 80133e2:	eb0b 0700 	add.w	r7, fp, r0
 80133e6:	eb0e 0046 	add.w	r0, lr, r6, lsl #1
 80133ea:	fa5f fe87 	uxtb.w	lr, r7
 80133ee:	f3c7 2607 	ubfx	r6, r7, #8, #8
 80133f2:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 80133f6:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80133fa:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 80133fe:	0e3f      	lsrs	r7, r7, #24
 8013400:	eb09 299c 	add.w	r9, r9, ip, lsr #10
 8013404:	f851 b027 	ldr.w	fp, [r1, r7, lsl #2]
 8013408:	f851 e02e 	ldr.w	lr, [r1, lr, lsl #2]
 801340c:	b2e7      	uxtb	r7, r4
 801340e:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8013412:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8013416:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 801341a:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 801341e:	f851 c024 	ldr.w	ip, [r1, r4, lsl #2]
 8013422:	eb0b 249e 	add.w	r4, fp, lr, lsr #10
 8013426:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 801342a:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 801342e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8013432:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8013436:	f3cc 0809 	ubfx	r8, ip, #0, #10
 801343a:	f3c9 0909 	ubfx	r9, r9, #0, #10
 801343e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8013442:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8013446:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 801344a:	ea44 4e0e 	orr.w	lr, r4, lr, lsl #16
 801344e:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 8013452:	4c3e      	ldr	r4, [pc, #248]	@ (801354c <D48_GENERIC+0x1d0>)
 8013454:	9e01      	ldr	r6, [sp, #4]
 8013456:	fb29 6404 	smlad	r4, r9, r4, r6
 801345a:	4e3d      	ldr	r6, [pc, #244]	@ (8013550 <D48_GENERIC+0x1d4>)
 801345c:	fb2e 4406 	smlad	r4, lr, r6, r4
 8013460:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8013464:	fb27 4b06 	smlad	fp, r7, r6, r4
 8013468:	4c3a      	ldr	r4, [pc, #232]	@ (8013554 <D48_GENERIC+0x1d8>)
 801346a:	fb29 3304 	smlad	r3, r9, r4, r3
 801346e:	f04f 141b 	mov.w	r4, #1769499	@ 0x1b001b
 8013472:	fb2e 3304 	smlad	r3, lr, r4, r3
 8013476:	4c38      	ldr	r4, [pc, #224]	@ (8013558 <D48_GENERIC+0x1dc>)
 8013478:	fb27 3304 	smlad	r3, r7, r4, r3
 801347c:	2601      	movs	r6, #1
 801347e:	9301      	str	r3, [sp, #4]
 8013480:	fb29 f906 	smuad	r9, r9, r6
 8013484:	4b35      	ldr	r3, [pc, #212]	@ (801355c <D48_GENERIC+0x1e0>)
 8013486:	fb2e 9e03 	smlad	lr, lr, r3, r9
 801348a:	4b35      	ldr	r3, [pc, #212]	@ (8013560 <D48_GENERIC+0x1e4>)
 801348c:	fb27 e303 	smlad	r3, r7, r3, lr
 8013490:	9f04      	ldr	r7, [sp, #16]
 8013492:	f5ab 4458 	sub.w	r4, fp, #55296	@ 0xd800
 8013496:	eb05 0e06 	add.w	lr, r5, r6
 801349a:	eb04 060a 	add.w	r6, r4, sl
 801349e:	1bf6      	subs	r6, r6, r7
 80134a0:	4637      	mov	r7, r6
 80134a2:	ea4f 78e6 	mov.w	r8, r6, asr #31
 80134a6:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80134aa:	9f07      	ldr	r7, [sp, #28]
 80134ac:	b177      	cbz	r7, 80134cc <D48_GENERIC+0x150>
 80134ae:	f8d2 8020 	ldr.w	r8, [r2, #32]
 80134b2:	9404      	str	r4, [sp, #16]
 80134b4:	fba6 9a08 	umull	r9, sl, r6, r8
 80134b8:	9e03      	ldr	r6, [sp, #12]
 80134ba:	fb08 aa06 	mla	sl, r8, r6, sl
 80134be:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 80134c2:	f14a 0700 	adc.w	r7, sl, #0
 80134c6:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 80134ca:	4654      	mov	r4, sl
 80134cc:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 80134ce:	fb05 f606 	mul.w	r6, r5, r6
 80134d2:	9d05      	ldr	r5, [sp, #20]
 80134d4:	02e4      	lsls	r4, r4, #11
 80134d6:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 80134da:	f04f 0800 	mov.w	r8, #0
 80134de:	fbc5 7804 	smlal	r7, r8, r5, r4
 80134e2:	4645      	mov	r5, r8
 80134e4:	10ac      	asrs	r4, r5, #2
 80134e6:	9d06      	ldr	r5, [sp, #24]
 80134e8:	f304 040f 	ssat	r4, #16, r4
 80134ec:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 80134f0:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 80134f2:	fa1f f58e 	uxth.w	r5, lr
 80134f6:	42ac      	cmp	r4, r5
 80134f8:	d917      	bls.n	801352a <D48_GENERIC+0x1ae>
 80134fa:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 80134fc:	b2e6      	uxtb	r6, r4
 80134fe:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 8013502:	4277      	negs	r7, r6
 8013504:	eb00 0b08 	add.w	fp, r0, r8
 8013508:	eb0b 0907 	add.w	r9, fp, r7
 801350c:	2c01      	cmp	r4, #1
 801350e:	eb09 0e08 	add.w	lr, r9, r8
 8013512:	f47f af53 	bne.w	80133bc <D48_GENERIC+0x40>
 8013516:	9e08      	ldr	r6, [sp, #32]
 8013518:	e9d0 7400 	ldrd	r7, r4, [r0]
 801351c:	3006      	adds	r0, #6
 801351e:	2e00      	cmp	r6, #0
 8013520:	f43f af63 	beq.w	80133ea <D48_GENERIC+0x6e>
 8013524:	ba7f      	rev16	r7, r7
 8013526:	ba64      	rev16	r4, r4
 8013528:	e75f      	b.n	80133ea <D48_GENERIC+0x6e>
 801352a:	6093      	str	r3, [r2, #8]
 801352c:	9b01      	ldr	r3, [sp, #4]
 801352e:	60d3      	str	r3, [r2, #12]
 8013530:	9b04      	ldr	r3, [sp, #16]
 8013532:	6153      	str	r3, [r2, #20]
 8013534:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013536:	f8c2 c01c 	str.w	ip, [r2, #28]
 801353a:	2000      	movs	r0, #0
 801353c:	f8c2 a010 	str.w	sl, [r2, #16]
 8013540:	6193      	str	r3, [r2, #24]
 8013542:	b00b      	add	sp, #44	@ 0x2c
 8013544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013548:	200000ec 	.word	0x200000ec
 801354c:	000f000a 	.word	0x000f000a
 8013550:	00060003 	.word	0x00060003
 8013554:	00150019 	.word	0x00150019
 8013558:	00190015 	.word	0x00190015
 801355c:	00030006 	.word	0x00030006
 8013560:	000a000f 	.word	0x000a000f

08013564 <D64_GENERIC>:
 8013564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013568:	b089      	sub	sp, #36	@ 0x24
 801356a:	6895      	ldr	r5, [r2, #8]
 801356c:	6913      	ldr	r3, [r2, #16]
 801356e:	9501      	str	r5, [sp, #4]
 8013570:	68d5      	ldr	r5, [r2, #12]
 8013572:	9302      	str	r3, [sp, #8]
 8013574:	9500      	str	r5, [sp, #0]
 8013576:	6953      	ldr	r3, [r2, #20]
 8013578:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 801357a:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 801357c:	9303      	str	r3, [sp, #12]
 801357e:	6993      	ldr	r3, [r2, #24]
 8013580:	9307      	str	r3, [sp, #28]
 8013582:	e9cd 5104 	strd	r5, r1, [sp, #16]
 8013586:	69d3      	ldr	r3, [r2, #28]
 8013588:	2c00      	cmp	r4, #0
 801358a:	f000 80d7 	beq.w	801373c <D64_GENERIC+0x1d8>
 801358e:	6a11      	ldr	r1, [r2, #32]
 8013590:	9106      	str	r1, [sp, #24]
 8013592:	f04f 0e00 	mov.w	lr, #0
 8013596:	f8df c1e4 	ldr.w	ip, [pc, #484]	@ 801377c <D64_GENERIC+0x218>
 801359a:	4681      	mov	r9, r0
 801359c:	e0bf      	b.n	801371e <D64_GENERIC+0x1ba>
 801359e:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 80135a2:	426c      	negs	r4, r5
 80135a4:	eb09 0708 	add.w	r7, r9, r8
 80135a8:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 80135ac:	eb0a 0648 	add.w	r6, sl, r8, lsl #1
 80135b0:	5d38      	ldrb	r0, [r7, r4]
 80135b2:	5d31      	ldrb	r1, [r6, r4]
 80135b4:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 80135b8:	f819 a008 	ldrb.w	sl, [r9, r8]
 80135bc:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 80135c0:	f899 7000 	ldrb.w	r7, [r9]
 80135c4:	f816 9014 	ldrb.w	r9, [r6, r4, lsl #1]
 80135c8:	4426      	add	r6, r4
 80135ca:	0409      	lsls	r1, r1, #16
 80135cc:	0400      	lsls	r0, r0, #16
 80135ce:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 80135d2:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 80135d6:	f816 b014 	ldrb.w	fp, [r6, r4, lsl #1]
 80135da:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 80135de:	eb06 0444 	add.w	r4, r6, r4, lsl #1
 80135e2:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 80135e6:	4459      	add	r1, fp
 80135e8:	eb04 0985 	add.w	r9, r4, r5, lsl #2
 80135ec:	4438      	add	r0, r7
 80135ee:	b2c5      	uxtb	r5, r0
 80135f0:	f3c0 2407 	ubfx	r4, r0, #8, #8
 80135f4:	f85c 6025 	ldr.w	r6, [ip, r5, lsl #2]
 80135f8:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 80135fc:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8013600:	0e00      	lsrs	r0, r0, #24
 8013602:	eb03 0806 	add.w	r8, r3, r6
 8013606:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 801360a:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 801360e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8013612:	b2c8      	uxtb	r0, r1
 8013614:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8013618:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 801361c:	f85c 6020 	ldr.w	r6, [ip, r0, lsl #2]
 8013620:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 8013624:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8013628:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 801362c:	0e09      	lsrs	r1, r1, #24
 801362e:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8013632:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8013636:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 801363a:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 801363e:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8013642:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8013646:	f3ca 0309 	ubfx	r3, sl, #0, #10
 801364a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 801364e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8013652:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8013656:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 801365a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 801365e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8013662:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8013666:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 801366a:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 801366e:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8013672:	0a8b      	lsrs	r3, r1, #10
 8013674:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8013678:	4938      	ldr	r1, [pc, #224]	@ (801375c <D64_GENERIC+0x1f8>)
 801367a:	9c00      	ldr	r4, [sp, #0]
 801367c:	fb28 4101 	smlad	r1, r8, r1, r4
 8013680:	4c37      	ldr	r4, [pc, #220]	@ (8013760 <D64_GENERIC+0x1fc>)
 8013682:	fb27 1104 	smlad	r1, r7, r4, r1
 8013686:	4c37      	ldr	r4, [pc, #220]	@ (8013764 <D64_GENERIC+0x200>)
 8013688:	fb20 1104 	smlad	r1, r0, r4, r1
 801368c:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8013690:	fb2a 1106 	smlad	r1, sl, r6, r1
 8013694:	4d34      	ldr	r5, [pc, #208]	@ (8013768 <D64_GENERIC+0x204>)
 8013696:	9c01      	ldr	r4, [sp, #4]
 8013698:	fb28 4405 	smlad	r4, r8, r5, r4
 801369c:	fb2a 4415 	smladx	r4, sl, r5, r4
 80136a0:	4d32      	ldr	r5, [pc, #200]	@ (801376c <D64_GENERIC+0x208>)
 80136a2:	fb27 4405 	smlad	r4, r7, r5, r4
 80136a6:	fb20 4415 	smladx	r4, r0, r5, r4
 80136aa:	2501      	movs	r5, #1
 80136ac:	9400      	str	r4, [sp, #0]
 80136ae:	fb28 f805 	smuad	r8, r8, r5
 80136b2:	4c2f      	ldr	r4, [pc, #188]	@ (8013770 <D64_GENERIC+0x20c>)
 80136b4:	fb27 8704 	smlad	r7, r7, r4, r8
 80136b8:	4c2e      	ldr	r4, [pc, #184]	@ (8013774 <D64_GENERIC+0x210>)
 80136ba:	fb20 7004 	smlad	r0, r0, r4, r7
 80136be:	4c2e      	ldr	r4, [pc, #184]	@ (8013778 <D64_GENERIC+0x214>)
 80136c0:	fb2a 0004 	smlad	r0, sl, r4, r0
 80136c4:	f5a1 3600 	sub.w	r6, r1, #131072	@ 0x20000
 80136c8:	9906      	ldr	r1, [sp, #24]
 80136ca:	9001      	str	r0, [sp, #4]
 80136cc:	b181      	cbz	r1, 80136f0 <D64_GENERIC+0x18c>
 80136ce:	9802      	ldr	r0, [sp, #8]
 80136d0:	9c03      	ldr	r4, [sp, #12]
 80136d2:	4430      	add	r0, r6
 80136d4:	1b00      	subs	r0, r0, r4
 80136d6:	fba0 7801 	umull	r7, r8, r0, r1
 80136da:	17c5      	asrs	r5, r0, #31
 80136dc:	fb01 8805 	mla	r8, r1, r5, r8
 80136e0:	f117 4000 	adds.w	r0, r7, #2147483648	@ 0x80000000
 80136e4:	f148 0100 	adc.w	r1, r8, #0
 80136e8:	0049      	lsls	r1, r1, #1
 80136ea:	e9cd 1602 	strd	r1, r6, [sp, #8]
 80136ee:	460e      	mov	r6, r1
 80136f0:	8d14      	ldrh	r4, [r2, #40]	@ 0x28
 80136f2:	9904      	ldr	r1, [sp, #16]
 80136f4:	9805      	ldr	r0, [sp, #20]
 80136f6:	02b6      	lsls	r6, r6, #10
 80136f8:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 80136fc:	f04f 0800 	mov.w	r8, #0
 8013700:	fb0e f404 	mul.w	r4, lr, r4
 8013704:	fbc1 7806 	smlal	r7, r8, r1, r6
 8013708:	4641      	mov	r1, r8
 801370a:	1089      	asrs	r1, r1, #2
 801370c:	f301 010f 	ssat	r1, #16, r1
 8013710:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8013714:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 8013716:	f10e 0e01 	add.w	lr, lr, #1
 801371a:	4571      	cmp	r1, lr
 801371c:	dd0e      	ble.n	801373c <D64_GENERIC+0x1d8>
 801371e:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 8013720:	2d01      	cmp	r5, #1
 8013722:	f47f af3c 	bne.w	801359e <D64_GENERIC+0x3a>
 8013726:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8013728:	06ac      	lsls	r4, r5, #26
 801372a:	e9d9 0100 	ldrd	r0, r1, [r9]
 801372e:	f109 0908 	add.w	r9, r9, #8
 8013732:	f57f af5c 	bpl.w	80135ee <D64_GENERIC+0x8a>
 8013736:	ba40      	rev16	r0, r0
 8013738:	ba49      	rev16	r1, r1
 801373a:	e758      	b.n	80135ee <D64_GENERIC+0x8a>
 801373c:	61d3      	str	r3, [r2, #28]
 801373e:	9b02      	ldr	r3, [sp, #8]
 8013740:	9901      	ldr	r1, [sp, #4]
 8013742:	6113      	str	r3, [r2, #16]
 8013744:	9b03      	ldr	r3, [sp, #12]
 8013746:	6091      	str	r1, [r2, #8]
 8013748:	6153      	str	r3, [r2, #20]
 801374a:	9900      	ldr	r1, [sp, #0]
 801374c:	9b07      	ldr	r3, [sp, #28]
 801374e:	60d1      	str	r1, [r2, #12]
 8013750:	2000      	movs	r0, #0
 8013752:	6193      	str	r3, [r2, #24]
 8013754:	b009      	add	sp, #36	@ 0x24
 8013756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801375a:	bf00      	nop
 801375c:	001c0015 	.word	0x001c0015
 8013760:	000f000a 	.word	0x000f000a
 8013764:	00060003 	.word	0x00060003
 8013768:	0024002a 	.word	0x0024002a
 801376c:	002e0030 	.word	0x002e0030
 8013770:	00030006 	.word	0x00030006
 8013774:	000a000f 	.word	0x000a000f
 8013778:	0015001c 	.word	0x0015001c
 801377c:	200000ec 	.word	0x200000ec

08013780 <D80_GENERIC>:
 8013780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013784:	b08b      	sub	sp, #44	@ 0x2c
 8013786:	6914      	ldr	r4, [r2, #16]
 8013788:	9405      	str	r4, [sp, #20]
 801378a:	6954      	ldr	r4, [r2, #20]
 801378c:	9406      	str	r4, [sp, #24]
 801378e:	6994      	ldr	r4, [r2, #24]
 8013790:	9409      	str	r4, [sp, #36]	@ 0x24
 8013792:	6894      	ldr	r4, [r2, #8]
 8013794:	9402      	str	r4, [sp, #8]
 8013796:	68d4      	ldr	r4, [r2, #12]
 8013798:	9401      	str	r4, [sp, #4]
 801379a:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 801379c:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 801379e:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 80137a2:	e9cd 4107 	strd	r4, r1, [sp, #28]
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	f000 810a 	beq.w	80139c0 <D80_GENERIC+0x240>
 80137ac:	2300      	movs	r3, #0
 80137ae:	f8df 9260 	ldr.w	r9, [pc, #608]	@ 8013a10 <D80_GENERIC+0x290>
 80137b2:	e9cd b303 	strd	fp, r3, [sp, #12]
 80137b6:	e0ee      	b.n	8013996 <D80_GENERIC+0x216>
 80137b8:	fa5f fe8e 	uxtb.w	lr, lr
 80137bc:	fa0f f48e 	sxth.w	r4, lr
 80137c0:	0066      	lsls	r6, r4, #1
 80137c2:	eb06 0804 	add.w	r8, r6, r4
 80137c6:	f1ce 0500 	rsb	r5, lr, #0
 80137ca:	eb00 0108 	add.w	r1, r0, r8
 80137ce:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80137d2:	194b      	adds	r3, r1, r5
 80137d4:	5d49      	ldrb	r1, [r1, r5]
 80137d6:	f810 a008 	ldrb.w	sl, [r0, r8]
 80137da:	f813 b004 	ldrb.w	fp, [r3, r4]
 80137de:	f810 e00e 	ldrb.w	lr, [r0, lr]
 80137e2:	f890 8000 	ldrb.w	r8, [r0]
 80137e6:	eb03 0c04 	add.w	ip, r3, r4
 80137ea:	eb0c 0705 	add.w	r7, ip, r5
 80137ee:	0409      	lsls	r1, r1, #16
 80137f0:	f81c 3005 	ldrb.w	r3, [ip, r5]
 80137f4:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 80137f8:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 80137fc:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 8013800:	eb0a 0004 	add.w	r0, sl, r4
 8013804:	041b      	lsls	r3, r3, #16
 8013806:	f81a a004 	ldrb.w	sl, [sl, r4]
 801380a:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 801380e:	5d44      	ldrb	r4, [r0, r5]
 8013810:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8013814:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 8013818:	4428      	add	r0, r5
 801381a:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 801381e:	4441      	add	r1, r8
 8013820:	4430      	add	r0, r6
 8013822:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 8013826:	441f      	add	r7, r3
 8013828:	b2cd      	uxtb	r5, r1
 801382a:	f3c1 2307 	ubfx	r3, r1, #8, #8
 801382e:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 8013832:	f859 c023 	ldr.w	ip, [r9, r3, lsl #2]
 8013836:	9b03      	ldr	r3, [sp, #12]
 8013838:	f3c1 4507 	ubfx	r5, r1, #16, #8
 801383c:	0e09      	lsrs	r1, r1, #24
 801383e:	4433      	add	r3, r6
 8013840:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 8013844:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 8013848:	b2fd      	uxtb	r5, r7
 801384a:	eb0c 2193 	add.w	r1, ip, r3, lsr #10
 801384e:	469b      	mov	fp, r3
 8013850:	f3c7 2307 	ubfx	r3, r7, #8, #8
 8013854:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8013858:	f859 e025 	ldr.w	lr, [r9, r5, lsl #2]
 801385c:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 8013860:	f3c7 4c07 	ubfx	ip, r7, #16, #8
 8013864:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8013868:	0e3b      	lsrs	r3, r7, #24
 801386a:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 801386e:	f859 702c 	ldr.w	r7, [r9, ip, lsl #2]
 8013872:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8013876:	fa5f fc84 	uxtb.w	ip, r4
 801387a:	eb05 259e 	add.w	r5, r5, lr, lsr #10
 801387e:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8013882:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8013886:	f859 c02c 	ldr.w	ip, [r9, ip, lsl #2]
 801388a:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 801388e:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8013892:	eb0c 2c93 	add.w	ip, ip, r3, lsr #10
 8013896:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 801389a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801389e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80138a2:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80138a6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80138aa:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80138ae:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80138b2:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 80138b6:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 80138ba:	f3c4 0109 	ubfx	r1, r4, #0, #10
 80138be:	0aa3      	lsrs	r3, r4, #10
 80138c0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80138c4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80138c8:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80138cc:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
 80138d0:	9303      	str	r3, [sp, #12]
 80138d2:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 80138d6:	ea45 4e0e 	orr.w	lr, r5, lr, lsl #16
 80138da:	4b41      	ldr	r3, [pc, #260]	@ (80139e0 <D80_GENERIC+0x260>)
 80138dc:	9901      	ldr	r1, [sp, #4]
 80138de:	fb2b 1303 	smlad	r3, fp, r3, r1
 80138e2:	4940      	ldr	r1, [pc, #256]	@ (80139e4 <D80_GENERIC+0x264>)
 80138e4:	fb28 3301 	smlad	r3, r8, r1, r3
 80138e8:	493f      	ldr	r1, [pc, #252]	@ (80139e8 <D80_GENERIC+0x268>)
 80138ea:	fb2e 3301 	smlad	r3, lr, r1, r3
 80138ee:	493f      	ldr	r1, [pc, #252]	@ (80139ec <D80_GENERIC+0x26c>)
 80138f0:	fb27 3301 	smlad	r3, r7, r1, r3
 80138f4:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 80138f8:	fb2c 3404 	smlad	r4, ip, r4, r3
 80138fc:	4b3c      	ldr	r3, [pc, #240]	@ (80139f0 <D80_GENERIC+0x270>)
 80138fe:	9902      	ldr	r1, [sp, #8]
 8013900:	fb2b 1303 	smlad	r3, fp, r3, r1
 8013904:	493b      	ldr	r1, [pc, #236]	@ (80139f4 <D80_GENERIC+0x274>)
 8013906:	fb28 3301 	smlad	r3, r8, r1, r3
 801390a:	f04f 114b 	mov.w	r1, #4915275	@ 0x4b004b
 801390e:	fb2e 3101 	smlad	r1, lr, r1, r3
 8013912:	4b39      	ldr	r3, [pc, #228]	@ (80139f8 <D80_GENERIC+0x278>)
 8013914:	fb27 1103 	smlad	r1, r7, r3, r1
 8013918:	4b38      	ldr	r3, [pc, #224]	@ (80139fc <D80_GENERIC+0x27c>)
 801391a:	fb2c 1303 	smlad	r3, ip, r3, r1
 801391e:	2101      	movs	r1, #1
 8013920:	9301      	str	r3, [sp, #4]
 8013922:	fb2b fb01 	smuad	fp, fp, r1
 8013926:	4b36      	ldr	r3, [pc, #216]	@ (8013a00 <D80_GENERIC+0x280>)
 8013928:	fb28 b803 	smlad	r8, r8, r3, fp
 801392c:	4d35      	ldr	r5, [pc, #212]	@ (8013a04 <D80_GENERIC+0x284>)
 801392e:	fb2e 8e05 	smlad	lr, lr, r5, r8
 8013932:	4d35      	ldr	r5, [pc, #212]	@ (8013a08 <D80_GENERIC+0x288>)
 8013934:	fb27 e705 	smlad	r7, r7, r5, lr
 8013938:	4b34      	ldr	r3, [pc, #208]	@ (8013a0c <D80_GENERIC+0x28c>)
 801393a:	fb2c 7303 	smlad	r3, ip, r3, r7
 801393e:	6a11      	ldr	r1, [r2, #32]
 8013940:	9302      	str	r3, [sp, #8]
 8013942:	f5a4 337a 	sub.w	r3, r4, #256000	@ 0x3e800
 8013946:	b181      	cbz	r1, 801396a <D80_GENERIC+0x1ea>
 8013948:	9c05      	ldr	r4, [sp, #20]
 801394a:	9d06      	ldr	r5, [sp, #24]
 801394c:	441c      	add	r4, r3
 801394e:	1b64      	subs	r4, r4, r5
 8013950:	fba4 ab01 	umull	sl, fp, r4, r1
 8013954:	17e7      	asrs	r7, r4, #31
 8013956:	fb01 bb07 	mla	fp, r1, r7, fp
 801395a:	f11a 4400 	adds.w	r4, sl, #2147483648	@ 0x80000000
 801395e:	f14b 0500 	adc.w	r5, fp, #0
 8013962:	0069      	lsls	r1, r5, #1
 8013964:	e9cd 1305 	strd	r1, r3, [sp, #20]
 8013968:	460b      	mov	r3, r1
 801396a:	9e04      	ldr	r6, [sp, #16]
 801396c:	8d11      	ldrh	r1, [r2, #40]	@ 0x28
 801396e:	9f07      	ldr	r7, [sp, #28]
 8013970:	025b      	lsls	r3, r3, #9
 8013972:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8013976:	2500      	movs	r5, #0
 8013978:	fb06 f101 	mul.w	r1, r6, r1
 801397c:	fbc7 4503 	smlal	r4, r5, r7, r3
 8013980:	9c08      	ldr	r4, [sp, #32]
 8013982:	10ab      	asrs	r3, r5, #2
 8013984:	f303 030f 	ssat	r3, #16, r3
 8013988:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 801398c:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 801398e:	1c71      	adds	r1, r6, #1
 8013990:	428b      	cmp	r3, r1
 8013992:	9104      	str	r1, [sp, #16]
 8013994:	dd12      	ble.n	80139bc <D80_GENERIC+0x23c>
 8013996:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	@ 0x2a
 801399a:	f1be 0f01 	cmp.w	lr, #1
 801399e:	f47f af0b 	bne.w	80137b8 <D80_GENERIC+0x38>
 80139a2:	6801      	ldr	r1, [r0, #0]
 80139a4:	6847      	ldr	r7, [r0, #4]
 80139a6:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 80139a8:	6884      	ldr	r4, [r0, #8]
 80139aa:	069b      	lsls	r3, r3, #26
 80139ac:	f100 000a 	add.w	r0, r0, #10
 80139b0:	f57f af3a 	bpl.w	8013828 <D80_GENERIC+0xa8>
 80139b4:	ba49      	rev16	r1, r1
 80139b6:	ba7f      	rev16	r7, r7
 80139b8:	ba64      	rev16	r4, r4
 80139ba:	e735      	b.n	8013828 <D80_GENERIC+0xa8>
 80139bc:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80139c0:	9b02      	ldr	r3, [sp, #8]
 80139c2:	6093      	str	r3, [r2, #8]
 80139c4:	9b01      	ldr	r3, [sp, #4]
 80139c6:	60d3      	str	r3, [r2, #12]
 80139c8:	9b05      	ldr	r3, [sp, #20]
 80139ca:	6113      	str	r3, [r2, #16]
 80139cc:	9b06      	ldr	r3, [sp, #24]
 80139ce:	6153      	str	r3, [r2, #20]
 80139d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80139d2:	f8c2 b01c 	str.w	fp, [r2, #28]
 80139d6:	2000      	movs	r0, #0
 80139d8:	6193      	str	r3, [r2, #24]
 80139da:	b00b      	add	sp, #44	@ 0x2c
 80139dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139e0:	002d0024 	.word	0x002d0024
 80139e4:	001c0015 	.word	0x001c0015
 80139e8:	000f000a 	.word	0x000f000a
 80139ec:	00060003 	.word	0x00060003
 80139f0:	0037003f 	.word	0x0037003f
 80139f4:	00450049 	.word	0x00450049
 80139f8:	00490045 	.word	0x00490045
 80139fc:	003f0037 	.word	0x003f0037
 8013a00:	00030006 	.word	0x00030006
 8013a04:	000a000f 	.word	0x000a000f
 8013a08:	0015001c 	.word	0x0015001c
 8013a0c:	0024002d 	.word	0x0024002d
 8013a10:	200000ec 	.word	0x200000ec

08013a14 <D128_GENERIC>:
 8013a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a18:	b091      	sub	sp, #68	@ 0x44
 8013a1a:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8013a1c:	9004      	str	r0, [sp, #16]
 8013a1e:	6910      	ldr	r0, [r2, #16]
 8013a20:	900a      	str	r0, [sp, #40]	@ 0x28
 8013a22:	6950      	ldr	r0, [r2, #20]
 8013a24:	900b      	str	r0, [sp, #44]	@ 0x2c
 8013a26:	6990      	ldr	r0, [r2, #24]
 8013a28:	900f      	str	r0, [sp, #60]	@ 0x3c
 8013a2a:	69d0      	ldr	r0, [r2, #28]
 8013a2c:	9002      	str	r0, [sp, #8]
 8013a2e:	6890      	ldr	r0, [r2, #8]
 8013a30:	9003      	str	r0, [sp, #12]
 8013a32:	68d0      	ldr	r0, [r2, #12]
 8013a34:	9001      	str	r0, [sp, #4]
 8013a36:	6b10      	ldr	r0, [r2, #48]	@ 0x30
 8013a38:	9200      	str	r2, [sp, #0]
 8013a3a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	f000 8196 	beq.w	8013d70 <D128_GENERIC+0x35c>
 8013a44:	2300      	movs	r3, #0
 8013a46:	6a12      	ldr	r2, [r2, #32]
 8013a48:	920e      	str	r2, [sp, #56]	@ 0x38
 8013a4a:	f8df 93a0 	ldr.w	r9, [pc, #928]	@ 8013dec <D128_GENERIC+0x3d8>
 8013a4e:	9305      	str	r3, [sp, #20]
 8013a50:	e177      	b.n	8013d42 <D128_GENERIC+0x32e>
 8013a52:	b2d2      	uxtb	r2, r2
 8013a54:	9d04      	ldr	r5, [sp, #16]
 8013a56:	b214      	sxth	r4, r2
 8013a58:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 8013a5c:	4250      	negs	r0, r2
 8013a5e:	eb05 010a 	add.w	r1, r5, sl
 8013a62:	00a6      	lsls	r6, r4, #2
 8013a64:	eb01 0800 	add.w	r8, r1, r0
 8013a68:	eb06 0e04 	add.w	lr, r6, r4
 8013a6c:	eb08 070e 	add.w	r7, r8, lr
 8013a70:	183b      	adds	r3, r7, r0
 8013a72:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8013a76:	eb03 0c40 	add.w	ip, r3, r0, lsl #1
 8013a7a:	9608      	str	r6, [sp, #32]
 8013a7c:	eb0c 0604 	add.w	r6, ip, r4
 8013a80:	9304      	str	r3, [sp, #16]
 8013a82:	1833      	adds	r3, r6, r0
 8013a84:	f815 b00a 	ldrb.w	fp, [r5, sl]
 8013a88:	9306      	str	r3, [sp, #24]
 8013a8a:	f818 a00e 	ldrb.w	sl, [r8, lr]
 8013a8e:	9b04      	ldr	r3, [sp, #16]
 8013a90:	f815 e002 	ldrb.w	lr, [r5, r2]
 8013a94:	782d      	ldrb	r5, [r5, #0]
 8013a96:	5c3a      	ldrb	r2, [r7, r0]
 8013a98:	9507      	str	r5, [sp, #28]
 8013a9a:	9d06      	ldr	r5, [sp, #24]
 8013a9c:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8013aa0:	f81c 8004 	ldrb.w	r8, [ip, r4]
 8013aa4:	9304      	str	r3, [sp, #16]
 8013aa6:	f817 c010 	ldrb.w	ip, [r7, r0, lsl #1]
 8013aaa:	5c33      	ldrb	r3, [r6, r0]
 8013aac:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 8013ab0:	5c09      	ldrb	r1, [r1, r0]
 8013ab2:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 8013ab6:	0412      	lsls	r2, r2, #16
 8013ab8:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 8013abc:	eb06 0a04 	add.w	sl, r6, r4
 8013ac0:	5d36      	ldrb	r6, [r6, r4]
 8013ac2:	f815 4010 	ldrb.w	r4, [r5, r0, lsl #1]
 8013ac6:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8013aca:	042d      	lsls	r5, r5, #16
 8013acc:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8013ad0:	0409      	lsls	r1, r1, #16
 8013ad2:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 8013ad6:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8013ada:	041b      	lsls	r3, r3, #16
 8013adc:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 8013ae0:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 8013ae4:	eb0a 0e00 	add.w	lr, sl, r0
 8013ae8:	9d07      	ldr	r5, [sp, #28]
 8013aea:	f81e b010 	ldrb.w	fp, [lr, r0, lsl #1]
 8013aee:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8013af2:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8013af6:	9f08      	ldr	r7, [sp, #32]
 8013af8:	eb0e 0040 	add.w	r0, lr, r0, lsl #1
 8013afc:	4429      	add	r1, r5
 8013afe:	9d04      	ldr	r5, [sp, #16]
 8013b00:	4438      	add	r0, r7
 8013b02:	eb02 220c 	add.w	r2, r2, ip, lsl #8
 8013b06:	9004      	str	r0, [sp, #16]
 8013b08:	442a      	add	r2, r5
 8013b0a:	eb06 0a0b 	add.w	sl, r6, fp
 8013b0e:	1918      	adds	r0, r3, r4
 8013b10:	b2cb      	uxtb	r3, r1
 8013b12:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8013b16:	9e02      	ldr	r6, [sp, #8]
 8013b18:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8013b1c:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 8013b20:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8013b24:	441e      	add	r6, r3
 8013b26:	0e09      	lsrs	r1, r1, #24
 8013b28:	4633      	mov	r3, r6
 8013b2a:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8013b2e:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 8013b32:	b2d4      	uxtb	r4, r2
 8013b34:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8013b38:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8013b3c:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 8013b40:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8013b44:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8013b48:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8013b4c:	0e12      	lsrs	r2, r2, #24
 8013b4e:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8013b52:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 8013b56:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8013b5a:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 8013b5e:	9702      	str	r7, [sp, #8]
 8013b60:	b2c2      	uxtb	r2, r0
 8013b62:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 8013b66:	eb06 2e91 	add.w	lr, r6, r1, lsr #10
 8013b6a:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 8013b6e:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8013b72:	f3c0 2207 	ubfx	r2, r0, #8, #8
 8013b76:	eb06 2c94 	add.w	ip, r6, r4, lsr #10
 8013b7a:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8013b7e:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8013b82:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 8013b86:	0e00      	lsrs	r0, r0, #24
 8013b88:	fa5f f68a 	uxtb.w	r6, sl
 8013b8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8013b90:	9308      	str	r3, [sp, #32]
 8013b92:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8013b96:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8013b9a:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 8013b9e:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8013ba2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8013ba6:	9509      	str	r5, [sp, #36]	@ 0x24
 8013ba8:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8013bac:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8013bb0:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8013bb4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8013bb8:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8013bbc:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8013bc0:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8013bc4:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8013bc8:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8013bcc:	9306      	str	r3, [sp, #24]
 8013bce:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8013bd2:	9b02      	ldr	r3, [sp, #8]
 8013bd4:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8013bd8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8013bdc:	f8cd a01c 	str.w	sl, [sp, #28]
 8013be0:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8013be4:	9b06      	ldr	r3, [sp, #24]
 8013be6:	9506      	str	r5, [sp, #24]
 8013be8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8013bea:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8013bee:	f8cd e008 	str.w	lr, [sp, #8]
 8013bf2:	46ae      	mov	lr, r5
 8013bf4:	9d08      	ldr	r5, [sp, #32]
 8013bf6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8013bfa:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 8013bfe:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8013c02:	9d02      	ldr	r5, [sp, #8]
 8013c04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8013c08:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8013c0c:	9f07      	ldr	r7, [sp, #28]
 8013c0e:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8013c12:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8013c16:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8013c1a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8013c1e:	9d06      	ldr	r5, [sp, #24]
 8013c20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8013c24:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8013c28:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8013c2c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8013c30:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8013c34:	f3c7 0c09 	ubfx	ip, r7, #0, #10
 8013c38:	0abe      	lsrs	r6, r7, #10
 8013c3a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8013c3e:	9602      	str	r6, [sp, #8]
 8013c40:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8013c44:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8013c48:	ea4c 4505 	orr.w	r5, ip, r5, lsl #16
 8013c4c:	4e52      	ldr	r6, [pc, #328]	@ (8013d98 <D128_GENERIC+0x384>)
 8013c4e:	9f01      	ldr	r7, [sp, #4]
 8013c50:	fb2e 7606 	smlad	r6, lr, r6, r7
 8013c54:	4f51      	ldr	r7, [pc, #324]	@ (8013d9c <D128_GENERIC+0x388>)
 8013c56:	fb2a 6607 	smlad	r6, sl, r7, r6
 8013c5a:	4f51      	ldr	r7, [pc, #324]	@ (8013da0 <D128_GENERIC+0x38c>)
 8013c5c:	fb21 6607 	smlad	r6, r1, r7, r6
 8013c60:	4f50      	ldr	r7, [pc, #320]	@ (8013da4 <D128_GENERIC+0x390>)
 8013c62:	fb24 6607 	smlad	r6, r4, r7, r6
 8013c66:	4f50      	ldr	r7, [pc, #320]	@ (8013da8 <D128_GENERIC+0x394>)
 8013c68:	fb22 6607 	smlad	r6, r2, r7, r6
 8013c6c:	4f4f      	ldr	r7, [pc, #316]	@ (8013dac <D128_GENERIC+0x398>)
 8013c6e:	fb20 6607 	smlad	r6, r0, r7, r6
 8013c72:	4f4f      	ldr	r7, [pc, #316]	@ (8013db0 <D128_GENERIC+0x39c>)
 8013c74:	fb23 6607 	smlad	r6, r3, r7, r6
 8013c78:	f44f 3780 	mov.w	r7, #65536	@ 0x10000
 8013c7c:	fb25 6807 	smlad	r8, r5, r7, r6
 8013c80:	4f4c      	ldr	r7, [pc, #304]	@ (8013db4 <D128_GENERIC+0x3a0>)
 8013c82:	9e03      	ldr	r6, [sp, #12]
 8013c84:	fb2e 6c07 	smlad	ip, lr, r7, r6
 8013c88:	4e4b      	ldr	r6, [pc, #300]	@ (8013db8 <D128_GENERIC+0x3a4>)
 8013c8a:	fb2a cc06 	smlad	ip, sl, r6, ip
 8013c8e:	4f4b      	ldr	r7, [pc, #300]	@ (8013dbc <D128_GENERIC+0x3a8>)
 8013c90:	fb21 cc07 	smlad	ip, r1, r7, ip
 8013c94:	4f4a      	ldr	r7, [pc, #296]	@ (8013dc0 <D128_GENERIC+0x3ac>)
 8013c96:	fb24 cc07 	smlad	ip, r4, r7, ip
 8013c9a:	4f4a      	ldr	r7, [pc, #296]	@ (8013dc4 <D128_GENERIC+0x3b0>)
 8013c9c:	fb22 cc07 	smlad	ip, r2, r7, ip
 8013ca0:	4f49      	ldr	r7, [pc, #292]	@ (8013dc8 <D128_GENERIC+0x3b4>)
 8013ca2:	fb20 cc07 	smlad	ip, r0, r7, ip
 8013ca6:	4f49      	ldr	r7, [pc, #292]	@ (8013dcc <D128_GENERIC+0x3b8>)
 8013ca8:	fb23 c707 	smlad	r7, r3, r7, ip
 8013cac:	f8df c140 	ldr.w	ip, [pc, #320]	@ 8013df0 <D128_GENERIC+0x3dc>
 8013cb0:	fb25 760c 	smlad	r6, r5, ip, r7
 8013cb4:	f04f 0b01 	mov.w	fp, #1
 8013cb8:	9601      	str	r6, [sp, #4]
 8013cba:	fb2e fb0b 	smuad	fp, lr, fp
 8013cbe:	4f44      	ldr	r7, [pc, #272]	@ (8013dd0 <D128_GENERIC+0x3bc>)
 8013cc0:	fb2a ba07 	smlad	sl, sl, r7, fp
 8013cc4:	4f43      	ldr	r7, [pc, #268]	@ (8013dd4 <D128_GENERIC+0x3c0>)
 8013cc6:	fb21 aa07 	smlad	sl, r1, r7, sl
 8013cca:	4f43      	ldr	r7, [pc, #268]	@ (8013dd8 <D128_GENERIC+0x3c4>)
 8013ccc:	fb24 aa07 	smlad	sl, r4, r7, sl
 8013cd0:	4f42      	ldr	r7, [pc, #264]	@ (8013ddc <D128_GENERIC+0x3c8>)
 8013cd2:	fb22 a707 	smlad	r7, r2, r7, sl
 8013cd6:	4a42      	ldr	r2, [pc, #264]	@ (8013de0 <D128_GENERIC+0x3cc>)
 8013cd8:	fb20 7702 	smlad	r7, r0, r2, r7
 8013cdc:	4a41      	ldr	r2, [pc, #260]	@ (8013de4 <D128_GENERIC+0x3d0>)
 8013cde:	fb23 7702 	smlad	r7, r3, r2, r7
 8013ce2:	4b41      	ldr	r3, [pc, #260]	@ (8013de8 <D128_GENERIC+0x3d4>)
 8013ce4:	fb25 7303 	smlad	r3, r5, r3, r7
 8013ce8:	9303      	str	r3, [sp, #12]
 8013cea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013cec:	f5a8 1680 	sub.w	r6, r8, #1048576	@ 0x100000
 8013cf0:	b183      	cbz	r3, 8013d14 <D128_GENERIC+0x300>
 8013cf2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013cf4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013cf6:	4432      	add	r2, r6
 8013cf8:	1a52      	subs	r2, r2, r1
 8013cfa:	fba2 4503 	umull	r4, r5, r2, r3
 8013cfe:	17d1      	asrs	r1, r2, #31
 8013d00:	fb03 5501 	mla	r5, r3, r1, r5
 8013d04:	f114 4200 	adds.w	r2, r4, #2147483648	@ 0x80000000
 8013d08:	f145 0300 	adc.w	r3, r5, #0
 8013d0c:	005b      	lsls	r3, r3, #1
 8013d0e:	e9cd 360a 	strd	r3, r6, [sp, #40]	@ 0x28
 8013d12:	461e      	mov	r6, r3
 8013d14:	9800      	ldr	r0, [sp, #0]
 8013d16:	9c05      	ldr	r4, [sp, #20]
 8013d18:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 8013d1a:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8013d1c:	01f6      	lsls	r6, r6, #7
 8013d1e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8013d22:	2300      	movs	r3, #0
 8013d24:	fbc5 2306 	smlal	r2, r3, r5, r6
 8013d28:	fb04 f101 	mul.w	r1, r4, r1
 8013d2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013d2e:	109b      	asrs	r3, r3, #2
 8013d30:	f303 030f 	ssat	r3, #16, r3
 8013d34:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8013d38:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8013d3a:	1c62      	adds	r2, r4, #1
 8013d3c:	4293      	cmp	r3, r2
 8013d3e:	9205      	str	r2, [sp, #20]
 8013d40:	dd16      	ble.n	8013d70 <D128_GENERIC+0x35c>
 8013d42:	9b00      	ldr	r3, [sp, #0]
 8013d44:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8013d46:	2a01      	cmp	r2, #1
 8013d48:	f47f ae83 	bne.w	8013a52 <D128_GENERIC+0x3e>
 8013d4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013d4e:	9c04      	ldr	r4, [sp, #16]
 8013d50:	069b      	lsls	r3, r3, #26
 8013d52:	e9d4 1200 	ldrd	r1, r2, [r4]
 8013d56:	68a0      	ldr	r0, [r4, #8]
 8013d58:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 8013d5c:	f104 0410 	add.w	r4, r4, #16
 8013d60:	d517      	bpl.n	8013d92 <D128_GENERIC+0x37e>
 8013d62:	ba49      	rev16	r1, r1
 8013d64:	ba52      	rev16	r2, r2
 8013d66:	ba40      	rev16	r0, r0
 8013d68:	fa9a fa9a 	rev16.w	sl, sl
 8013d6c:	9404      	str	r4, [sp, #16]
 8013d6e:	e6cf      	b.n	8013b10 <D128_GENERIC+0xfc>
 8013d70:	9b00      	ldr	r3, [sp, #0]
 8013d72:	9903      	ldr	r1, [sp, #12]
 8013d74:	6099      	str	r1, [r3, #8]
 8013d76:	9901      	ldr	r1, [sp, #4]
 8013d78:	60d9      	str	r1, [r3, #12]
 8013d7a:	9902      	ldr	r1, [sp, #8]
 8013d7c:	61d9      	str	r1, [r3, #28]
 8013d7e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013d80:	6119      	str	r1, [r3, #16]
 8013d82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013d84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013d86:	6159      	str	r1, [r3, #20]
 8013d88:	2000      	movs	r0, #0
 8013d8a:	619a      	str	r2, [r3, #24]
 8013d8c:	b011      	add	sp, #68	@ 0x44
 8013d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d92:	9404      	str	r4, [sp, #16]
 8013d94:	e6bc      	b.n	8013b10 <D128_GENERIC+0xfc>
 8013d96:	bf00      	nop
 8013d98:	00780069 	.word	0x00780069
 8013d9c:	005b004e 	.word	0x005b004e
 8013da0:	00420037 	.word	0x00420037
 8013da4:	002d0024 	.word	0x002d0024
 8013da8:	001c0015 	.word	0x001c0015
 8013dac:	000f000a 	.word	0x000f000a
 8013db0:	00060003 	.word	0x00060003
 8013db4:	00880096 	.word	0x00880096
 8013db8:	00a200ac 	.word	0x00a200ac
 8013dbc:	00b400ba 	.word	0x00b400ba
 8013dc0:	00be00c0 	.word	0x00be00c0
 8013dc4:	00c000be 	.word	0x00c000be
 8013dc8:	00ba00b4 	.word	0x00ba00b4
 8013dcc:	00ac00a2 	.word	0x00ac00a2
 8013dd0:	00030006 	.word	0x00030006
 8013dd4:	000a000f 	.word	0x000a000f
 8013dd8:	0015001c 	.word	0x0015001c
 8013ddc:	0024002d 	.word	0x0024002d
 8013de0:	00370042 	.word	0x00370042
 8013de4:	004e005b 	.word	0x004e005b
 8013de8:	00690078 	.word	0x00690078
 8013dec:	200000ec 	.word	0x200000ec
 8013df0:	00960088 	.word	0x00960088

08013df4 <D16_1CH_HTONS_VOL_HP>:
 8013df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013df8:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 8013dfc:	b085      	sub	sp, #20
 8013dfe:	4681      	mov	r9, r0
 8013e00:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 8013e02:	6993      	ldr	r3, [r2, #24]
 8013e04:	9303      	str	r3, [sp, #12]
 8013e06:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 8013e0a:	69d3      	ldr	r3, [r2, #28]
 8013e0c:	9402      	str	r4, [sp, #8]
 8013e0e:	f8d2 a030 	ldr.w	sl, [r2, #48]	@ 0x30
 8013e12:	f8d2 c020 	ldr.w	ip, [r2, #32]
 8013e16:	2800      	cmp	r0, #0
 8013e18:	d057      	beq.n	8013eca <D16_1CH_HTONS_VOL_HP+0xd6>
 8013e1a:	eb09 0b40 	add.w	fp, r9, r0, lsl #1
 8013e1e:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 8013ed8 <D16_1CH_HTONS_VOL_HP+0xe4>
 8013e22:	f1a1 0802 	sub.w	r8, r1, #2
 8013e26:	4639      	mov	r1, r7
 8013e28:	465f      	mov	r7, fp
 8013e2a:	46d3      	mov	fp, sl
 8013e2c:	46ca      	mov	sl, r9
 8013e2e:	4699      	mov	r9, r3
 8013e30:	4633      	mov	r3, r6
 8013e32:	4616      	mov	r6, r2
 8013e34:	f85a 2b02 	ldr.w	r2, [sl], #2
 8013e38:	ba52      	rev16	r2, r2
 8013e3a:	b2d4      	uxtb	r4, r2
 8013e3c:	f3c2 2007 	ubfx	r0, r2, #8, #8
 8013e40:	f85e 2024 	ldr.w	r2, [lr, r4, lsl #2]
 8013e44:	f85e 0020 	ldr.w	r0, [lr, r0, lsl #2]
 8013e48:	4491      	add	r9, r2
 8013e4a:	eb00 2099 	add.w	r0, r0, r9, lsr #10
 8013e4e:	f3c0 0209 	ubfx	r2, r0, #0, #10
 8013e52:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8013e56:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 8013e5a:	ea4f 2990 	mov.w	r9, r0, lsr #10
 8013e5e:	481c      	ldr	r0, [pc, #112]	@ (8013ed0 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8013e60:	fb22 5400 	smlad	r4, r2, r0, r5
 8013e64:	481b      	ldr	r0, [pc, #108]	@ (8013ed4 <D16_1CH_HTONS_VOL_HP+0xe0>)
 8013e66:	fb22 f500 	smuad	r5, r2, r0
 8013e6a:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 8013e6e:	18e2      	adds	r2, r4, r3
 8013e70:	1a52      	subs	r2, r2, r1
 8013e72:	17d1      	asrs	r1, r2, #31
 8013e74:	fba2 230c 	umull	r2, r3, r2, ip
 8013e78:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 8013e7c:	fb0c 3301 	mla	r3, ip, r1, r3
 8013e80:	f143 0100 	adc.w	r1, r3, #0
 8013e84:	e9cd 0100 	strd	r0, r1, [sp]
 8013e88:	044a      	lsls	r2, r1, #17
 8013e8a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8013e8e:	2100      	movs	r1, #0
 8013e90:	9b01      	ldr	r3, [sp, #4]
 8013e92:	fbcb 0102 	smlal	r0, r1, fp, r2
 8013e96:	45ba      	cmp	sl, r7
 8013e98:	ea4f 02a1 	mov.w	r2, r1, asr #2
 8013e9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013ea0:	f302 020f 	ssat	r2, #16, r2
 8013ea4:	4621      	mov	r1, r4
 8013ea6:	f828 2f02 	strh.w	r2, [r8, #2]!
 8013eaa:	d1c3      	bne.n	8013e34 <D16_1CH_HTONS_VOL_HP+0x40>
 8013eac:	4632      	mov	r2, r6
 8013eae:	461e      	mov	r6, r3
 8013eb0:	464b      	mov	r3, r9
 8013eb2:	9902      	ldr	r1, [sp, #8]
 8013eb4:	61d3      	str	r3, [r2, #28]
 8013eb6:	9b03      	ldr	r3, [sp, #12]
 8013eb8:	6095      	str	r5, [r2, #8]
 8013eba:	2000      	movs	r0, #0
 8013ebc:	60d1      	str	r1, [r2, #12]
 8013ebe:	e9c2 6404 	strd	r6, r4, [r2, #16]
 8013ec2:	6193      	str	r3, [r2, #24]
 8013ec4:	b005      	add	sp, #20
 8013ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013eca:	463c      	mov	r4, r7
 8013ecc:	e7f1      	b.n	8013eb2 <D16_1CH_HTONS_VOL_HP+0xbe>
 8013ece:	bf00      	nop
 8013ed0:	00030001 	.word	0x00030001
 8013ed4:	00010003 	.word	0x00010003
 8013ed8:	200000ec 	.word	0x200000ec

08013edc <D24_1CH_HTONS_VOL_HP>:
 8013edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ee0:	4696      	mov	lr, r2
 8013ee2:	b089      	sub	sp, #36	@ 0x24
 8013ee4:	f8de 7030 	ldr.w	r7, [lr, #48]	@ 0x30
 8013ee8:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 8013eea:	f8de 3018 	ldr.w	r3, [lr, #24]
 8013eee:	9703      	str	r7, [sp, #12]
 8013ef0:	f8de 7020 	ldr.w	r7, [lr, #32]
 8013ef4:	9306      	str	r3, [sp, #24]
 8013ef6:	9205      	str	r2, [sp, #20]
 8013ef8:	e9de 5404 	ldrd	r5, r4, [lr, #16]
 8013efc:	f8de 601c 	ldr.w	r6, [lr, #28]
 8013f00:	9704      	str	r7, [sp, #16]
 8013f02:	e9de 3a02 	ldrd	r3, sl, [lr, #8]
 8013f06:	2a00      	cmp	r2, #0
 8013f08:	f000 8081 	beq.w	801400e <D24_1CH_HTONS_VOL_HP+0x132>
 8013f0c:	f1a1 0b02 	sub.w	fp, r1, #2
 8013f10:	2700      	movs	r7, #0
 8013f12:	46d9      	mov	r9, fp
 8013f14:	f8cd e01c 	str.w	lr, [sp, #28]
 8013f18:	46d3      	mov	fp, sl
 8013f1a:	f8df c100 	ldr.w	ip, [pc, #256]	@ 801401c <D24_1CH_HTONS_VOL_HP+0x140>
 8013f1e:	46a8      	mov	r8, r5
 8013f20:	46ba      	mov	sl, r7
 8013f22:	469e      	mov	lr, r3
 8013f24:	e052      	b.n	8013fcc <D24_1CH_HTONS_VOL_HP+0xf0>
 8013f26:	7842      	ldrb	r2, [r0, #1]
 8013f28:	3002      	adds	r0, #2
 8013f2a:	4413      	add	r3, r2
 8013f2c:	b2d9      	uxtb	r1, r3
 8013f2e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8013f32:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 8013f36:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 8013f3a:	0c1b      	lsrs	r3, r3, #16
 8013f3c:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8013f40:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8013f44:	f85c 6023 	ldr.w	r6, [ip, r3, lsl #2]
 8013f48:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8013f4c:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8013f50:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8013f54:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8013f58:	4a2e      	ldr	r2, [pc, #184]	@ (8014014 <D24_1CH_HTONS_VOL_HP+0x138>)
 8013f5a:	fb23 b102 	smlad	r1, r3, r2, fp
 8013f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8014018 <D24_1CH_HTONS_VOL_HP+0x13c>)
 8013f60:	fb23 eb02 	smlad	fp, r3, r2, lr
 8013f64:	f3c6 0e09 	ubfx	lr, r6, #0, #10
 8013f68:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
 8013f6c:	eb0b 0b4e 	add.w	fp, fp, lr, lsl #1
 8013f70:	2201      	movs	r2, #1
 8013f72:	fb23 f702 	smuad	r7, r3, r2
 8013f76:	f5a1 51d8 	sub.w	r1, r1, #6912	@ 0x1b00
 8013f7a:	eb01 0208 	add.w	r2, r1, r8
 8013f7e:	1b12      	subs	r2, r2, r4
 8013f80:	17d4      	asrs	r4, r2, #31
 8013f82:	4613      	mov	r3, r2
 8013f84:	e9cd 3400 	strd	r3, r4, [sp]
 8013f88:	9c04      	ldr	r4, [sp, #16]
 8013f8a:	9d01      	ldr	r5, [sp, #4]
 8013f8c:	fba2 2304 	umull	r2, r3, r2, r4
 8013f90:	fb04 3305 	mla	r3, r4, r5, r3
 8013f94:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 8013f98:	f143 0500 	adc.w	r5, r3, #0
 8013f9c:	9b03      	ldr	r3, [sp, #12]
 8013f9e:	e9cd 4500 	strd	r4, r5, [sp]
 8013fa2:	03ea      	lsls	r2, r5, #15
 8013fa4:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8013fa8:	2500      	movs	r5, #0
 8013faa:	fbc3 4502 	smlal	r4, r5, r3, r2
 8013fae:	9b01      	ldr	r3, [sp, #4]
 8013fb0:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8013fb4:	10ab      	asrs	r3, r5, #2
 8013fb6:	f303 030f 	ssat	r3, #16, r3
 8013fba:	f829 3f02 	strh.w	r3, [r9, #2]!
 8013fbe:	9b05      	ldr	r3, [sp, #20]
 8013fc0:	f10a 0a01 	add.w	sl, sl, #1
 8013fc4:	459a      	cmp	sl, r3
 8013fc6:	44be      	add	lr, r7
 8013fc8:	460c      	mov	r4, r1
 8013fca:	d00e      	beq.n	8013fea <D24_1CH_HTONS_VOL_HP+0x10e>
 8013fcc:	7801      	ldrb	r1, [r0, #0]
 8013fce:	78c2      	ldrb	r2, [r0, #3]
 8013fd0:	020b      	lsls	r3, r1, #8
 8013fd2:	f01a 0f01 	tst.w	sl, #1
 8013fd6:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8013fda:	d0a4      	beq.n	8013f26 <D24_1CH_HTONS_VOL_HP+0x4a>
 8013fdc:	7885      	ldrb	r5, [r0, #2]
 8013fde:	0212      	lsls	r2, r2, #8
 8013fe0:	eb02 4305 	add.w	r3, r2, r5, lsl #16
 8013fe4:	440b      	add	r3, r1
 8013fe6:	3004      	adds	r0, #4
 8013fe8:	e7a0      	b.n	8013f2c <D24_1CH_HTONS_VOL_HP+0x50>
 8013fea:	4673      	mov	r3, lr
 8013fec:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8013ff0:	46da      	mov	sl, fp
 8013ff2:	4645      	mov	r5, r8
 8013ff4:	e9ce 3a02 	strd	r3, sl, [lr, #8]
 8013ff8:	9b06      	ldr	r3, [sp, #24]
 8013ffa:	f8ce 601c 	str.w	r6, [lr, #28]
 8013ffe:	2000      	movs	r0, #0
 8014000:	e9ce 5104 	strd	r5, r1, [lr, #16]
 8014004:	f8ce 3018 	str.w	r3, [lr, #24]
 8014008:	b009      	add	sp, #36	@ 0x24
 801400a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801400e:	4621      	mov	r1, r4
 8014010:	e7f0      	b.n	8013ff4 <D24_1CH_HTONS_VOL_HP+0x118>
 8014012:	bf00      	nop
 8014014:	00030001 	.word	0x00030001
 8014018:	00060007 	.word	0x00060007
 801401c:	200000ec 	.word	0x200000ec

08014020 <D32_1CH_HTONS_VOL_HP>:
 8014020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014024:	4682      	mov	sl, r0
 8014026:	b087      	sub	sp, #28
 8014028:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 801402a:	6993      	ldr	r3, [r2, #24]
 801402c:	9304      	str	r3, [sp, #16]
 801402e:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 8014032:	69d5      	ldr	r5, [r2, #28]
 8014034:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8014036:	f8d2 9020 	ldr.w	r9, [r2, #32]
 801403a:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 801403e:	2800      	cmp	r0, #0
 8014040:	d070      	beq.n	8014124 <D32_1CH_HTONS_VOL_HP+0x104>
 8014042:	468e      	mov	lr, r1
 8014044:	f8df c0f0 	ldr.w	ip, [pc, #240]	@ 8014138 <D32_1CH_HTONS_VOL_HP+0x118>
 8014048:	9205      	str	r2, [sp, #20]
 801404a:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 801404e:	46d3      	mov	fp, sl
 8014050:	4638      	mov	r0, r7
 8014052:	46ca      	mov	sl, r9
 8014054:	9103      	str	r1, [sp, #12]
 8014056:	4627      	mov	r7, r4
 8014058:	4699      	mov	r9, r3
 801405a:	f85b 1b04 	ldr.w	r1, [fp], #4
 801405e:	ba49      	rev16	r1, r1
 8014060:	b2ca      	uxtb	r2, r1
 8014062:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8014066:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 801406a:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 801406e:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8014072:	0e09      	lsrs	r1, r1, #24
 8014074:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 8014078:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 801407c:	f85c 5021 	ldr.w	r5, [ip, r1, lsl #2]
 8014080:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 8014084:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8014088:	eb05 2594 	add.w	r5, r5, r4, lsr #10
 801408c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8014090:	f3c5 0109 	ubfx	r1, r5, #0, #10
 8014094:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8014098:	f3c4 0409 	ubfx	r4, r4, #0, #10
 801409c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80140a0:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80140a4:	4a20      	ldr	r2, [pc, #128]	@ (8014128 <D32_1CH_HTONS_VOL_HP+0x108>)
 80140a6:	fb23 8802 	smlad	r8, r3, r2, r8
 80140aa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80140ae:	fb24 8102 	smlad	r1, r4, r2, r8
 80140b2:	4a1e      	ldr	r2, [pc, #120]	@ (801412c <D32_1CH_HTONS_VOL_HP+0x10c>)
 80140b4:	fb23 9802 	smlad	r8, r3, r2, r9
 80140b8:	4a1d      	ldr	r2, [pc, #116]	@ (8014130 <D32_1CH_HTONS_VOL_HP+0x110>)
 80140ba:	fb24 8802 	smlad	r8, r4, r2, r8
 80140be:	2201      	movs	r2, #1
 80140c0:	fb23 f302 	smuad	r3, r3, r2
 80140c4:	4a1b      	ldr	r2, [pc, #108]	@ (8014134 <D32_1CH_HTONS_VOL_HP+0x114>)
 80140c6:	fb24 3902 	smlad	r9, r4, r2, r3
 80140ca:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
 80140ce:	19a2      	adds	r2, r4, r6
 80140d0:	1a12      	subs	r2, r2, r0
 80140d2:	17d1      	asrs	r1, r2, #31
 80140d4:	fba2 230a 	umull	r2, r3, r2, sl
 80140d8:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 80140dc:	fb0a 3301 	mla	r3, sl, r1, r3
 80140e0:	f143 0100 	adc.w	r1, r3, #0
 80140e4:	e9cd 0100 	strd	r0, r1, [sp]
 80140e8:	038a      	lsls	r2, r1, #14
 80140ea:	9b01      	ldr	r3, [sp, #4]
 80140ec:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80140f0:	2100      	movs	r1, #0
 80140f2:	fbc7 0102 	smlal	r0, r1, r7, r2
 80140f6:	108a      	asrs	r2, r1, #2
 80140f8:	005e      	lsls	r6, r3, #1
 80140fa:	f302 020f 	ssat	r2, #16, r2
 80140fe:	9b03      	ldr	r3, [sp, #12]
 8014100:	f82e 2b02 	strh.w	r2, [lr], #2
 8014104:	459e      	cmp	lr, r3
 8014106:	4620      	mov	r0, r4
 8014108:	d1a7      	bne.n	801405a <D32_1CH_HTONS_VOL_HP+0x3a>
 801410a:	9a05      	ldr	r2, [sp, #20]
 801410c:	464b      	mov	r3, r9
 801410e:	e9c2 3802 	strd	r3, r8, [r2, #8]
 8014112:	9b04      	ldr	r3, [sp, #16]
 8014114:	61d5      	str	r5, [r2, #28]
 8014116:	2000      	movs	r0, #0
 8014118:	e9c2 6404 	strd	r6, r4, [r2, #16]
 801411c:	6193      	str	r3, [r2, #24]
 801411e:	b007      	add	sp, #28
 8014120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014124:	463c      	mov	r4, r7
 8014126:	e7f2      	b.n	801410e <D32_1CH_HTONS_VOL_HP+0xee>
 8014128:	00060003 	.word	0x00060003
 801412c:	000a000c 	.word	0x000a000c
 8014130:	000c000a 	.word	0x000c000a
 8014134:	00030006 	.word	0x00030006
 8014138:	200000ec 	.word	0x200000ec

0801413c <D48_1CH_HTONS_VOL_HP>:
 801413c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014140:	b087      	sub	sp, #28
 8014142:	6b17      	ldr	r7, [r2, #48]	@ 0x30
 8014144:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8014146:	6993      	ldr	r3, [r2, #24]
 8014148:	9702      	str	r7, [sp, #8]
 801414a:	6a17      	ldr	r7, [r2, #32]
 801414c:	9304      	str	r3, [sp, #16]
 801414e:	e9d2 4904 	ldrd	r4, r9, [r2, #16]
 8014152:	69d6      	ldr	r6, [r2, #28]
 8014154:	9705      	str	r7, [sp, #20]
 8014156:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 801415a:	2d00      	cmp	r5, #0
 801415c:	f000 8093 	beq.w	8014286 <D48_1CH_HTONS_VOL_HP+0x14a>
 8014160:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014164:	46ba      	mov	sl, r7
 8014166:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 801416a:	3902      	subs	r1, #2
 801416c:	4f47      	ldr	r7, [pc, #284]	@ (801428c <D48_1CH_HTONS_VOL_HP+0x150>)
 801416e:	9503      	str	r5, [sp, #12]
 8014170:	9101      	str	r1, [sp, #4]
 8014172:	469e      	mov	lr, r3
 8014174:	9205      	str	r2, [sp, #20]
 8014176:	e9d0 3500 	ldrd	r3, r5, [r0]
 801417a:	3006      	adds	r0, #6
 801417c:	ba5b      	rev16	r3, r3
 801417e:	ba6d      	rev16	r5, r5
 8014180:	b2da      	uxtb	r2, r3
 8014182:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8014186:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 801418a:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 801418e:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8014192:	0e1b      	lsrs	r3, r3, #24
 8014194:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 8014198:	f857 8028 	ldr.w	r8, [r7, r8, lsl #2]
 801419c:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 80141a0:	fa5f fb85 	uxtb.w	fp, r5
 80141a4:	eb01 2192 	add.w	r1, r1, r2, lsr #10
 80141a8:	f3c5 2607 	ubfx	r6, r5, #8, #8
 80141ac:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 80141b0:	f857 502b 	ldr.w	r5, [r7, fp, lsl #2]
 80141b4:	f857 6026 	ldr.w	r6, [r7, r6, lsl #2]
 80141b8:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 80141bc:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80141c0:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 80141c4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80141c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80141cc:	f3c6 0b09 	ubfx	fp, r6, #0, #10
 80141d0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80141d4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80141d8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80141dc:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 80141e0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80141e4:	ea4b 4505 	orr.w	r5, fp, r5, lsl #16
 80141e8:	4b29      	ldr	r3, [pc, #164]	@ (8014290 <D48_1CH_HTONS_VOL_HP+0x154>)
 80141ea:	fb22 c103 	smlad	r1, r2, r3, ip
 80141ee:	4b29      	ldr	r3, [pc, #164]	@ (8014294 <D48_1CH_HTONS_VOL_HP+0x158>)
 80141f0:	fb28 1103 	smlad	r1, r8, r3, r1
 80141f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80141f8:	fb25 1103 	smlad	r1, r5, r3, r1
 80141fc:	4b26      	ldr	r3, [pc, #152]	@ (8014298 <D48_1CH_HTONS_VOL_HP+0x15c>)
 80141fe:	fb22 ec03 	smlad	ip, r2, r3, lr
 8014202:	f04f 131b 	mov.w	r3, #1769499	@ 0x1b001b
 8014206:	fb28 cc03 	smlad	ip, r8, r3, ip
 801420a:	4b24      	ldr	r3, [pc, #144]	@ (801429c <D48_1CH_HTONS_VOL_HP+0x160>)
 801420c:	fb25 cc03 	smlad	ip, r5, r3, ip
 8014210:	f04f 0e01 	mov.w	lr, #1
 8014214:	fb22 f20e 	smuad	r2, r2, lr
 8014218:	4b21      	ldr	r3, [pc, #132]	@ (80142a0 <D48_1CH_HTONS_VOL_HP+0x164>)
 801421a:	fb28 2803 	smlad	r8, r8, r3, r2
 801421e:	4b21      	ldr	r3, [pc, #132]	@ (80142a4 <D48_1CH_HTONS_VOL_HP+0x168>)
 8014220:	fb25 8e03 	smlad	lr, r5, r3, r8
 8014224:	f5a1 4158 	sub.w	r1, r1, #55296	@ 0xd800
 8014228:	190a      	adds	r2, r1, r4
 801422a:	eba2 0209 	sub.w	r2, r2, r9
 801422e:	17d5      	asrs	r5, r2, #31
 8014230:	fba2 230a 	umull	r2, r3, r2, sl
 8014234:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 8014238:	fb0a 3305 	mla	r3, sl, r5, r3
 801423c:	f143 0500 	adc.w	r5, r3, #0
 8014240:	9b02      	ldr	r3, [sp, #8]
 8014242:	032a      	lsls	r2, r5, #12
 8014244:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8014248:	f04f 0900 	mov.w	r9, #0
 801424c:	fbc3 8902 	smlal	r8, r9, r3, r2
 8014250:	9a01      	ldr	r2, [sp, #4]
 8014252:	ea4f 03a9 	mov.w	r3, r9, asr #2
 8014256:	f303 030f 	ssat	r3, #16, r3
 801425a:	f822 3f02 	strh.w	r3, [r2, #2]!
 801425e:	9b03      	ldr	r3, [sp, #12]
 8014260:	9201      	str	r2, [sp, #4]
 8014262:	4283      	cmp	r3, r0
 8014264:	ea4f 0445 	mov.w	r4, r5, lsl #1
 8014268:	4689      	mov	r9, r1
 801426a:	d184      	bne.n	8014176 <D48_1CH_HTONS_VOL_HP+0x3a>
 801426c:	9a05      	ldr	r2, [sp, #20]
 801426e:	4673      	mov	r3, lr
 8014270:	e9c2 3c02 	strd	r3, ip, [r2, #8]
 8014274:	9b04      	ldr	r3, [sp, #16]
 8014276:	61d6      	str	r6, [r2, #28]
 8014278:	2000      	movs	r0, #0
 801427a:	e9c2 4104 	strd	r4, r1, [r2, #16]
 801427e:	6193      	str	r3, [r2, #24]
 8014280:	b007      	add	sp, #28
 8014282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014286:	4649      	mov	r1, r9
 8014288:	e7f2      	b.n	8014270 <D48_1CH_HTONS_VOL_HP+0x134>
 801428a:	bf00      	nop
 801428c:	200000ec 	.word	0x200000ec
 8014290:	000f000a 	.word	0x000f000a
 8014294:	00060003 	.word	0x00060003
 8014298:	00150019 	.word	0x00150019
 801429c:	00190015 	.word	0x00190015
 80142a0:	00030006 	.word	0x00030006
 80142a4:	000a000f 	.word	0x000a000f

080142a8 <D64_1CH_HTONS_VOL_HP>:
 80142a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142ac:	b087      	sub	sp, #28
 80142ae:	6913      	ldr	r3, [r2, #16]
 80142b0:	9300      	str	r3, [sp, #0]
 80142b2:	e9d2 4305 	ldrd	r4, r3, [r2, #20]
 80142b6:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 80142b8:	9601      	str	r6, [sp, #4]
 80142ba:	4681      	mov	r9, r0
 80142bc:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 80142be:	6a16      	ldr	r6, [r2, #32]
 80142c0:	9304      	str	r3, [sp, #16]
 80142c2:	e9d2 5802 	ldrd	r5, r8, [r2, #8]
 80142c6:	69d3      	ldr	r3, [r2, #28]
 80142c8:	9602      	str	r6, [sp, #8]
 80142ca:	2800      	cmp	r0, #0
 80142cc:	f000 809d 	beq.w	801440a <D64_1CH_HTONS_VOL_HP+0x162>
 80142d0:	468e      	mov	lr, r1
 80142d2:	f8df c170 	ldr.w	ip, [pc, #368]	@ 8014444 <D64_1CH_HTONS_VOL_HP+0x19c>
 80142d6:	9205      	str	r2, [sp, #20]
 80142d8:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 80142dc:	9103      	str	r1, [sp, #12]
 80142de:	4622      	mov	r2, r4
 80142e0:	4619      	mov	r1, r3
 80142e2:	f859 3b08 	ldr.w	r3, [r9], #8
 80142e6:	f859 6c04 	ldr.w	r6, [r9, #-4]
 80142ea:	ba5b      	rev16	r3, r3
 80142ec:	ba76      	rev16	r6, r6
 80142ee:	b2dc      	uxtb	r4, r3
 80142f0:	f3c3 2007 	ubfx	r0, r3, #8, #8
 80142f4:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 80142f8:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 80142fc:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8014300:	0e1b      	lsrs	r3, r3, #24
 8014302:	eb01 0b07 	add.w	fp, r1, r7
 8014306:	f85c 7020 	ldr.w	r7, [ip, r0, lsl #2]
 801430a:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 801430e:	b2f1      	uxtb	r1, r6
 8014310:	eb04 249b 	add.w	r4, r4, fp, lsr #10
 8014314:	f3c6 2307 	ubfx	r3, r6, #8, #8
 8014318:	eb07 2a94 	add.w	sl, r7, r4, lsr #10
 801431c:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 8014320:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8014324:	f3c6 4107 	ubfx	r1, r6, #16, #8
 8014328:	eb00 209a 	add.w	r0, r0, sl, lsr #10
 801432c:	0e36      	lsrs	r6, r6, #24
 801432e:	eb07 2790 	add.w	r7, r7, r0, lsr #10
 8014332:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8014336:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 801433a:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 801433e:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 8014342:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 8014346:	f3c4 0409 	ubfx	r4, r4, #0, #10
 801434a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 801434e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8014352:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8014356:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801435a:	ea44 4b0b 	orr.w	fp, r4, fp, lsl #16
 801435e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8014362:	f3c6 0409 	ubfx	r4, r6, #0, #10
 8014366:	f3c7 0709 	ubfx	r7, r7, #0, #10
 801436a:	ea40 4a0a 	orr.w	sl, r0, sl, lsl #16
 801436e:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8014372:	ea44 4001 	orr.w	r0, r4, r1, lsl #16
 8014376:	4b2b      	ldr	r3, [pc, #172]	@ (8014424 <D64_1CH_HTONS_VOL_HP+0x17c>)
 8014378:	0ab1      	lsrs	r1, r6, #10
 801437a:	fb2b 8803 	smlad	r8, fp, r3, r8
 801437e:	4b2a      	ldr	r3, [pc, #168]	@ (8014428 <D64_1CH_HTONS_VOL_HP+0x180>)
 8014380:	fb2a 8803 	smlad	r8, sl, r3, r8
 8014384:	4b29      	ldr	r3, [pc, #164]	@ (801442c <D64_1CH_HTONS_VOL_HP+0x184>)
 8014386:	fb27 8803 	smlad	r8, r7, r3, r8
 801438a:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 801438e:	fb20 8604 	smlad	r6, r0, r4, r8
 8014392:	4b27      	ldr	r3, [pc, #156]	@ (8014430 <D64_1CH_HTONS_VOL_HP+0x188>)
 8014394:	fb2b 5803 	smlad	r8, fp, r3, r5
 8014398:	fb20 8813 	smladx	r8, r0, r3, r8
 801439c:	4b25      	ldr	r3, [pc, #148]	@ (8014434 <D64_1CH_HTONS_VOL_HP+0x18c>)
 801439e:	fb2a 8803 	smlad	r8, sl, r3, r8
 80143a2:	fb27 8813 	smladx	r8, r7, r3, r8
 80143a6:	2401      	movs	r4, #1
 80143a8:	fb2b fb04 	smuad	fp, fp, r4
 80143ac:	4b22      	ldr	r3, [pc, #136]	@ (8014438 <D64_1CH_HTONS_VOL_HP+0x190>)
 80143ae:	fb2a ba03 	smlad	sl, sl, r3, fp
 80143b2:	4b22      	ldr	r3, [pc, #136]	@ (801443c <D64_1CH_HTONS_VOL_HP+0x194>)
 80143b4:	fb27 a703 	smlad	r7, r7, r3, sl
 80143b8:	4b21      	ldr	r3, [pc, #132]	@ (8014440 <D64_1CH_HTONS_VOL_HP+0x198>)
 80143ba:	fb20 7503 	smlad	r5, r0, r3, r7
 80143be:	9b00      	ldr	r3, [sp, #0]
 80143c0:	9802      	ldr	r0, [sp, #8]
 80143c2:	f5a6 3400 	sub.w	r4, r6, #131072	@ 0x20000
 80143c6:	4423      	add	r3, r4
 80143c8:	1a9a      	subs	r2, r3, r2
 80143ca:	17d7      	asrs	r7, r2, #31
 80143cc:	fba2 2300 	umull	r2, r3, r2, r0
 80143d0:	fb00 3307 	mla	r3, r0, r7, r3
 80143d4:	f112 4a00 	adds.w	sl, r2, #2147483648	@ 0x80000000
 80143d8:	f143 0b00 	adc.w	fp, r3, #0
 80143dc:	9b01      	ldr	r3, [sp, #4]
 80143de:	ea4f 22cb 	mov.w	r2, fp, lsl #11
 80143e2:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 80143e6:	2700      	movs	r7, #0
 80143e8:	fbc3 6702 	smlal	r6, r7, r3, r2
 80143ec:	ea4f 034b 	mov.w	r3, fp, lsl #1
 80143f0:	10ba      	asrs	r2, r7, #2
 80143f2:	9300      	str	r3, [sp, #0]
 80143f4:	f302 020f 	ssat	r2, #16, r2
 80143f8:	9b03      	ldr	r3, [sp, #12]
 80143fa:	f82e 2b02 	strh.w	r2, [lr], #2
 80143fe:	459e      	cmp	lr, r3
 8014400:	4622      	mov	r2, r4
 8014402:	f47f af6e 	bne.w	80142e2 <D64_1CH_HTONS_VOL_HP+0x3a>
 8014406:	9a05      	ldr	r2, [sp, #20]
 8014408:	460b      	mov	r3, r1
 801440a:	61d3      	str	r3, [r2, #28]
 801440c:	9b00      	ldr	r3, [sp, #0]
 801440e:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8014412:	9b04      	ldr	r3, [sp, #16]
 8014414:	6193      	str	r3, [r2, #24]
 8014416:	2000      	movs	r0, #0
 8014418:	e9c2 5802 	strd	r5, r8, [r2, #8]
 801441c:	b007      	add	sp, #28
 801441e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014422:	bf00      	nop
 8014424:	001c0015 	.word	0x001c0015
 8014428:	000f000a 	.word	0x000f000a
 801442c:	00060003 	.word	0x00060003
 8014430:	0024002a 	.word	0x0024002a
 8014434:	002e0030 	.word	0x002e0030
 8014438:	00030006 	.word	0x00030006
 801443c:	000a000f 	.word	0x000a000f
 8014440:	0015001c 	.word	0x0015001c
 8014444:	200000ec 	.word	0x200000ec

08014448 <D80_1CH_HTONS_VOL_HP>:
 8014448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801444c:	4615      	mov	r5, r2
 801444e:	b089      	sub	sp, #36	@ 0x24
 8014450:	e9d5 c402 	ldrd	ip, r4, [r5, #8]
 8014454:	692b      	ldr	r3, [r5, #16]
 8014456:	9301      	str	r3, [sp, #4]
 8014458:	e9d5 6305 	ldrd	r6, r3, [r5, #20]
 801445c:	9400      	str	r4, [sp, #0]
 801445e:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 8014460:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014462:	9403      	str	r4, [sp, #12]
 8014464:	6a2c      	ldr	r4, [r5, #32]
 8014466:	9306      	str	r3, [sp, #24]
 8014468:	9404      	str	r4, [sp, #16]
 801446a:	69eb      	ldr	r3, [r5, #28]
 801446c:	2a00      	cmp	r2, #0
 801446e:	f000 80d3 	beq.w	8014618 <D80_1CH_HTONS_VOL_HP+0x1d0>
 8014472:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8014476:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 801447a:	9205      	str	r2, [sp, #20]
 801447c:	4c67      	ldr	r4, [pc, #412]	@ (801461c <D80_1CH_HTONS_VOL_HP+0x1d4>)
 801447e:	9507      	str	r5, [sp, #28]
 8014480:	1e8a      	subs	r2, r1, #2
 8014482:	9202      	str	r2, [sp, #8]
 8014484:	469b      	mov	fp, r3
 8014486:	6807      	ldr	r7, [r0, #0]
 8014488:	6842      	ldr	r2, [r0, #4]
 801448a:	6883      	ldr	r3, [r0, #8]
 801448c:	300a      	adds	r0, #10
 801448e:	ba7f      	rev16	r7, r7
 8014490:	ba52      	rev16	r2, r2
 8014492:	ba5b      	rev16	r3, r3
 8014494:	b2fd      	uxtb	r5, r7
 8014496:	f3c7 2107 	ubfx	r1, r7, #8, #8
 801449a:	f854 e025 	ldr.w	lr, [r4, r5, lsl #2]
 801449e:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 80144a2:	f3c7 4507 	ubfx	r5, r7, #16, #8
 80144a6:	44f3      	add	fp, lr
 80144a8:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 80144ac:	0e3f      	lsrs	r7, r7, #24
 80144ae:	fa5f fe82 	uxtb.w	lr, r2
 80144b2:	eb01 219b 	add.w	r1, r1, fp, lsr #10
 80144b6:	eb05 2a91 	add.w	sl, r5, r1, lsr #10
 80144ba:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 80144be:	f854 902e 	ldr.w	r9, [r4, lr, lsl #2]
 80144c2:	f3c2 2507 	ubfx	r5, r2, #8, #8
 80144c6:	f3c2 4e07 	ubfx	lr, r2, #16, #8
 80144ca:	eb07 279a 	add.w	r7, r7, sl, lsr #10
 80144ce:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 80144d2:	f854 802e 	ldr.w	r8, [r4, lr, lsl #2]
 80144d6:	0e12      	lsrs	r2, r2, #24
 80144d8:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 80144dc:	fa5f fe83 	uxtb.w	lr, r3
 80144e0:	eb05 2599 	add.w	r5, r5, r9, lsr #10
 80144e4:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80144e8:	f854 e02e 	ldr.w	lr, [r4, lr, lsl #2]
 80144ec:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80144f0:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 80144f4:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 80144f8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80144fc:	eb0e 2e92 	add.w	lr, lr, r2, lsr #10
 8014500:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 8014504:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8014508:	f3c1 0109 	ubfx	r1, r1, #0, #10
 801450c:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8014510:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8014514:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8014518:	ea41 410b 	orr.w	r1, r1, fp, lsl #16
 801451c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8014520:	f3c3 0b09 	ubfx	fp, r3, #0, #10
 8014524:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8014528:	f3c8 0809 	ubfx	r8, r8, #0, #10
 801452c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8014530:	ea42 4808 	orr.w	r8, r2, r8, lsl #16
 8014534:	ea4b 4e0e 	orr.w	lr, fp, lr, lsl #16
 8014538:	ea47 470a 	orr.w	r7, r7, sl, lsl #16
 801453c:	ea4f 2b93 	mov.w	fp, r3, lsr #10
 8014540:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 8014544:	4b36      	ldr	r3, [pc, #216]	@ (8014620 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 8014546:	9a00      	ldr	r2, [sp, #0]
 8014548:	fb21 2303 	smlad	r3, r1, r3, r2
 801454c:	4a35      	ldr	r2, [pc, #212]	@ (8014624 <D80_1CH_HTONS_VOL_HP+0x1dc>)
 801454e:	fb27 3302 	smlad	r3, r7, r2, r3
 8014552:	4a35      	ldr	r2, [pc, #212]	@ (8014628 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 8014554:	fb25 3302 	smlad	r3, r5, r2, r3
 8014558:	4a34      	ldr	r2, [pc, #208]	@ (801462c <D80_1CH_HTONS_VOL_HP+0x1e4>)
 801455a:	fb28 3302 	smlad	r3, r8, r2, r3
 801455e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8014562:	fb2e 3302 	smlad	r3, lr, r2, r3
 8014566:	4a32      	ldr	r2, [pc, #200]	@ (8014630 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 8014568:	fb21 cc02 	smlad	ip, r1, r2, ip
 801456c:	4a31      	ldr	r2, [pc, #196]	@ (8014634 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 801456e:	fb27 cc02 	smlad	ip, r7, r2, ip
 8014572:	f04f 194b 	mov.w	r9, #4915275	@ 0x4b004b
 8014576:	fb25 c909 	smlad	r9, r5, r9, ip
 801457a:	4a2f      	ldr	r2, [pc, #188]	@ (8014638 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 801457c:	fb28 9902 	smlad	r9, r8, r2, r9
 8014580:	4a2e      	ldr	r2, [pc, #184]	@ (801463c <D80_1CH_HTONS_VOL_HP+0x1f4>)
 8014582:	fb2e 9202 	smlad	r2, lr, r2, r9
 8014586:	f04f 0a01 	mov.w	sl, #1
 801458a:	9200      	str	r2, [sp, #0]
 801458c:	fb21 fa0a 	smuad	sl, r1, sl
 8014590:	4a2b      	ldr	r2, [pc, #172]	@ (8014640 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 8014592:	fb27 a702 	smlad	r7, r7, r2, sl
 8014596:	4a2b      	ldr	r2, [pc, #172]	@ (8014644 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 8014598:	fb25 7702 	smlad	r7, r5, r2, r7
 801459c:	4a2a      	ldr	r2, [pc, #168]	@ (8014648 <D80_1CH_HTONS_VOL_HP+0x200>)
 801459e:	fb28 7202 	smlad	r2, r8, r2, r7
 80145a2:	4d2a      	ldr	r5, [pc, #168]	@ (801464c <D80_1CH_HTONS_VOL_HP+0x204>)
 80145a4:	fb2e 2c05 	smlad	ip, lr, r5, r2
 80145a8:	f5a3 327a 	sub.w	r2, r3, #256000	@ 0x3e800
 80145ac:	9b01      	ldr	r3, [sp, #4]
 80145ae:	9903      	ldr	r1, [sp, #12]
 80145b0:	4413      	add	r3, r2
 80145b2:	1b9e      	subs	r6, r3, r6
 80145b4:	9b04      	ldr	r3, [sp, #16]
 80145b6:	ea4f 79e6 	mov.w	r9, r6, asr #31
 80145ba:	fba6 5603 	umull	r5, r6, r6, r3
 80145be:	fb03 6309 	mla	r3, r3, r9, r6
 80145c2:	462e      	mov	r6, r5
 80145c4:	f116 4600 	adds.w	r6, r6, #2147483648	@ 0x80000000
 80145c8:	f143 0700 	adc.w	r7, r3, #0
 80145cc:	02bb      	lsls	r3, r7, #10
 80145ce:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 80145d2:	f04f 0900 	mov.w	r9, #0
 80145d6:	fbc1 8903 	smlal	r8, r9, r1, r3
 80145da:	9902      	ldr	r1, [sp, #8]
 80145dc:	007b      	lsls	r3, r7, #1
 80145de:	9301      	str	r3, [sp, #4]
 80145e0:	ea4f 03a9 	mov.w	r3, r9, asr #2
 80145e4:	f303 030f 	ssat	r3, #16, r3
 80145e8:	f821 3f02 	strh.w	r3, [r1, #2]!
 80145ec:	9b05      	ldr	r3, [sp, #20]
 80145ee:	9102      	str	r1, [sp, #8]
 80145f0:	4283      	cmp	r3, r0
 80145f2:	4616      	mov	r6, r2
 80145f4:	f47f af47 	bne.w	8014486 <D80_1CH_HTONS_VOL_HP+0x3e>
 80145f8:	9d07      	ldr	r5, [sp, #28]
 80145fa:	465b      	mov	r3, fp
 80145fc:	61eb      	str	r3, [r5, #28]
 80145fe:	9b01      	ldr	r3, [sp, #4]
 8014600:	9900      	ldr	r1, [sp, #0]
 8014602:	f8c5 c008 	str.w	ip, [r5, #8]
 8014606:	e9c5 3204 	strd	r3, r2, [r5, #16]
 801460a:	9b06      	ldr	r3, [sp, #24]
 801460c:	60e9      	str	r1, [r5, #12]
 801460e:	2000      	movs	r0, #0
 8014610:	61ab      	str	r3, [r5, #24]
 8014612:	b009      	add	sp, #36	@ 0x24
 8014614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014618:	4632      	mov	r2, r6
 801461a:	e7ef      	b.n	80145fc <D80_1CH_HTONS_VOL_HP+0x1b4>
 801461c:	200000ec 	.word	0x200000ec
 8014620:	002d0024 	.word	0x002d0024
 8014624:	001c0015 	.word	0x001c0015
 8014628:	000f000a 	.word	0x000f000a
 801462c:	00060003 	.word	0x00060003
 8014630:	0037003f 	.word	0x0037003f
 8014634:	00450049 	.word	0x00450049
 8014638:	00490045 	.word	0x00490045
 801463c:	003f0037 	.word	0x003f0037
 8014640:	00030006 	.word	0x00030006
 8014644:	000a000f 	.word	0x000a000f
 8014648:	0015001c 	.word	0x0015001c
 801464c:	0024002d 	.word	0x0024002d

08014650 <D128_1CH_HTONS_VOL_HP>:
 8014650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014654:	b093      	sub	sp, #76	@ 0x4c
 8014656:	6914      	ldr	r4, [r2, #16]
 8014658:	9404      	str	r4, [sp, #16]
 801465a:	6954      	ldr	r4, [r2, #20]
 801465c:	9406      	str	r4, [sp, #24]
 801465e:	6994      	ldr	r4, [r2, #24]
 8014660:	9410      	str	r4, [sp, #64]	@ 0x40
 8014662:	6894      	ldr	r4, [r2, #8]
 8014664:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 8014666:	9403      	str	r4, [sp, #12]
 8014668:	68d4      	ldr	r4, [r2, #12]
 801466a:	9211      	str	r2, [sp, #68]	@ 0x44
 801466c:	69d6      	ldr	r6, [r2, #28]
 801466e:	9402      	str	r4, [sp, #8]
 8014670:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8014672:	6a12      	ldr	r2, [r2, #32]
 8014674:	940d      	str	r4, [sp, #52]	@ 0x34
 8014676:	920e      	str	r2, [sp, #56]	@ 0x38
 8014678:	2b00      	cmp	r3, #0
 801467a:	f000 814a 	beq.w	8014912 <D128_1CH_HTONS_VOL_HP+0x2c2>
 801467e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8014682:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014684:	f8df 82c8 	ldr.w	r8, [pc, #712]	@ 8014950 <D128_1CH_HTONS_VOL_HP+0x300>
 8014688:	9107      	str	r1, [sp, #28]
 801468a:	f100 0310 	add.w	r3, r0, #16
 801468e:	469b      	mov	fp, r3
 8014690:	9605      	str	r6, [sp, #20]
 8014692:	e95b 1204 	ldrd	r1, r2, [fp, #-16]
 8014696:	e95b 3002 	ldrd	r3, r0, [fp, #-8]
 801469a:	ba49      	rev16	r1, r1
 801469c:	ba52      	rev16	r2, r2
 801469e:	ba5b      	rev16	r3, r3
 80146a0:	fa90 fa90 	rev16.w	sl, r0
 80146a4:	f3c1 2007 	ubfx	r0, r1, #8, #8
 80146a8:	b2cc      	uxtb	r4, r1
 80146aa:	9e05      	ldr	r6, [sp, #20]
 80146ac:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 80146b0:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 80146b4:	f3c1 4007 	ubfx	r0, r1, #16, #8
 80146b8:	0e09      	lsrs	r1, r1, #24
 80146ba:	4426      	add	r6, r4
 80146bc:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 80146c0:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 80146c4:	b2d0      	uxtb	r0, r2
 80146c6:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 80146ca:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80146ce:	f858 c020 	ldr.w	ip, [r8, r0, lsl #2]
 80146d2:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 80146d6:	eb04 2495 	add.w	r4, r4, r5, lsr #10
 80146da:	f3c2 4007 	ubfx	r0, r2, #16, #8
 80146de:	0e12      	lsrs	r2, r2, #24
 80146e0:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 80146e4:	9401      	str	r4, [sp, #4]
 80146e6:	eb0c 2997 	add.w	r9, ip, r7, lsr #10
 80146ea:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 80146ee:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 80146f2:	9705      	str	r7, [sp, #20]
 80146f4:	b2da      	uxtb	r2, r3
 80146f6:	eb01 2199 	add.w	r1, r1, r9, lsr #10
 80146fa:	eb00 2e91 	add.w	lr, r0, r1, lsr #10
 80146fe:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 8014702:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8014706:	eb00 2c94 	add.w	ip, r0, r4, lsr #10
 801470a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 801470e:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8014712:	0e1b      	lsrs	r3, r3, #24
 8014714:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 8014718:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 801471c:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 8014720:	fa5f f38a 	uxtb.w	r3, sl
 8014724:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8014728:	960a      	str	r6, [sp, #40]	@ 0x28
 801472a:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 801472e:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 8014732:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8014736:	f3ca 2307 	ubfx	r3, sl, #8, #8
 801473a:	950b      	str	r5, [sp, #44]	@ 0x2c
 801473c:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8014740:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8014744:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8014748:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 801474c:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 8014750:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8014754:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8014758:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 801475c:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 8014760:	9308      	str	r3, [sp, #32]
 8014762:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8014766:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 801476a:	920c      	str	r2, [sp, #48]	@ 0x30
 801476c:	9b01      	ldr	r3, [sp, #4]
 801476e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014770:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8014774:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8014778:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 801477c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8014780:	9b05      	ldr	r3, [sp, #20]
 8014782:	f8cd 9014 	str.w	r9, [sp, #20]
 8014786:	4691      	mov	r9, r2
 8014788:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801478a:	f8cd a004 	str.w	sl, [sp, #4]
 801478e:	ea49 4902 	orr.w	r9, r9, r2, lsl #16
 8014792:	9a01      	ldr	r2, [sp, #4]
 8014794:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8014798:	ea4a 4a02 	orr.w	sl, sl, r2, lsl #16
 801479c:	9b08      	ldr	r3, [sp, #32]
 801479e:	9a05      	ldr	r2, [sp, #20]
 80147a0:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80147a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80147a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80147aa:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80147ae:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80147b2:	9201      	str	r2, [sp, #4]
 80147b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80147b6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80147ba:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80147be:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80147c2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80147c6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80147ca:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80147ce:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80147d2:	f3c2 0709 	ubfx	r7, r2, #0, #10
 80147d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80147da:	0a92      	lsrs	r2, r2, #10
 80147dc:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
 80147e0:	9205      	str	r2, [sp, #20]
 80147e2:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80147e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80147ea:	4d4b      	ldr	r5, [pc, #300]	@ (8014918 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 80147ec:	9a02      	ldr	r2, [sp, #8]
 80147ee:	fb29 2505 	smlad	r5, r9, r5, r2
 80147f2:	4a4a      	ldr	r2, [pc, #296]	@ (801491c <D128_1CH_HTONS_VOL_HP+0x2cc>)
 80147f4:	fb2a 5502 	smlad	r5, sl, r2, r5
 80147f8:	4a49      	ldr	r2, [pc, #292]	@ (8014920 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 80147fa:	fb21 5502 	smlad	r5, r1, r2, r5
 80147fe:	4a49      	ldr	r2, [pc, #292]	@ (8014924 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 8014800:	fb24 5502 	smlad	r5, r4, r2, r5
 8014804:	4a48      	ldr	r2, [pc, #288]	@ (8014928 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 8014806:	9e01      	ldr	r6, [sp, #4]
 8014808:	fb26 5502 	smlad	r5, r6, r2, r5
 801480c:	4a47      	ldr	r2, [pc, #284]	@ (801492c <D128_1CH_HTONS_VOL_HP+0x2dc>)
 801480e:	fb20 5502 	smlad	r5, r0, r2, r5
 8014812:	4a47      	ldr	r2, [pc, #284]	@ (8014930 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 8014814:	fb23 5502 	smlad	r5, r3, r2, r5
 8014818:	f44f 3c80 	mov.w	ip, #65536	@ 0x10000
 801481c:	fb27 520c 	smlad	r2, r7, ip, r5
 8014820:	4616      	mov	r6, r2
 8014822:	9d03      	ldr	r5, [sp, #12]
 8014824:	4a43      	ldr	r2, [pc, #268]	@ (8014934 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 8014826:	fb29 5c02 	smlad	ip, r9, r2, r5
 801482a:	4a43      	ldr	r2, [pc, #268]	@ (8014938 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 801482c:	fb2a ce02 	smlad	lr, sl, r2, ip
 8014830:	f8df c120 	ldr.w	ip, [pc, #288]	@ 8014954 <D128_1CH_HTONS_VOL_HP+0x304>
 8014834:	fb21 ec0c 	smlad	ip, r1, ip, lr
 8014838:	f8df e11c 	ldr.w	lr, [pc, #284]	@ 8014958 <D128_1CH_HTONS_VOL_HP+0x308>
 801483c:	fb24 cc0e 	smlad	ip, r4, lr, ip
 8014840:	f8df e118 	ldr.w	lr, [pc, #280]	@ 801495c <D128_1CH_HTONS_VOL_HP+0x30c>
 8014844:	9d01      	ldr	r5, [sp, #4]
 8014846:	fb25 ce0e 	smlad	lr, r5, lr, ip
 801484a:	f8df c114 	ldr.w	ip, [pc, #276]	@ 8014960 <D128_1CH_HTONS_VOL_HP+0x310>
 801484e:	fb20 ee0c 	smlad	lr, r0, ip, lr
 8014852:	f8df c110 	ldr.w	ip, [pc, #272]	@ 8014964 <D128_1CH_HTONS_VOL_HP+0x314>
 8014856:	fb23 ec0c 	smlad	ip, r3, ip, lr
 801485a:	f8df e10c 	ldr.w	lr, [pc, #268]	@ 8014968 <D128_1CH_HTONS_VOL_HP+0x318>
 801485e:	fb27 c20e 	smlad	r2, r7, lr, ip
 8014862:	f04f 0c01 	mov.w	ip, #1
 8014866:	9202      	str	r2, [sp, #8]
 8014868:	fb29 fc0c 	smuad	ip, r9, ip
 801486c:	f8df 90fc 	ldr.w	r9, [pc, #252]	@ 801496c <D128_1CH_HTONS_VOL_HP+0x31c>
 8014870:	fb2a ca09 	smlad	sl, sl, r9, ip
 8014874:	f8df 90f8 	ldr.w	r9, [pc, #248]	@ 8014970 <D128_1CH_HTONS_VOL_HP+0x320>
 8014878:	fb21 a909 	smlad	r9, r1, r9, sl
 801487c:	492f      	ldr	r1, [pc, #188]	@ (801493c <D128_1CH_HTONS_VOL_HP+0x2ec>)
 801487e:	fb24 9901 	smlad	r9, r4, r1, r9
 8014882:	492f      	ldr	r1, [pc, #188]	@ (8014940 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 8014884:	fb25 9901 	smlad	r9, r5, r1, r9
 8014888:	492e      	ldr	r1, [pc, #184]	@ (8014944 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 801488a:	fb20 9901 	smlad	r9, r0, r1, r9
 801488e:	492e      	ldr	r1, [pc, #184]	@ (8014948 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 8014890:	fb23 9301 	smlad	r3, r3, r1, r9
 8014894:	482d      	ldr	r0, [pc, #180]	@ (801494c <D128_1CH_HTONS_VOL_HP+0x2fc>)
 8014896:	fb27 3300 	smlad	r3, r7, r0, r3
 801489a:	9303      	str	r3, [sp, #12]
 801489c:	9b04      	ldr	r3, [sp, #16]
 801489e:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 80148a0:	f5a6 1580 	sub.w	r5, r6, #1048576	@ 0x100000
 80148a4:	442b      	add	r3, r5
 80148a6:	461a      	mov	r2, r3
 80148a8:	9b06      	ldr	r3, [sp, #24]
 80148aa:	9506      	str	r5, [sp, #24]
 80148ac:	1ad2      	subs	r2, r2, r3
 80148ae:	17d1      	asrs	r1, r2, #31
 80148b0:	fba2 2304 	umull	r2, r3, r2, r4
 80148b4:	fb04 3301 	mla	r3, r4, r1, r3
 80148b8:	f112 4900 	adds.w	r9, r2, #2147483648	@ 0x80000000
 80148bc:	f143 0a00 	adc.w	sl, r3, #0
 80148c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80148c2:	ea4f 220a 	mov.w	r2, sl, lsl #8
 80148c6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80148ca:	2100      	movs	r1, #0
 80148cc:	fbc3 0102 	smlal	r0, r1, r3, r2
 80148d0:	9b07      	ldr	r3, [sp, #28]
 80148d2:	108a      	asrs	r2, r1, #2
 80148d4:	f302 020f 	ssat	r2, #16, r2
 80148d8:	f823 2b02 	strh.w	r2, [r3], #2
 80148dc:	ea4f 024a 	mov.w	r2, sl, lsl #1
 80148e0:	9204      	str	r2, [sp, #16]
 80148e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80148e4:	9307      	str	r3, [sp, #28]
 80148e6:	4293      	cmp	r3, r2
 80148e8:	f10b 0b10 	add.w	fp, fp, #16
 80148ec:	f47f aed1 	bne.w	8014692 <D128_1CH_HTONS_VOL_HP+0x42>
 80148f0:	9e05      	ldr	r6, [sp, #20]
 80148f2:	4629      	mov	r1, r5
 80148f4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80148f6:	9803      	ldr	r0, [sp, #12]
 80148f8:	6098      	str	r0, [r3, #8]
 80148fa:	9802      	ldr	r0, [sp, #8]
 80148fc:	60d8      	str	r0, [r3, #12]
 80148fe:	9804      	ldr	r0, [sp, #16]
 8014900:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8014902:	61de      	str	r6, [r3, #28]
 8014904:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8014908:	2000      	movs	r0, #0
 801490a:	619a      	str	r2, [r3, #24]
 801490c:	b013      	add	sp, #76	@ 0x4c
 801490e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014912:	9906      	ldr	r1, [sp, #24]
 8014914:	e7ee      	b.n	80148f4 <D128_1CH_HTONS_VOL_HP+0x2a4>
 8014916:	bf00      	nop
 8014918:	00780069 	.word	0x00780069
 801491c:	005b004e 	.word	0x005b004e
 8014920:	00420037 	.word	0x00420037
 8014924:	002d0024 	.word	0x002d0024
 8014928:	001c0015 	.word	0x001c0015
 801492c:	000f000a 	.word	0x000f000a
 8014930:	00060003 	.word	0x00060003
 8014934:	00880096 	.word	0x00880096
 8014938:	00a200ac 	.word	0x00a200ac
 801493c:	0015001c 	.word	0x0015001c
 8014940:	0024002d 	.word	0x0024002d
 8014944:	00370042 	.word	0x00370042
 8014948:	004e005b 	.word	0x004e005b
 801494c:	00690078 	.word	0x00690078
 8014950:	200000ec 	.word	0x200000ec
 8014954:	00b400ba 	.word	0x00b400ba
 8014958:	00be00c0 	.word	0x00be00c0
 801495c:	00c000be 	.word	0x00c000be
 8014960:	00ba00b4 	.word	0x00ba00b4
 8014964:	00ac00a2 	.word	0x00ac00a2
 8014968:	00960088 	.word	0x00960088
 801496c:	00030006 	.word	0x00030006
 8014970:	000a000f 	.word	0x000a000f

08014974 <PDM_Filter_Init>:
 8014974:	4a59      	ldr	r2, [pc, #356]	@ (8014adc <PDM_Filter_Init+0x168>)
 8014976:	495a      	ldr	r1, [pc, #360]	@ (8014ae0 <PDM_Filter_Init+0x16c>)
 8014978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801497a:	6813      	ldr	r3, [r2, #0]
 801497c:	f023 0301 	bic.w	r3, r3, #1
 8014980:	6013      	str	r3, [r2, #0]
 8014982:	680b      	ldr	r3, [r1, #0]
 8014984:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8014988:	4013      	ands	r3, r2
 801498a:	f24c 2540 	movw	r5, #49728	@ 0xc240
 801498e:	42ab      	cmp	r3, r5
 8014990:	4604      	mov	r4, r0
 8014992:	d044      	beq.n	8014a1e <PDM_Filter_Init+0xaa>
 8014994:	680b      	ldr	r3, [r1, #0]
 8014996:	f24c 2170 	movw	r1, #49776	@ 0xc270
 801499a:	401a      	ands	r2, r3
 801499c:	428a      	cmp	r2, r1
 801499e:	d03e      	beq.n	8014a1e <PDM_Filter_Init+0xaa>
 80149a0:	4b50      	ldr	r3, [pc, #320]	@ (8014ae4 <PDM_Filter_Init+0x170>)
 80149a2:	2201      	movs	r2, #1
 80149a4:	601a      	str	r2, [r3, #0]
 80149a6:	6819      	ldr	r1, [r3, #0]
 80149a8:	2900      	cmp	r1, #0
 80149aa:	d1fc      	bne.n	80149a6 <PDM_Filter_Init+0x32>
 80149ac:	4b4e      	ldr	r3, [pc, #312]	@ (8014ae8 <PDM_Filter_Init+0x174>)
 80149ae:	4a4f      	ldr	r2, [pc, #316]	@ (8014aec <PDM_Filter_Init+0x178>)
 80149b0:	601a      	str	r2, [r3, #0]
 80149b2:	681a      	ldr	r2, [r3, #0]
 80149b4:	4b4e      	ldr	r3, [pc, #312]	@ (8014af0 <PDM_Filter_Init+0x17c>)
 80149b6:	429a      	cmp	r2, r3
 80149b8:	f104 000c 	add.w	r0, r4, #12
 80149bc:	f04f 0240 	mov.w	r2, #64	@ 0x40
 80149c0:	d047      	beq.n	8014a52 <PDM_Filter_Init+0xde>
 80149c2:	f000 fa85 	bl	8014ed0 <memset>
 80149c6:	2300      	movs	r3, #0
 80149c8:	6463      	str	r3, [r4, #68]	@ 0x44
 80149ca:	8820      	ldrh	r0, [r4, #0]
 80149cc:	8963      	ldrh	r3, [r4, #10]
 80149ce:	8922      	ldrh	r2, [r4, #8]
 80149d0:	86a3      	strh	r3, [r4, #52]	@ 0x34
 80149d2:	2801      	cmp	r0, #1
 80149d4:	f04f 0300 	mov.w	r3, #0
 80149d8:	61a3      	str	r3, [r4, #24]
 80149da:	e9c4 3304 	strd	r3, r3, [r4, #16]
 80149de:	60e3      	str	r3, [r4, #12]
 80149e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80149e2:	e9c4 3307 	strd	r3, r3, [r4, #28]
 80149e6:	6423      	str	r3, [r4, #64]	@ 0x40
 80149e8:	86e2      	strh	r2, [r4, #54]	@ 0x36
 80149ea:	d93a      	bls.n	8014a62 <PDM_Filter_Init+0xee>
 80149ec:	2003      	movs	r0, #3
 80149ee:	2302      	movs	r3, #2
 80149f0:	8862      	ldrh	r2, [r4, #2]
 80149f2:	2a01      	cmp	r2, #1
 80149f4:	d932      	bls.n	8014a5c <PDM_Filter_Init+0xe8>
 80149f6:	2140      	movs	r1, #64	@ 0x40
 80149f8:	2300      	movs	r3, #0
 80149fa:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80149fc:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8014a00:	6862      	ldr	r2, [r4, #4]
 8014a02:	bf04      	itt	eq
 8014a04:	6421      	streq	r1, [r4, #64]	@ 0x40
 8014a06:	460b      	moveq	r3, r1
 8014a08:	b11a      	cbz	r2, 8014a12 <PDM_Filter_Init+0x9e>
 8014a0a:	f043 0310 	orr.w	r3, r3, #16
 8014a0e:	6423      	str	r3, [r4, #64]	@ 0x40
 8014a10:	62e2      	str	r2, [r4, #44]	@ 0x2c
 8014a12:	2200      	movs	r2, #0
 8014a14:	8722      	strh	r2, [r4, #56]	@ 0x38
 8014a16:	b908      	cbnz	r0, 8014a1c <PDM_Filter_Init+0xa8>
 8014a18:	3380      	adds	r3, #128	@ 0x80
 8014a1a:	6423      	str	r3, [r4, #64]	@ 0x40
 8014a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014a1e:	4b35      	ldr	r3, [pc, #212]	@ (8014af4 <PDM_Filter_Init+0x180>)
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	2b00      	cmp	r3, #0
 8014a24:	d1bc      	bne.n	80149a0 <PDM_Filter_Init+0x2c>
 8014a26:	4a34      	ldr	r2, [pc, #208]	@ (8014af8 <PDM_Filter_Init+0x184>)
 8014a28:	6813      	ldr	r3, [r2, #0]
 8014a2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014a2e:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 8014a32:	d006      	beq.n	8014a42 <PDM_Filter_Init+0xce>
 8014a34:	6813      	ldr	r3, [r2, #0]
 8014a36:	f240 4283 	movw	r2, #1155	@ 0x483
 8014a3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014a3e:	4293      	cmp	r3, r2
 8014a40:	d1ae      	bne.n	80149a0 <PDM_Filter_Init+0x2c>
 8014a42:	4b2e      	ldr	r3, [pc, #184]	@ (8014afc <PDM_Filter_Init+0x188>)
 8014a44:	2201      	movs	r2, #1
 8014a46:	601a      	str	r2, [r3, #0]
 8014a48:	6819      	ldr	r1, [r3, #0]
 8014a4a:	2900      	cmp	r1, #0
 8014a4c:	d1fc      	bne.n	8014a48 <PDM_Filter_Init+0xd4>
 8014a4e:	4b2c      	ldr	r3, [pc, #176]	@ (8014b00 <PDM_Filter_Init+0x18c>)
 8014a50:	e7ad      	b.n	80149ae <PDM_Filter_Init+0x3a>
 8014a52:	f000 fa3d 	bl	8014ed0 <memset>
 8014a56:	4b26      	ldr	r3, [pc, #152]	@ (8014af0 <PDM_Filter_Init+0x17c>)
 8014a58:	6463      	str	r3, [r4, #68]	@ 0x44
 8014a5a:	e7b6      	b.n	80149ca <PDM_Filter_Init+0x56>
 8014a5c:	d038      	beq.n	8014ad0 <PDM_Filter_Init+0x15c>
 8014a5e:	4618      	mov	r0, r3
 8014a60:	e7c9      	b.n	80149f6 <PDM_Filter_Init+0x82>
 8014a62:	4d28      	ldr	r5, [pc, #160]	@ (8014b04 <PDM_Filter_Init+0x190>)
 8014a64:	782a      	ldrb	r2, [r5, #0]
 8014a66:	d01a      	beq.n	8014a9e <PDM_Filter_Init+0x12a>
 8014a68:	2a01      	cmp	r2, #1
 8014a6a:	d001      	beq.n	8014a70 <PDM_Filter_Init+0xfc>
 8014a6c:	2001      	movs	r0, #1
 8014a6e:	e7bf      	b.n	80149f0 <PDM_Filter_Init+0x7c>
 8014a70:	4925      	ldr	r1, [pc, #148]	@ (8014b08 <PDM_Filter_Init+0x194>)
 8014a72:	f8df c09c 	ldr.w	ip, [pc, #156]	@ 8014b10 <PDM_Filter_Init+0x19c>
 8014a76:	4f25      	ldr	r7, [pc, #148]	@ (8014b0c <PDM_Filter_Init+0x198>)
 8014a78:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 8014a7c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8014a80:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 8014a84:	ea02 0007 	and.w	r0, r2, r7
 8014a88:	4303      	orrs	r3, r0
 8014a8a:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8014a8e:	4413      	add	r3, r2
 8014a90:	428e      	cmp	r6, r1
 8014a92:	600b      	str	r3, [r1, #0]
 8014a94:	d1f2      	bne.n	8014a7c <PDM_Filter_Init+0x108>
 8014a96:	2300      	movs	r3, #0
 8014a98:	702b      	strb	r3, [r5, #0]
 8014a9a:	2001      	movs	r0, #1
 8014a9c:	e7a8      	b.n	80149f0 <PDM_Filter_Init+0x7c>
 8014a9e:	2a00      	cmp	r2, #0
 8014aa0:	d1a6      	bne.n	80149f0 <PDM_Filter_Init+0x7c>
 8014aa2:	4919      	ldr	r1, [pc, #100]	@ (8014b08 <PDM_Filter_Init+0x194>)
 8014aa4:	f8df c068 	ldr.w	ip, [pc, #104]	@ 8014b10 <PDM_Filter_Init+0x19c>
 8014aa8:	4f18      	ldr	r7, [pc, #96]	@ (8014b0c <PDM_Filter_Init+0x198>)
 8014aaa:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 8014aae:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8014ab2:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 8014ab6:	ea02 0007 	and.w	r0, r2, r7
 8014aba:	4303      	orrs	r3, r0
 8014abc:	f3c2 5209 	ubfx	r2, r2, #20, #10
 8014ac0:	4413      	add	r3, r2
 8014ac2:	428e      	cmp	r6, r1
 8014ac4:	600b      	str	r3, [r1, #0]
 8014ac6:	d1f2      	bne.n	8014aae <PDM_Filter_Init+0x13a>
 8014ac8:	2001      	movs	r0, #1
 8014aca:	7028      	strb	r0, [r5, #0]
 8014acc:	2300      	movs	r3, #0
 8014ace:	e78f      	b.n	80149f0 <PDM_Filter_Init+0x7c>
 8014ad0:	2220      	movs	r2, #32
 8014ad2:	4618      	mov	r0, r3
 8014ad4:	6422      	str	r2, [r4, #64]	@ 0x40
 8014ad6:	4613      	mov	r3, r2
 8014ad8:	2160      	movs	r1, #96	@ 0x60
 8014ada:	e78e      	b.n	80149fa <PDM_Filter_Init+0x86>
 8014adc:	e0002000 	.word	0xe0002000
 8014ae0:	e000ed00 	.word	0xe000ed00
 8014ae4:	40023008 	.word	0x40023008
 8014ae8:	40023000 	.word	0x40023000
 8014aec:	f407a5c2 	.word	0xf407a5c2
 8014af0:	b5e8b5cd 	.word	0xb5e8b5cd
 8014af4:	e0042000 	.word	0xe0042000
 8014af8:	5c001000 	.word	0x5c001000
 8014afc:	58024c08 	.word	0x58024c08
 8014b00:	58024c00 	.word	0x58024c00
 8014b04:	20004ce4 	.word	0x20004ce4
 8014b08:	200000e8 	.word	0x200000e8
 8014b0c:	000ffc00 	.word	0x000ffc00
 8014b10:	3ff00000 	.word	0x3ff00000

08014b14 <PDM_Filter_setConfig>:
 8014b14:	4b6d      	ldr	r3, [pc, #436]	@ (8014ccc <PDM_Filter_setConfig+0x1b8>)
 8014b16:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8014b18:	429a      	cmp	r2, r3
 8014b1a:	d12f      	bne.n	8014b7c <PDM_Filter_setConfig+0x68>
 8014b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014b1e:	880e      	ldrh	r6, [r1, #0]
 8014b20:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8014b22:	f9b1 7004 	ldrsh.w	r7, [r1, #4]
 8014b26:	ed2d 8b02 	vpush	{d8}
 8014b2a:	4604      	mov	r4, r0
 8014b2c:	1e72      	subs	r2, r6, #1
 8014b2e:	460d      	mov	r5, r1
 8014b30:	2a06      	cmp	r2, #6
 8014b32:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8014b36:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	@ 0x38
 8014b3a:	6421      	str	r1, [r4, #64]	@ 0x40
 8014b3c:	b083      	sub	sp, #12
 8014b3e:	d904      	bls.n	8014b4a <PDM_Filter_setConfig+0x36>
 8014b40:	42b8      	cmp	r0, r7
 8014b42:	f000 80bb 	beq.w	8014cbc <PDM_Filter_setConfig+0x1a8>
 8014b46:	2008      	movs	r0, #8
 8014b48:	e01d      	b.n	8014b86 <PDM_Filter_setConfig+0x72>
 8014b4a:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 8014b4c:	42b2      	cmp	r2, r6
 8014b4e:	d070      	beq.n	8014c32 <PDM_Filter_setConfig+0x11e>
 8014b50:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 8014b54:	f023 0301 	bic.w	r3, r3, #1
 8014b58:	4333      	orrs	r3, r6
 8014b5a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8014b5e:	6423      	str	r3, [r4, #64]	@ 0x40
 8014b60:	2a70      	cmp	r2, #112	@ 0x70
 8014b62:	f003 030f 	and.w	r3, r3, #15
 8014b66:	f103 33ff 	add.w	r3, r3, #4294967295
 8014b6a:	d067      	beq.n	8014c3c <PDM_Filter_setConfig+0x128>
 8014b6c:	2b06      	cmp	r3, #6
 8014b6e:	d809      	bhi.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014b70:	e8df f003 	tbb	[pc, r3]
 8014b74:	89868380 	.word	0x89868380
 8014b78:	8f8c      	.short	0x8f8c
 8014b7a:	7d          	.byte	0x7d
 8014b7b:	00          	.byte	0x00
 8014b7c:	2004      	movs	r0, #4
 8014b7e:	4770      	bx	lr
 8014b80:	4b53      	ldr	r3, [pc, #332]	@ (8014cd0 <PDM_Filter_setConfig+0x1bc>)
 8014b82:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014b84:	2000      	movs	r0, #0
 8014b86:	f117 0f0c 	cmn.w	r7, #12
 8014b8a:	da0a      	bge.n	8014ba2 <PDM_Filter_setConfig+0x8e>
 8014b8c:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 8014b90:	3040      	adds	r0, #64	@ 0x40
 8014b92:	80ab      	strh	r3, [r5, #4]
 8014b94:	886b      	ldrh	r3, [r5, #2]
 8014b96:	8663      	strh	r3, [r4, #50]	@ 0x32
 8014b98:	8626      	strh	r6, [r4, #48]	@ 0x30
 8014b9a:	b003      	add	sp, #12
 8014b9c:	ecbd 8b02 	vpop	{d8}
 8014ba0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ba2:	2f33      	cmp	r7, #51	@ 0x33
 8014ba4:	dc41      	bgt.n	8014c2a <PDM_Filter_setConfig+0x116>
 8014ba6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014ba8:	f003 030f 	and.w	r3, r3, #15
 8014bac:	3b01      	subs	r3, #1
 8014bae:	2b06      	cmp	r3, #6
 8014bb0:	d858      	bhi.n	8014c64 <PDM_Filter_setConfig+0x150>
 8014bb2:	4948      	ldr	r1, [pc, #288]	@ (8014cd4 <PDM_Filter_setConfig+0x1c0>)
 8014bb4:	4a48      	ldr	r2, [pc, #288]	@ (8014cd8 <PDM_Filter_setConfig+0x1c4>)
 8014bb6:	eddf 0a49 	vldr	s1, [pc, #292]	@ 8014cdc <PDM_Filter_setConfig+0x1c8>
 8014bba:	9001      	str	r0, [sp, #4]
 8014bbc:	009b      	lsls	r3, r3, #2
 8014bbe:	4419      	add	r1, r3
 8014bc0:	edd1 7a00 	vldr	s15, [r1]
 8014bc4:	4413      	add	r3, r2
 8014bc6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8014bca:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8014bce:	ed93 8a00 	vldr	s16, [r3]
 8014bd2:	f000 fa19 	bl	8015008 <powf>
 8014bd6:	9801      	ldr	r0, [sp, #4]
 8014bd8:	eef0 8a40 	vmov.f32	s17, s0
 8014bdc:	ee07 7a10 	vmov	s14, r7
 8014be0:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8014ce0 <PDM_Filter_setConfig+0x1cc>
 8014be4:	9001      	str	r0, [sp, #4]
 8014be6:	eef8 0ac7 	vcvt.f32.s32	s1, s14
 8014bea:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8014bee:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8014bf2:	f000 fa09 	bl	8015008 <powf>
 8014bf6:	ee28 8a28 	vmul.f32	s16, s16, s17
 8014bfa:	ee28 0a00 	vmul.f32	s0, s16, s0
 8014bfe:	f000 fa65 	bl	80150cc <roundf>
 8014c02:	9801      	ldr	r0, [sp, #4]
 8014c04:	886b      	ldrh	r3, [r5, #2]
 8014c06:	8663      	strh	r3, [r4, #50]	@ 0x32
 8014c08:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8014c0c:	8727      	strh	r7, [r4, #56]	@ 0x38
 8014c0e:	8626      	strh	r6, [r4, #48]	@ 0x30
 8014c10:	ed84 0a0f 	vstr	s0, [r4, #60]	@ 0x3c
 8014c14:	2800      	cmp	r0, #0
 8014c16:	d1c0      	bne.n	8014b9a <PDM_Filter_setConfig+0x86>
 8014c18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014c1a:	2000      	movs	r0, #0
 8014c1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014c20:	6423      	str	r3, [r4, #64]	@ 0x40
 8014c22:	b003      	add	sp, #12
 8014c24:	ecbd 8b02 	vpop	{d8}
 8014c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014c2a:	2333      	movs	r3, #51	@ 0x33
 8014c2c:	3040      	adds	r0, #64	@ 0x40
 8014c2e:	80ab      	strh	r3, [r5, #4]
 8014c30:	e7b0      	b.n	8014b94 <PDM_Filter_setConfig+0x80>
 8014c32:	42b8      	cmp	r0, r7
 8014c34:	d1a6      	bne.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014c36:	886b      	ldrh	r3, [r5, #2]
 8014c38:	8663      	strh	r3, [r4, #50]	@ 0x32
 8014c3a:	e7ed      	b.n	8014c18 <PDM_Filter_setConfig+0x104>
 8014c3c:	2b06      	cmp	r3, #6
 8014c3e:	d8a1      	bhi.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014c40:	a201      	add	r2, pc, #4	@ (adr r2, 8014c48 <PDM_Filter_setConfig+0x134>)
 8014c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c46:	bf00      	nop
 8014c48:	08014cb7 	.word	0x08014cb7
 8014c4c:	08014cb1 	.word	0x08014cb1
 8014c50:	08014ca5 	.word	0x08014ca5
 8014c54:	08014c9f 	.word	0x08014c9f
 8014c58:	08014b81 	.word	0x08014b81
 8014c5c:	08014c99 	.word	0x08014c99
 8014c60:	08014cab 	.word	0x08014cab
 8014c64:	eddf 8a1f 	vldr	s17, [pc, #124]	@ 8014ce4 <PDM_Filter_setConfig+0x1d0>
 8014c68:	ed9f 8a1f 	vldr	s16, [pc, #124]	@ 8014ce8 <PDM_Filter_setConfig+0x1d4>
 8014c6c:	e7b6      	b.n	8014bdc <PDM_Filter_setConfig+0xc8>
 8014c6e:	4b1f      	ldr	r3, [pc, #124]	@ (8014cec <PDM_Filter_setConfig+0x1d8>)
 8014c70:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014c72:	e787      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014c74:	4b1e      	ldr	r3, [pc, #120]	@ (8014cf0 <PDM_Filter_setConfig+0x1dc>)
 8014c76:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014c78:	e784      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014c7a:	4b1e      	ldr	r3, [pc, #120]	@ (8014cf4 <PDM_Filter_setConfig+0x1e0>)
 8014c7c:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014c7e:	e781      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014c80:	4b1d      	ldr	r3, [pc, #116]	@ (8014cf8 <PDM_Filter_setConfig+0x1e4>)
 8014c82:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014c84:	e77e      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014c86:	4b1d      	ldr	r3, [pc, #116]	@ (8014cfc <PDM_Filter_setConfig+0x1e8>)
 8014c88:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014c8a:	e77b      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8014d00 <PDM_Filter_setConfig+0x1ec>)
 8014c8e:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014c90:	e778      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014c92:	4b1c      	ldr	r3, [pc, #112]	@ (8014d04 <PDM_Filter_setConfig+0x1f0>)
 8014c94:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014c96:	e775      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014c98:	4b1b      	ldr	r3, [pc, #108]	@ (8014d08 <PDM_Filter_setConfig+0x1f4>)
 8014c9a:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014c9c:	e772      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8014d0c <PDM_Filter_setConfig+0x1f8>)
 8014ca0:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014ca2:	e76f      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8014d10 <PDM_Filter_setConfig+0x1fc>)
 8014ca6:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014ca8:	e76c      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014caa:	4b1a      	ldr	r3, [pc, #104]	@ (8014d14 <PDM_Filter_setConfig+0x200>)
 8014cac:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014cae:	e769      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014cb0:	4b19      	ldr	r3, [pc, #100]	@ (8014d18 <PDM_Filter_setConfig+0x204>)
 8014cb2:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014cb4:	e766      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014cb6:	4b19      	ldr	r3, [pc, #100]	@ (8014d1c <PDM_Filter_setConfig+0x208>)
 8014cb8:	64a3      	str	r3, [r4, #72]	@ 0x48
 8014cba:	e763      	b.n	8014b84 <PDM_Filter_setConfig+0x70>
 8014cbc:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8014cbe:	42b3      	cmp	r3, r6
 8014cc0:	f47f af41 	bne.w	8014b46 <PDM_Filter_setConfig+0x32>
 8014cc4:	886b      	ldrh	r3, [r5, #2]
 8014cc6:	8663      	strh	r3, [r4, #50]	@ 0x32
 8014cc8:	2008      	movs	r0, #8
 8014cca:	e766      	b.n	8014b9a <PDM_Filter_setConfig+0x86>
 8014ccc:	b5e8b5cd 	.word	0xb5e8b5cd
 8014cd0:	08013df5 	.word	0x08013df5
 8014cd4:	08015d50 	.word	0x08015d50
 8014cd8:	08015d6c 	.word	0x08015d6c
 8014cdc:	42000000 	.word	0x42000000
 8014ce0:	3d4ccccd 	.word	0x3d4ccccd
 8014ce4:	4f800000 	.word	0x4f800000
 8014ce8:	00000000 	.word	0x00000000
 8014cec:	080131f5 	.word	0x080131f5
 8014cf0:	0801337d 	.word	0x0801337d
 8014cf4:	08013565 	.word	0x08013565
 8014cf8:	08013781 	.word	0x08013781
 8014cfc:	08013a15 	.word	0x08013a15
 8014d00:	08012f55 	.word	0x08012f55
 8014d04:	0801306d 	.word	0x0801306d
 8014d08:	08013edd 	.word	0x08013edd
 8014d0c:	08014651 	.word	0x08014651
 8014d10:	08014449 	.word	0x08014449
 8014d14:	08014021 	.word	0x08014021
 8014d18:	080142a9 	.word	0x080142a9
 8014d1c:	0801413d 	.word	0x0801413d

08014d20 <PDM_Filter>:
 8014d20:	b410      	push	{r4}
 8014d22:	4b0b      	ldr	r3, [pc, #44]	@ (8014d50 <PDM_Filter+0x30>)
 8014d24:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8014d26:	429c      	cmp	r4, r3
 8014d28:	d107      	bne.n	8014d3a <PDM_Filter+0x1a>
 8014d2a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8014d2c:	05dc      	lsls	r4, r3, #23
 8014d2e:	d508      	bpl.n	8014d42 <PDM_Filter+0x22>
 8014d30:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 8014d32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d36:	320c      	adds	r2, #12
 8014d38:	4718      	bx	r3
 8014d3a:	2004      	movs	r0, #4
 8014d3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d40:	4770      	bx	lr
 8014d42:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014d46:	bf14      	ite	ne
 8014d48:	2020      	movne	r0, #32
 8014d4a:	2030      	moveq	r0, #48	@ 0x30
 8014d4c:	e7f6      	b.n	8014d3c <PDM_Filter+0x1c>
 8014d4e:	bf00      	nop
 8014d50:	b5e8b5cd 	.word	0xb5e8b5cd

08014d54 <malloc>:
 8014d54:	4b02      	ldr	r3, [pc, #8]	@ (8014d60 <malloc+0xc>)
 8014d56:	4601      	mov	r1, r0
 8014d58:	6818      	ldr	r0, [r3, #0]
 8014d5a:	f000 b82d 	b.w	8014db8 <_malloc_r>
 8014d5e:	bf00      	nop
 8014d60:	200004ec 	.word	0x200004ec

08014d64 <free>:
 8014d64:	4b02      	ldr	r3, [pc, #8]	@ (8014d70 <free+0xc>)
 8014d66:	4601      	mov	r1, r0
 8014d68:	6818      	ldr	r0, [r3, #0]
 8014d6a:	f000 b903 	b.w	8014f74 <_free_r>
 8014d6e:	bf00      	nop
 8014d70:	200004ec 	.word	0x200004ec

08014d74 <sbrk_aligned>:
 8014d74:	b570      	push	{r4, r5, r6, lr}
 8014d76:	4e0f      	ldr	r6, [pc, #60]	@ (8014db4 <sbrk_aligned+0x40>)
 8014d78:	460c      	mov	r4, r1
 8014d7a:	6831      	ldr	r1, [r6, #0]
 8014d7c:	4605      	mov	r5, r0
 8014d7e:	b911      	cbnz	r1, 8014d86 <sbrk_aligned+0x12>
 8014d80:	f000 f8ae 	bl	8014ee0 <_sbrk_r>
 8014d84:	6030      	str	r0, [r6, #0]
 8014d86:	4621      	mov	r1, r4
 8014d88:	4628      	mov	r0, r5
 8014d8a:	f000 f8a9 	bl	8014ee0 <_sbrk_r>
 8014d8e:	1c43      	adds	r3, r0, #1
 8014d90:	d103      	bne.n	8014d9a <sbrk_aligned+0x26>
 8014d92:	f04f 34ff 	mov.w	r4, #4294967295
 8014d96:	4620      	mov	r0, r4
 8014d98:	bd70      	pop	{r4, r5, r6, pc}
 8014d9a:	1cc4      	adds	r4, r0, #3
 8014d9c:	f024 0403 	bic.w	r4, r4, #3
 8014da0:	42a0      	cmp	r0, r4
 8014da2:	d0f8      	beq.n	8014d96 <sbrk_aligned+0x22>
 8014da4:	1a21      	subs	r1, r4, r0
 8014da6:	4628      	mov	r0, r5
 8014da8:	f000 f89a 	bl	8014ee0 <_sbrk_r>
 8014dac:	3001      	adds	r0, #1
 8014dae:	d1f2      	bne.n	8014d96 <sbrk_aligned+0x22>
 8014db0:	e7ef      	b.n	8014d92 <sbrk_aligned+0x1e>
 8014db2:	bf00      	nop
 8014db4:	20004ce8 	.word	0x20004ce8

08014db8 <_malloc_r>:
 8014db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014dbc:	1ccd      	adds	r5, r1, #3
 8014dbe:	f025 0503 	bic.w	r5, r5, #3
 8014dc2:	3508      	adds	r5, #8
 8014dc4:	2d0c      	cmp	r5, #12
 8014dc6:	bf38      	it	cc
 8014dc8:	250c      	movcc	r5, #12
 8014dca:	2d00      	cmp	r5, #0
 8014dcc:	4606      	mov	r6, r0
 8014dce:	db01      	blt.n	8014dd4 <_malloc_r+0x1c>
 8014dd0:	42a9      	cmp	r1, r5
 8014dd2:	d904      	bls.n	8014dde <_malloc_r+0x26>
 8014dd4:	230c      	movs	r3, #12
 8014dd6:	6033      	str	r3, [r6, #0]
 8014dd8:	2000      	movs	r0, #0
 8014dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014dde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8014eb4 <_malloc_r+0xfc>
 8014de2:	f000 f869 	bl	8014eb8 <__malloc_lock>
 8014de6:	f8d8 3000 	ldr.w	r3, [r8]
 8014dea:	461c      	mov	r4, r3
 8014dec:	bb44      	cbnz	r4, 8014e40 <_malloc_r+0x88>
 8014dee:	4629      	mov	r1, r5
 8014df0:	4630      	mov	r0, r6
 8014df2:	f7ff ffbf 	bl	8014d74 <sbrk_aligned>
 8014df6:	1c43      	adds	r3, r0, #1
 8014df8:	4604      	mov	r4, r0
 8014dfa:	d158      	bne.n	8014eae <_malloc_r+0xf6>
 8014dfc:	f8d8 4000 	ldr.w	r4, [r8]
 8014e00:	4627      	mov	r7, r4
 8014e02:	2f00      	cmp	r7, #0
 8014e04:	d143      	bne.n	8014e8e <_malloc_r+0xd6>
 8014e06:	2c00      	cmp	r4, #0
 8014e08:	d04b      	beq.n	8014ea2 <_malloc_r+0xea>
 8014e0a:	6823      	ldr	r3, [r4, #0]
 8014e0c:	4639      	mov	r1, r7
 8014e0e:	4630      	mov	r0, r6
 8014e10:	eb04 0903 	add.w	r9, r4, r3
 8014e14:	f000 f864 	bl	8014ee0 <_sbrk_r>
 8014e18:	4581      	cmp	r9, r0
 8014e1a:	d142      	bne.n	8014ea2 <_malloc_r+0xea>
 8014e1c:	6821      	ldr	r1, [r4, #0]
 8014e1e:	1a6d      	subs	r5, r5, r1
 8014e20:	4629      	mov	r1, r5
 8014e22:	4630      	mov	r0, r6
 8014e24:	f7ff ffa6 	bl	8014d74 <sbrk_aligned>
 8014e28:	3001      	adds	r0, #1
 8014e2a:	d03a      	beq.n	8014ea2 <_malloc_r+0xea>
 8014e2c:	6823      	ldr	r3, [r4, #0]
 8014e2e:	442b      	add	r3, r5
 8014e30:	6023      	str	r3, [r4, #0]
 8014e32:	f8d8 3000 	ldr.w	r3, [r8]
 8014e36:	685a      	ldr	r2, [r3, #4]
 8014e38:	bb62      	cbnz	r2, 8014e94 <_malloc_r+0xdc>
 8014e3a:	f8c8 7000 	str.w	r7, [r8]
 8014e3e:	e00f      	b.n	8014e60 <_malloc_r+0xa8>
 8014e40:	6822      	ldr	r2, [r4, #0]
 8014e42:	1b52      	subs	r2, r2, r5
 8014e44:	d420      	bmi.n	8014e88 <_malloc_r+0xd0>
 8014e46:	2a0b      	cmp	r2, #11
 8014e48:	d917      	bls.n	8014e7a <_malloc_r+0xc2>
 8014e4a:	1961      	adds	r1, r4, r5
 8014e4c:	42a3      	cmp	r3, r4
 8014e4e:	6025      	str	r5, [r4, #0]
 8014e50:	bf18      	it	ne
 8014e52:	6059      	strne	r1, [r3, #4]
 8014e54:	6863      	ldr	r3, [r4, #4]
 8014e56:	bf08      	it	eq
 8014e58:	f8c8 1000 	streq.w	r1, [r8]
 8014e5c:	5162      	str	r2, [r4, r5]
 8014e5e:	604b      	str	r3, [r1, #4]
 8014e60:	4630      	mov	r0, r6
 8014e62:	f000 f82f 	bl	8014ec4 <__malloc_unlock>
 8014e66:	f104 000b 	add.w	r0, r4, #11
 8014e6a:	1d23      	adds	r3, r4, #4
 8014e6c:	f020 0007 	bic.w	r0, r0, #7
 8014e70:	1ac2      	subs	r2, r0, r3
 8014e72:	bf1c      	itt	ne
 8014e74:	1a1b      	subne	r3, r3, r0
 8014e76:	50a3      	strne	r3, [r4, r2]
 8014e78:	e7af      	b.n	8014dda <_malloc_r+0x22>
 8014e7a:	6862      	ldr	r2, [r4, #4]
 8014e7c:	42a3      	cmp	r3, r4
 8014e7e:	bf0c      	ite	eq
 8014e80:	f8c8 2000 	streq.w	r2, [r8]
 8014e84:	605a      	strne	r2, [r3, #4]
 8014e86:	e7eb      	b.n	8014e60 <_malloc_r+0xa8>
 8014e88:	4623      	mov	r3, r4
 8014e8a:	6864      	ldr	r4, [r4, #4]
 8014e8c:	e7ae      	b.n	8014dec <_malloc_r+0x34>
 8014e8e:	463c      	mov	r4, r7
 8014e90:	687f      	ldr	r7, [r7, #4]
 8014e92:	e7b6      	b.n	8014e02 <_malloc_r+0x4a>
 8014e94:	461a      	mov	r2, r3
 8014e96:	685b      	ldr	r3, [r3, #4]
 8014e98:	42a3      	cmp	r3, r4
 8014e9a:	d1fb      	bne.n	8014e94 <_malloc_r+0xdc>
 8014e9c:	2300      	movs	r3, #0
 8014e9e:	6053      	str	r3, [r2, #4]
 8014ea0:	e7de      	b.n	8014e60 <_malloc_r+0xa8>
 8014ea2:	230c      	movs	r3, #12
 8014ea4:	6033      	str	r3, [r6, #0]
 8014ea6:	4630      	mov	r0, r6
 8014ea8:	f000 f80c 	bl	8014ec4 <__malloc_unlock>
 8014eac:	e794      	b.n	8014dd8 <_malloc_r+0x20>
 8014eae:	6005      	str	r5, [r0, #0]
 8014eb0:	e7d6      	b.n	8014e60 <_malloc_r+0xa8>
 8014eb2:	bf00      	nop
 8014eb4:	20004cec 	.word	0x20004cec

08014eb8 <__malloc_lock>:
 8014eb8:	4801      	ldr	r0, [pc, #4]	@ (8014ec0 <__malloc_lock+0x8>)
 8014eba:	f000 b84b 	b.w	8014f54 <__retarget_lock_acquire_recursive>
 8014ebe:	bf00      	nop
 8014ec0:	20004e2c 	.word	0x20004e2c

08014ec4 <__malloc_unlock>:
 8014ec4:	4801      	ldr	r0, [pc, #4]	@ (8014ecc <__malloc_unlock+0x8>)
 8014ec6:	f000 b846 	b.w	8014f56 <__retarget_lock_release_recursive>
 8014eca:	bf00      	nop
 8014ecc:	20004e2c 	.word	0x20004e2c

08014ed0 <memset>:
 8014ed0:	4402      	add	r2, r0
 8014ed2:	4603      	mov	r3, r0
 8014ed4:	4293      	cmp	r3, r2
 8014ed6:	d100      	bne.n	8014eda <memset+0xa>
 8014ed8:	4770      	bx	lr
 8014eda:	f803 1b01 	strb.w	r1, [r3], #1
 8014ede:	e7f9      	b.n	8014ed4 <memset+0x4>

08014ee0 <_sbrk_r>:
 8014ee0:	b538      	push	{r3, r4, r5, lr}
 8014ee2:	4d06      	ldr	r5, [pc, #24]	@ (8014efc <_sbrk_r+0x1c>)
 8014ee4:	2300      	movs	r3, #0
 8014ee6:	4604      	mov	r4, r0
 8014ee8:	4608      	mov	r0, r1
 8014eea:	602b      	str	r3, [r5, #0]
 8014eec:	f7eb fe28 	bl	8000b40 <_sbrk>
 8014ef0:	1c43      	adds	r3, r0, #1
 8014ef2:	d102      	bne.n	8014efa <_sbrk_r+0x1a>
 8014ef4:	682b      	ldr	r3, [r5, #0]
 8014ef6:	b103      	cbz	r3, 8014efa <_sbrk_r+0x1a>
 8014ef8:	6023      	str	r3, [r4, #0]
 8014efa:	bd38      	pop	{r3, r4, r5, pc}
 8014efc:	20004e28 	.word	0x20004e28

08014f00 <__errno>:
 8014f00:	4b01      	ldr	r3, [pc, #4]	@ (8014f08 <__errno+0x8>)
 8014f02:	6818      	ldr	r0, [r3, #0]
 8014f04:	4770      	bx	lr
 8014f06:	bf00      	nop
 8014f08:	200004ec 	.word	0x200004ec

08014f0c <__libc_init_array>:
 8014f0c:	b570      	push	{r4, r5, r6, lr}
 8014f0e:	4d0d      	ldr	r5, [pc, #52]	@ (8014f44 <__libc_init_array+0x38>)
 8014f10:	4c0d      	ldr	r4, [pc, #52]	@ (8014f48 <__libc_init_array+0x3c>)
 8014f12:	1b64      	subs	r4, r4, r5
 8014f14:	10a4      	asrs	r4, r4, #2
 8014f16:	2600      	movs	r6, #0
 8014f18:	42a6      	cmp	r6, r4
 8014f1a:	d109      	bne.n	8014f30 <__libc_init_array+0x24>
 8014f1c:	4d0b      	ldr	r5, [pc, #44]	@ (8014f4c <__libc_init_array+0x40>)
 8014f1e:	4c0c      	ldr	r4, [pc, #48]	@ (8014f50 <__libc_init_array+0x44>)
 8014f20:	f000 fc5e 	bl	80157e0 <_init>
 8014f24:	1b64      	subs	r4, r4, r5
 8014f26:	10a4      	asrs	r4, r4, #2
 8014f28:	2600      	movs	r6, #0
 8014f2a:	42a6      	cmp	r6, r4
 8014f2c:	d105      	bne.n	8014f3a <__libc_init_array+0x2e>
 8014f2e:	bd70      	pop	{r4, r5, r6, pc}
 8014f30:	f855 3b04 	ldr.w	r3, [r5], #4
 8014f34:	4798      	blx	r3
 8014f36:	3601      	adds	r6, #1
 8014f38:	e7ee      	b.n	8014f18 <__libc_init_array+0xc>
 8014f3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8014f3e:	4798      	blx	r3
 8014f40:	3601      	adds	r6, #1
 8014f42:	e7f2      	b.n	8014f2a <__libc_init_array+0x1e>
 8014f44:	08015da8 	.word	0x08015da8
 8014f48:	08015da8 	.word	0x08015da8
 8014f4c:	08015da8 	.word	0x08015da8
 8014f50:	08015dac 	.word	0x08015dac

08014f54 <__retarget_lock_acquire_recursive>:
 8014f54:	4770      	bx	lr

08014f56 <__retarget_lock_release_recursive>:
 8014f56:	4770      	bx	lr

08014f58 <memcpy>:
 8014f58:	440a      	add	r2, r1
 8014f5a:	4291      	cmp	r1, r2
 8014f5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8014f60:	d100      	bne.n	8014f64 <memcpy+0xc>
 8014f62:	4770      	bx	lr
 8014f64:	b510      	push	{r4, lr}
 8014f66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014f6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014f6e:	4291      	cmp	r1, r2
 8014f70:	d1f9      	bne.n	8014f66 <memcpy+0xe>
 8014f72:	bd10      	pop	{r4, pc}

08014f74 <_free_r>:
 8014f74:	b538      	push	{r3, r4, r5, lr}
 8014f76:	4605      	mov	r5, r0
 8014f78:	2900      	cmp	r1, #0
 8014f7a:	d041      	beq.n	8015000 <_free_r+0x8c>
 8014f7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014f80:	1f0c      	subs	r4, r1, #4
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	bfb8      	it	lt
 8014f86:	18e4      	addlt	r4, r4, r3
 8014f88:	f7ff ff96 	bl	8014eb8 <__malloc_lock>
 8014f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8015004 <_free_r+0x90>)
 8014f8e:	6813      	ldr	r3, [r2, #0]
 8014f90:	b933      	cbnz	r3, 8014fa0 <_free_r+0x2c>
 8014f92:	6063      	str	r3, [r4, #4]
 8014f94:	6014      	str	r4, [r2, #0]
 8014f96:	4628      	mov	r0, r5
 8014f98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014f9c:	f7ff bf92 	b.w	8014ec4 <__malloc_unlock>
 8014fa0:	42a3      	cmp	r3, r4
 8014fa2:	d908      	bls.n	8014fb6 <_free_r+0x42>
 8014fa4:	6820      	ldr	r0, [r4, #0]
 8014fa6:	1821      	adds	r1, r4, r0
 8014fa8:	428b      	cmp	r3, r1
 8014faa:	bf01      	itttt	eq
 8014fac:	6819      	ldreq	r1, [r3, #0]
 8014fae:	685b      	ldreq	r3, [r3, #4]
 8014fb0:	1809      	addeq	r1, r1, r0
 8014fb2:	6021      	streq	r1, [r4, #0]
 8014fb4:	e7ed      	b.n	8014f92 <_free_r+0x1e>
 8014fb6:	461a      	mov	r2, r3
 8014fb8:	685b      	ldr	r3, [r3, #4]
 8014fba:	b10b      	cbz	r3, 8014fc0 <_free_r+0x4c>
 8014fbc:	42a3      	cmp	r3, r4
 8014fbe:	d9fa      	bls.n	8014fb6 <_free_r+0x42>
 8014fc0:	6811      	ldr	r1, [r2, #0]
 8014fc2:	1850      	adds	r0, r2, r1
 8014fc4:	42a0      	cmp	r0, r4
 8014fc6:	d10b      	bne.n	8014fe0 <_free_r+0x6c>
 8014fc8:	6820      	ldr	r0, [r4, #0]
 8014fca:	4401      	add	r1, r0
 8014fcc:	1850      	adds	r0, r2, r1
 8014fce:	4283      	cmp	r3, r0
 8014fd0:	6011      	str	r1, [r2, #0]
 8014fd2:	d1e0      	bne.n	8014f96 <_free_r+0x22>
 8014fd4:	6818      	ldr	r0, [r3, #0]
 8014fd6:	685b      	ldr	r3, [r3, #4]
 8014fd8:	6053      	str	r3, [r2, #4]
 8014fda:	4408      	add	r0, r1
 8014fdc:	6010      	str	r0, [r2, #0]
 8014fde:	e7da      	b.n	8014f96 <_free_r+0x22>
 8014fe0:	d902      	bls.n	8014fe8 <_free_r+0x74>
 8014fe2:	230c      	movs	r3, #12
 8014fe4:	602b      	str	r3, [r5, #0]
 8014fe6:	e7d6      	b.n	8014f96 <_free_r+0x22>
 8014fe8:	6820      	ldr	r0, [r4, #0]
 8014fea:	1821      	adds	r1, r4, r0
 8014fec:	428b      	cmp	r3, r1
 8014fee:	bf04      	itt	eq
 8014ff0:	6819      	ldreq	r1, [r3, #0]
 8014ff2:	685b      	ldreq	r3, [r3, #4]
 8014ff4:	6063      	str	r3, [r4, #4]
 8014ff6:	bf04      	itt	eq
 8014ff8:	1809      	addeq	r1, r1, r0
 8014ffa:	6021      	streq	r1, [r4, #0]
 8014ffc:	6054      	str	r4, [r2, #4]
 8014ffe:	e7ca      	b.n	8014f96 <_free_r+0x22>
 8015000:	bd38      	pop	{r3, r4, r5, pc}
 8015002:	bf00      	nop
 8015004:	20004cec 	.word	0x20004cec

08015008 <powf>:
 8015008:	b508      	push	{r3, lr}
 801500a:	ed2d 8b04 	vpush	{d8-d9}
 801500e:	eeb0 8a60 	vmov.f32	s16, s1
 8015012:	eeb0 9a40 	vmov.f32	s18, s0
 8015016:	f000 f87d 	bl	8015114 <__ieee754_powf>
 801501a:	eeb4 8a48 	vcmp.f32	s16, s16
 801501e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015022:	eef0 8a40 	vmov.f32	s17, s0
 8015026:	d63e      	bvs.n	80150a6 <powf+0x9e>
 8015028:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801502c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015030:	d112      	bne.n	8015058 <powf+0x50>
 8015032:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8015036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801503a:	d039      	beq.n	80150b0 <powf+0xa8>
 801503c:	eeb0 0a48 	vmov.f32	s0, s16
 8015040:	f000 f839 	bl	80150b6 <finitef>
 8015044:	b378      	cbz	r0, 80150a6 <powf+0x9e>
 8015046:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801504a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801504e:	d52a      	bpl.n	80150a6 <powf+0x9e>
 8015050:	f7ff ff56 	bl	8014f00 <__errno>
 8015054:	2322      	movs	r3, #34	@ 0x22
 8015056:	e014      	b.n	8015082 <powf+0x7a>
 8015058:	f000 f82d 	bl	80150b6 <finitef>
 801505c:	b998      	cbnz	r0, 8015086 <powf+0x7e>
 801505e:	eeb0 0a49 	vmov.f32	s0, s18
 8015062:	f000 f828 	bl	80150b6 <finitef>
 8015066:	b170      	cbz	r0, 8015086 <powf+0x7e>
 8015068:	eeb0 0a48 	vmov.f32	s0, s16
 801506c:	f000 f823 	bl	80150b6 <finitef>
 8015070:	b148      	cbz	r0, 8015086 <powf+0x7e>
 8015072:	eef4 8a68 	vcmp.f32	s17, s17
 8015076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801507a:	d7e9      	bvc.n	8015050 <powf+0x48>
 801507c:	f7ff ff40 	bl	8014f00 <__errno>
 8015080:	2321      	movs	r3, #33	@ 0x21
 8015082:	6003      	str	r3, [r0, #0]
 8015084:	e00f      	b.n	80150a6 <powf+0x9e>
 8015086:	eef5 8a40 	vcmp.f32	s17, #0.0
 801508a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801508e:	d10a      	bne.n	80150a6 <powf+0x9e>
 8015090:	eeb0 0a49 	vmov.f32	s0, s18
 8015094:	f000 f80f 	bl	80150b6 <finitef>
 8015098:	b128      	cbz	r0, 80150a6 <powf+0x9e>
 801509a:	eeb0 0a48 	vmov.f32	s0, s16
 801509e:	f000 f80a 	bl	80150b6 <finitef>
 80150a2:	2800      	cmp	r0, #0
 80150a4:	d1d4      	bne.n	8015050 <powf+0x48>
 80150a6:	eeb0 0a68 	vmov.f32	s0, s17
 80150aa:	ecbd 8b04 	vpop	{d8-d9}
 80150ae:	bd08      	pop	{r3, pc}
 80150b0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80150b4:	e7f7      	b.n	80150a6 <powf+0x9e>

080150b6 <finitef>:
 80150b6:	ee10 3a10 	vmov	r3, s0
 80150ba:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 80150be:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80150c2:	bfac      	ite	ge
 80150c4:	2000      	movge	r0, #0
 80150c6:	2001      	movlt	r0, #1
 80150c8:	4770      	bx	lr
	...

080150cc <roundf>:
 80150cc:	ee10 0a10 	vmov	r0, s0
 80150d0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80150d4:	3a7f      	subs	r2, #127	@ 0x7f
 80150d6:	2a16      	cmp	r2, #22
 80150d8:	dc15      	bgt.n	8015106 <roundf+0x3a>
 80150da:	2a00      	cmp	r2, #0
 80150dc:	da08      	bge.n	80150f0 <roundf+0x24>
 80150de:	3201      	adds	r2, #1
 80150e0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80150e4:	d101      	bne.n	80150ea <roundf+0x1e>
 80150e6:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 80150ea:	ee00 3a10 	vmov	s0, r3
 80150ee:	4770      	bx	lr
 80150f0:	4907      	ldr	r1, [pc, #28]	@ (8015110 <roundf+0x44>)
 80150f2:	4111      	asrs	r1, r2
 80150f4:	4201      	tst	r1, r0
 80150f6:	d0fa      	beq.n	80150ee <roundf+0x22>
 80150f8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80150fc:	4113      	asrs	r3, r2
 80150fe:	4403      	add	r3, r0
 8015100:	ea23 0301 	bic.w	r3, r3, r1
 8015104:	e7f1      	b.n	80150ea <roundf+0x1e>
 8015106:	2a80      	cmp	r2, #128	@ 0x80
 8015108:	d1f1      	bne.n	80150ee <roundf+0x22>
 801510a:	ee30 0a00 	vadd.f32	s0, s0, s0
 801510e:	4770      	bx	lr
 8015110:	007fffff 	.word	0x007fffff

08015114 <__ieee754_powf>:
 8015114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015118:	ee10 4a90 	vmov	r4, s1
 801511c:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8015120:	ed2d 8b02 	vpush	{d8}
 8015124:	ee10 6a10 	vmov	r6, s0
 8015128:	eeb0 8a40 	vmov.f32	s16, s0
 801512c:	eef0 8a60 	vmov.f32	s17, s1
 8015130:	d10c      	bne.n	801514c <__ieee754_powf+0x38>
 8015132:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8015136:	0076      	lsls	r6, r6, #1
 8015138:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 801513c:	f240 8274 	bls.w	8015628 <__ieee754_powf+0x514>
 8015140:	ee38 0a28 	vadd.f32	s0, s16, s17
 8015144:	ecbd 8b02 	vpop	{d8}
 8015148:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801514c:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8015150:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8015154:	d802      	bhi.n	801515c <__ieee754_powf+0x48>
 8015156:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 801515a:	d908      	bls.n	801516e <__ieee754_powf+0x5a>
 801515c:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8015160:	d1ee      	bne.n	8015140 <__ieee754_powf+0x2c>
 8015162:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8015166:	0064      	lsls	r4, r4, #1
 8015168:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 801516c:	e7e6      	b.n	801513c <__ieee754_powf+0x28>
 801516e:	2e00      	cmp	r6, #0
 8015170:	da1f      	bge.n	80151b2 <__ieee754_powf+0x9e>
 8015172:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8015176:	f080 8260 	bcs.w	801563a <__ieee754_powf+0x526>
 801517a:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 801517e:	d32f      	bcc.n	80151e0 <__ieee754_powf+0xcc>
 8015180:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8015184:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8015188:	fa49 f503 	asr.w	r5, r9, r3
 801518c:	fa05 f303 	lsl.w	r3, r5, r3
 8015190:	454b      	cmp	r3, r9
 8015192:	d123      	bne.n	80151dc <__ieee754_powf+0xc8>
 8015194:	f005 0501 	and.w	r5, r5, #1
 8015198:	f1c5 0502 	rsb	r5, r5, #2
 801519c:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80151a0:	d11f      	bne.n	80151e2 <__ieee754_powf+0xce>
 80151a2:	2c00      	cmp	r4, #0
 80151a4:	f280 8246 	bge.w	8015634 <__ieee754_powf+0x520>
 80151a8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80151ac:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80151b0:	e7c8      	b.n	8015144 <__ieee754_powf+0x30>
 80151b2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80151b6:	d111      	bne.n	80151dc <__ieee754_powf+0xc8>
 80151b8:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80151bc:	f000 8234 	beq.w	8015628 <__ieee754_powf+0x514>
 80151c0:	d906      	bls.n	80151d0 <__ieee754_powf+0xbc>
 80151c2:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 80154d8 <__ieee754_powf+0x3c4>
 80151c6:	2c00      	cmp	r4, #0
 80151c8:	bfa8      	it	ge
 80151ca:	eeb0 0a68 	vmovge.f32	s0, s17
 80151ce:	e7b9      	b.n	8015144 <__ieee754_powf+0x30>
 80151d0:	2c00      	cmp	r4, #0
 80151d2:	f280 822c 	bge.w	801562e <__ieee754_powf+0x51a>
 80151d6:	eeb1 0a68 	vneg.f32	s0, s17
 80151da:	e7b3      	b.n	8015144 <__ieee754_powf+0x30>
 80151dc:	2500      	movs	r5, #0
 80151de:	e7dd      	b.n	801519c <__ieee754_powf+0x88>
 80151e0:	2500      	movs	r5, #0
 80151e2:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80151e6:	d102      	bne.n	80151ee <__ieee754_powf+0xda>
 80151e8:	ee28 0a08 	vmul.f32	s0, s16, s16
 80151ec:	e7aa      	b.n	8015144 <__ieee754_powf+0x30>
 80151ee:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80151f2:	f040 8227 	bne.w	8015644 <__ieee754_powf+0x530>
 80151f6:	2e00      	cmp	r6, #0
 80151f8:	f2c0 8224 	blt.w	8015644 <__ieee754_powf+0x530>
 80151fc:	eeb0 0a48 	vmov.f32	s0, s16
 8015200:	ecbd 8b02 	vpop	{d8}
 8015204:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015208:	f000 bae6 	b.w	80157d8 <__ieee754_sqrtf>
 801520c:	2d01      	cmp	r5, #1
 801520e:	d199      	bne.n	8015144 <__ieee754_powf+0x30>
 8015210:	eeb1 0a40 	vneg.f32	s0, s0
 8015214:	e796      	b.n	8015144 <__ieee754_powf+0x30>
 8015216:	0ff0      	lsrs	r0, r6, #31
 8015218:	3801      	subs	r0, #1
 801521a:	ea55 0300 	orrs.w	r3, r5, r0
 801521e:	d104      	bne.n	801522a <__ieee754_powf+0x116>
 8015220:	ee38 8a48 	vsub.f32	s16, s16, s16
 8015224:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8015228:	e78c      	b.n	8015144 <__ieee754_powf+0x30>
 801522a:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 801522e:	d96d      	bls.n	801530c <__ieee754_powf+0x1f8>
 8015230:	4baa      	ldr	r3, [pc, #680]	@ (80154dc <__ieee754_powf+0x3c8>)
 8015232:	4598      	cmp	r8, r3
 8015234:	d808      	bhi.n	8015248 <__ieee754_powf+0x134>
 8015236:	2c00      	cmp	r4, #0
 8015238:	da0b      	bge.n	8015252 <__ieee754_powf+0x13e>
 801523a:	2000      	movs	r0, #0
 801523c:	ecbd 8b02 	vpop	{d8}
 8015240:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015244:	f000 bac2 	b.w	80157cc <__math_oflowf>
 8015248:	4ba5      	ldr	r3, [pc, #660]	@ (80154e0 <__ieee754_powf+0x3cc>)
 801524a:	4598      	cmp	r8, r3
 801524c:	d908      	bls.n	8015260 <__ieee754_powf+0x14c>
 801524e:	2c00      	cmp	r4, #0
 8015250:	dcf3      	bgt.n	801523a <__ieee754_powf+0x126>
 8015252:	2000      	movs	r0, #0
 8015254:	ecbd 8b02 	vpop	{d8}
 8015258:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801525c:	f000 bab0 	b.w	80157c0 <__math_uflowf>
 8015260:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8015264:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015268:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 80154e4 <__ieee754_powf+0x3d0>
 801526c:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8015270:	eee0 6a67 	vfms.f32	s13, s0, s15
 8015274:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8015278:	eee6 7ac0 	vfms.f32	s15, s13, s0
 801527c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8015280:	eddf 6a99 	vldr	s13, [pc, #612]	@ 80154e8 <__ieee754_powf+0x3d4>
 8015284:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015288:	eddf 7a98 	vldr	s15, [pc, #608]	@ 80154ec <__ieee754_powf+0x3d8>
 801528c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8015290:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80154f0 <__ieee754_powf+0x3dc>
 8015294:	eee0 7a07 	vfma.f32	s15, s0, s14
 8015298:	eeb0 7a67 	vmov.f32	s14, s15
 801529c:	eea0 7a26 	vfma.f32	s14, s0, s13
 80152a0:	ee17 3a10 	vmov	r3, s14
 80152a4:	f36f 030b 	bfc	r3, #0, #12
 80152a8:	ee07 3a10 	vmov	s14, r3
 80152ac:	eeb0 6a47 	vmov.f32	s12, s14
 80152b0:	eea0 6a66 	vfms.f32	s12, s0, s13
 80152b4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80152b8:	3d01      	subs	r5, #1
 80152ba:	4305      	orrs	r5, r0
 80152bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80152c0:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 80152c4:	f36f 040b 	bfc	r4, #0, #12
 80152c8:	bf18      	it	ne
 80152ca:	eeb0 8a66 	vmovne.f32	s16, s13
 80152ce:	ee06 4a90 	vmov	s13, r4
 80152d2:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80152d6:	ee38 6ae6 	vsub.f32	s12, s17, s13
 80152da:	ee67 7a26 	vmul.f32	s15, s14, s13
 80152de:	eee6 0a07 	vfma.f32	s1, s12, s14
 80152e2:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80152e6:	ee17 1a10 	vmov	r1, s14
 80152ea:	2900      	cmp	r1, #0
 80152ec:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80152f0:	f340 80dd 	ble.w	80154ae <__ieee754_powf+0x39a>
 80152f4:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80152f8:	f240 80ca 	bls.w	8015490 <__ieee754_powf+0x37c>
 80152fc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8015300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015304:	bf4c      	ite	mi
 8015306:	2001      	movmi	r0, #1
 8015308:	2000      	movpl	r0, #0
 801530a:	e797      	b.n	801523c <__ieee754_powf+0x128>
 801530c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8015310:	bf01      	itttt	eq
 8015312:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 80154f4 <__ieee754_powf+0x3e0>
 8015316:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 801531a:	f06f 0317 	mvneq.w	r3, #23
 801531e:	ee17 7a90 	vmoveq	r7, s15
 8015322:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8015326:	bf18      	it	ne
 8015328:	2300      	movne	r3, #0
 801532a:	3a7f      	subs	r2, #127	@ 0x7f
 801532c:	441a      	add	r2, r3
 801532e:	4b72      	ldr	r3, [pc, #456]	@ (80154f8 <__ieee754_powf+0x3e4>)
 8015330:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8015334:	429f      	cmp	r7, r3
 8015336:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 801533a:	dd06      	ble.n	801534a <__ieee754_powf+0x236>
 801533c:	4b6f      	ldr	r3, [pc, #444]	@ (80154fc <__ieee754_powf+0x3e8>)
 801533e:	429f      	cmp	r7, r3
 8015340:	f340 80a4 	ble.w	801548c <__ieee754_powf+0x378>
 8015344:	3201      	adds	r2, #1
 8015346:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 801534a:	2600      	movs	r6, #0
 801534c:	4b6c      	ldr	r3, [pc, #432]	@ (8015500 <__ieee754_powf+0x3ec>)
 801534e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8015352:	ee07 1a10 	vmov	s14, r1
 8015356:	edd3 5a00 	vldr	s11, [r3]
 801535a:	4b6a      	ldr	r3, [pc, #424]	@ (8015504 <__ieee754_powf+0x3f0>)
 801535c:	ee75 7a87 	vadd.f32	s15, s11, s14
 8015360:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8015364:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8015368:	1049      	asrs	r1, r1, #1
 801536a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 801536e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8015372:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8015376:	ee37 6a65 	vsub.f32	s12, s14, s11
 801537a:	ee07 1a90 	vmov	s15, r1
 801537e:	ee26 5a24 	vmul.f32	s10, s12, s9
 8015382:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8015386:	ee15 7a10 	vmov	r7, s10
 801538a:	401f      	ands	r7, r3
 801538c:	ee06 7a90 	vmov	s13, r7
 8015390:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8015394:	ee37 7a65 	vsub.f32	s14, s14, s11
 8015398:	ee65 7a05 	vmul.f32	s15, s10, s10
 801539c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80153a0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8015508 <__ieee754_powf+0x3f4>
 80153a4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 801550c <__ieee754_powf+0x3f8>
 80153a8:	eee7 5a87 	vfma.f32	s11, s15, s14
 80153ac:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8015510 <__ieee754_powf+0x3fc>
 80153b0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80153b4:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 80154e4 <__ieee754_powf+0x3d0>
 80153b8:	eee7 5a27 	vfma.f32	s11, s14, s15
 80153bc:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8015514 <__ieee754_powf+0x400>
 80153c0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80153c4:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8015518 <__ieee754_powf+0x404>
 80153c8:	ee26 6a24 	vmul.f32	s12, s12, s9
 80153cc:	eee7 5a27 	vfma.f32	s11, s14, s15
 80153d0:	ee35 7a26 	vadd.f32	s14, s10, s13
 80153d4:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80153d8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80153dc:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80153e0:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80153e4:	eef0 5a67 	vmov.f32	s11, s15
 80153e8:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80153ec:	ee75 5a87 	vadd.f32	s11, s11, s14
 80153f0:	ee15 1a90 	vmov	r1, s11
 80153f4:	4019      	ands	r1, r3
 80153f6:	ee05 1a90 	vmov	s11, r1
 80153fa:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80153fe:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8015402:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015406:	ee67 7a85 	vmul.f32	s15, s15, s10
 801540a:	eee6 7a25 	vfma.f32	s15, s12, s11
 801540e:	eeb0 6a67 	vmov.f32	s12, s15
 8015412:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8015416:	ee16 1a10 	vmov	r1, s12
 801541a:	4019      	ands	r1, r3
 801541c:	ee06 1a10 	vmov	s12, r1
 8015420:	eeb0 7a46 	vmov.f32	s14, s12
 8015424:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8015428:	493c      	ldr	r1, [pc, #240]	@ (801551c <__ieee754_powf+0x408>)
 801542a:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 801542e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015432:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8015520 <__ieee754_powf+0x40c>
 8015436:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8015524 <__ieee754_powf+0x410>
 801543a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801543e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8015528 <__ieee754_powf+0x414>
 8015442:	eee6 7a07 	vfma.f32	s15, s12, s14
 8015446:	ed91 7a00 	vldr	s14, [r1]
 801544a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801544e:	ee07 2a10 	vmov	s14, r2
 8015452:	4a36      	ldr	r2, [pc, #216]	@ (801552c <__ieee754_powf+0x418>)
 8015454:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8015458:	eeb0 7a67 	vmov.f32	s14, s15
 801545c:	eea6 7a25 	vfma.f32	s14, s12, s11
 8015460:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8015464:	ed92 5a00 	vldr	s10, [r2]
 8015468:	ee37 7a05 	vadd.f32	s14, s14, s10
 801546c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8015470:	ee17 2a10 	vmov	r2, s14
 8015474:	401a      	ands	r2, r3
 8015476:	ee07 2a10 	vmov	s14, r2
 801547a:	ee77 6a66 	vsub.f32	s13, s14, s13
 801547e:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8015482:	eee6 6a65 	vfms.f32	s13, s12, s11
 8015486:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801548a:	e715      	b.n	80152b8 <__ieee754_powf+0x1a4>
 801548c:	2601      	movs	r6, #1
 801548e:	e75d      	b.n	801534c <__ieee754_powf+0x238>
 8015490:	d152      	bne.n	8015538 <__ieee754_powf+0x424>
 8015492:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8015530 <__ieee754_powf+0x41c>
 8015496:	ee37 7a67 	vsub.f32	s14, s14, s15
 801549a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801549e:	eef4 6ac7 	vcmpe.f32	s13, s14
 80154a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154a6:	f73f af29 	bgt.w	80152fc <__ieee754_powf+0x1e8>
 80154aa:	2386      	movs	r3, #134	@ 0x86
 80154ac:	e048      	b.n	8015540 <__ieee754_powf+0x42c>
 80154ae:	4a21      	ldr	r2, [pc, #132]	@ (8015534 <__ieee754_powf+0x420>)
 80154b0:	4293      	cmp	r3, r2
 80154b2:	d907      	bls.n	80154c4 <__ieee754_powf+0x3b0>
 80154b4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80154b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154bc:	bf4c      	ite	mi
 80154be:	2001      	movmi	r0, #1
 80154c0:	2000      	movpl	r0, #0
 80154c2:	e6c7      	b.n	8015254 <__ieee754_powf+0x140>
 80154c4:	d138      	bne.n	8015538 <__ieee754_powf+0x424>
 80154c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80154ca:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80154ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154d2:	dbea      	blt.n	80154aa <__ieee754_powf+0x396>
 80154d4:	e7ee      	b.n	80154b4 <__ieee754_powf+0x3a0>
 80154d6:	bf00      	nop
 80154d8:	00000000 	.word	0x00000000
 80154dc:	3f7ffff3 	.word	0x3f7ffff3
 80154e0:	3f800007 	.word	0x3f800007
 80154e4:	3eaaaaab 	.word	0x3eaaaaab
 80154e8:	3fb8aa00 	.word	0x3fb8aa00
 80154ec:	3fb8aa3b 	.word	0x3fb8aa3b
 80154f0:	36eca570 	.word	0x36eca570
 80154f4:	4b800000 	.word	0x4b800000
 80154f8:	001cc471 	.word	0x001cc471
 80154fc:	005db3d6 	.word	0x005db3d6
 8015500:	08015d98 	.word	0x08015d98
 8015504:	fffff000 	.word	0xfffff000
 8015508:	3e6c3255 	.word	0x3e6c3255
 801550c:	3e53f142 	.word	0x3e53f142
 8015510:	3e8ba305 	.word	0x3e8ba305
 8015514:	3edb6db7 	.word	0x3edb6db7
 8015518:	3f19999a 	.word	0x3f19999a
 801551c:	08015d88 	.word	0x08015d88
 8015520:	3f76384f 	.word	0x3f76384f
 8015524:	3f763800 	.word	0x3f763800
 8015528:	369dc3a0 	.word	0x369dc3a0
 801552c:	08015d90 	.word	0x08015d90
 8015530:	3338aa3c 	.word	0x3338aa3c
 8015534:	43160000 	.word	0x43160000
 8015538:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 801553c:	d96f      	bls.n	801561e <__ieee754_powf+0x50a>
 801553e:	15db      	asrs	r3, r3, #23
 8015540:	3b7e      	subs	r3, #126	@ 0x7e
 8015542:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8015546:	4118      	asrs	r0, r3
 8015548:	4408      	add	r0, r1
 801554a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 801554e:	4a4e      	ldr	r2, [pc, #312]	@ (8015688 <__ieee754_powf+0x574>)
 8015550:	3b7f      	subs	r3, #127	@ 0x7f
 8015552:	411a      	asrs	r2, r3
 8015554:	4002      	ands	r2, r0
 8015556:	ee07 2a10 	vmov	s14, r2
 801555a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 801555e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8015562:	f1c3 0317 	rsb	r3, r3, #23
 8015566:	4118      	asrs	r0, r3
 8015568:	2900      	cmp	r1, #0
 801556a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801556e:	bfb8      	it	lt
 8015570:	4240      	neglt	r0, r0
 8015572:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8015576:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801568c <__ieee754_powf+0x578>
 801557a:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8015690 <__ieee754_powf+0x57c>
 801557e:	ee16 3a90 	vmov	r3, s13
 8015582:	f36f 030b 	bfc	r3, #0, #12
 8015586:	ee06 3a90 	vmov	s13, r3
 801558a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801558e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8015592:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8015596:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8015694 <__ieee754_powf+0x580>
 801559a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801559e:	eee0 7a87 	vfma.f32	s15, s1, s14
 80155a2:	eeb0 7a67 	vmov.f32	s14, s15
 80155a6:	eea6 7a86 	vfma.f32	s14, s13, s12
 80155aa:	eef0 5a47 	vmov.f32	s11, s14
 80155ae:	eee6 5ac6 	vfms.f32	s11, s13, s12
 80155b2:	ee67 6a07 	vmul.f32	s13, s14, s14
 80155b6:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80155ba:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8015698 <__ieee754_powf+0x584>
 80155be:	eddf 5a37 	vldr	s11, [pc, #220]	@ 801569c <__ieee754_powf+0x588>
 80155c2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80155c6:	eddf 5a36 	vldr	s11, [pc, #216]	@ 80156a0 <__ieee754_powf+0x58c>
 80155ca:	eee6 5a26 	vfma.f32	s11, s12, s13
 80155ce:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 80156a4 <__ieee754_powf+0x590>
 80155d2:	eea5 6aa6 	vfma.f32	s12, s11, s13
 80155d6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80156a8 <__ieee754_powf+0x594>
 80155da:	eee6 5a26 	vfma.f32	s11, s12, s13
 80155de:	eeb0 6a47 	vmov.f32	s12, s14
 80155e2:	eea5 6ae6 	vfms.f32	s12, s11, s13
 80155e6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80155ea:	ee67 5a06 	vmul.f32	s11, s14, s12
 80155ee:	ee36 6a66 	vsub.f32	s12, s12, s13
 80155f2:	eee7 7a27 	vfma.f32	s15, s14, s15
 80155f6:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80155fa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80155fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015602:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015606:	ee10 3a10 	vmov	r3, s0
 801560a:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801560e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8015612:	da06      	bge.n	8015622 <__ieee754_powf+0x50e>
 8015614:	f000 f854 	bl	80156c0 <scalbnf>
 8015618:	ee20 0a08 	vmul.f32	s0, s0, s16
 801561c:	e592      	b.n	8015144 <__ieee754_powf+0x30>
 801561e:	2000      	movs	r0, #0
 8015620:	e7a7      	b.n	8015572 <__ieee754_powf+0x45e>
 8015622:	ee00 3a10 	vmov	s0, r3
 8015626:	e7f7      	b.n	8015618 <__ieee754_powf+0x504>
 8015628:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801562c:	e58a      	b.n	8015144 <__ieee754_powf+0x30>
 801562e:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 80156ac <__ieee754_powf+0x598>
 8015632:	e587      	b.n	8015144 <__ieee754_powf+0x30>
 8015634:	eeb0 0a48 	vmov.f32	s0, s16
 8015638:	e584      	b.n	8015144 <__ieee754_powf+0x30>
 801563a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 801563e:	f43f adbb 	beq.w	80151b8 <__ieee754_powf+0xa4>
 8015642:	2502      	movs	r5, #2
 8015644:	eeb0 0a48 	vmov.f32	s0, s16
 8015648:	f000 f832 	bl	80156b0 <fabsf>
 801564c:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8015650:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8015654:	4647      	mov	r7, r8
 8015656:	d003      	beq.n	8015660 <__ieee754_powf+0x54c>
 8015658:	f1b8 0f00 	cmp.w	r8, #0
 801565c:	f47f addb 	bne.w	8015216 <__ieee754_powf+0x102>
 8015660:	2c00      	cmp	r4, #0
 8015662:	bfbc      	itt	lt
 8015664:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8015668:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 801566c:	2e00      	cmp	r6, #0
 801566e:	f6bf ad69 	bge.w	8015144 <__ieee754_powf+0x30>
 8015672:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8015676:	ea58 0805 	orrs.w	r8, r8, r5
 801567a:	f47f adc7 	bne.w	801520c <__ieee754_powf+0xf8>
 801567e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8015682:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8015686:	e55d      	b.n	8015144 <__ieee754_powf+0x30>
 8015688:	ff800000 	.word	0xff800000
 801568c:	3f317218 	.word	0x3f317218
 8015690:	3f317200 	.word	0x3f317200
 8015694:	35bfbe8c 	.word	0x35bfbe8c
 8015698:	b5ddea0e 	.word	0xb5ddea0e
 801569c:	3331bb4c 	.word	0x3331bb4c
 80156a0:	388ab355 	.word	0x388ab355
 80156a4:	bb360b61 	.word	0xbb360b61
 80156a8:	3e2aaaab 	.word	0x3e2aaaab
 80156ac:	00000000 	.word	0x00000000

080156b0 <fabsf>:
 80156b0:	ee10 3a10 	vmov	r3, s0
 80156b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80156b8:	ee00 3a10 	vmov	s0, r3
 80156bc:	4770      	bx	lr
	...

080156c0 <scalbnf>:
 80156c0:	ee10 3a10 	vmov	r3, s0
 80156c4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80156c8:	d02b      	beq.n	8015722 <scalbnf+0x62>
 80156ca:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80156ce:	d302      	bcc.n	80156d6 <scalbnf+0x16>
 80156d0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80156d4:	4770      	bx	lr
 80156d6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80156da:	d123      	bne.n	8015724 <scalbnf+0x64>
 80156dc:	4b24      	ldr	r3, [pc, #144]	@ (8015770 <scalbnf+0xb0>)
 80156de:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8015774 <scalbnf+0xb4>
 80156e2:	4298      	cmp	r0, r3
 80156e4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80156e8:	db17      	blt.n	801571a <scalbnf+0x5a>
 80156ea:	ee10 3a10 	vmov	r3, s0
 80156ee:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80156f2:	3a19      	subs	r2, #25
 80156f4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80156f8:	4288      	cmp	r0, r1
 80156fa:	dd15      	ble.n	8015728 <scalbnf+0x68>
 80156fc:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8015778 <scalbnf+0xb8>
 8015700:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801577c <scalbnf+0xbc>
 8015704:	ee10 3a10 	vmov	r3, s0
 8015708:	eeb0 7a67 	vmov.f32	s14, s15
 801570c:	2b00      	cmp	r3, #0
 801570e:	bfb8      	it	lt
 8015710:	eef0 7a66 	vmovlt.f32	s15, s13
 8015714:	ee27 0a87 	vmul.f32	s0, s15, s14
 8015718:	4770      	bx	lr
 801571a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015780 <scalbnf+0xc0>
 801571e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8015722:	4770      	bx	lr
 8015724:	0dd2      	lsrs	r2, r2, #23
 8015726:	e7e5      	b.n	80156f4 <scalbnf+0x34>
 8015728:	4410      	add	r0, r2
 801572a:	28fe      	cmp	r0, #254	@ 0xfe
 801572c:	dce6      	bgt.n	80156fc <scalbnf+0x3c>
 801572e:	2800      	cmp	r0, #0
 8015730:	dd06      	ble.n	8015740 <scalbnf+0x80>
 8015732:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015736:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801573a:	ee00 3a10 	vmov	s0, r3
 801573e:	4770      	bx	lr
 8015740:	f110 0f16 	cmn.w	r0, #22
 8015744:	da09      	bge.n	801575a <scalbnf+0x9a>
 8015746:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8015780 <scalbnf+0xc0>
 801574a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8015784 <scalbnf+0xc4>
 801574e:	ee10 3a10 	vmov	r3, s0
 8015752:	eeb0 7a67 	vmov.f32	s14, s15
 8015756:	2b00      	cmp	r3, #0
 8015758:	e7d9      	b.n	801570e <scalbnf+0x4e>
 801575a:	3019      	adds	r0, #25
 801575c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015760:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8015764:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8015788 <scalbnf+0xc8>
 8015768:	ee07 3a90 	vmov	s15, r3
 801576c:	e7d7      	b.n	801571e <scalbnf+0x5e>
 801576e:	bf00      	nop
 8015770:	ffff3cb0 	.word	0xffff3cb0
 8015774:	4c000000 	.word	0x4c000000
 8015778:	7149f2ca 	.word	0x7149f2ca
 801577c:	f149f2ca 	.word	0xf149f2ca
 8015780:	0da24260 	.word	0x0da24260
 8015784:	8da24260 	.word	0x8da24260
 8015788:	33000000 	.word	0x33000000

0801578c <with_errnof>:
 801578c:	b510      	push	{r4, lr}
 801578e:	ed2d 8b02 	vpush	{d8}
 8015792:	eeb0 8a40 	vmov.f32	s16, s0
 8015796:	4604      	mov	r4, r0
 8015798:	f7ff fbb2 	bl	8014f00 <__errno>
 801579c:	eeb0 0a48 	vmov.f32	s0, s16
 80157a0:	ecbd 8b02 	vpop	{d8}
 80157a4:	6004      	str	r4, [r0, #0]
 80157a6:	bd10      	pop	{r4, pc}

080157a8 <xflowf>:
 80157a8:	b130      	cbz	r0, 80157b8 <xflowf+0x10>
 80157aa:	eef1 7a40 	vneg.f32	s15, s0
 80157ae:	ee27 0a80 	vmul.f32	s0, s15, s0
 80157b2:	2022      	movs	r0, #34	@ 0x22
 80157b4:	f7ff bfea 	b.w	801578c <with_errnof>
 80157b8:	eef0 7a40 	vmov.f32	s15, s0
 80157bc:	e7f7      	b.n	80157ae <xflowf+0x6>
	...

080157c0 <__math_uflowf>:
 80157c0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80157c8 <__math_uflowf+0x8>
 80157c4:	f7ff bff0 	b.w	80157a8 <xflowf>
 80157c8:	10000000 	.word	0x10000000

080157cc <__math_oflowf>:
 80157cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80157d4 <__math_oflowf+0x8>
 80157d0:	f7ff bfea 	b.w	80157a8 <xflowf>
 80157d4:	70000000 	.word	0x70000000

080157d8 <__ieee754_sqrtf>:
 80157d8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80157dc:	4770      	bx	lr
	...

080157e0 <_init>:
 80157e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157e2:	bf00      	nop
 80157e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80157e6:	bc08      	pop	{r3}
 80157e8:	469e      	mov	lr, r3
 80157ea:	4770      	bx	lr

080157ec <_fini>:
 80157ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157ee:	bf00      	nop
 80157f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80157f2:	bc08      	pop	{r3}
 80157f4:	469e      	mov	lr, r3
 80157f6:	4770      	bx	lr
