

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Thu Jul 28 14:21:45 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        fetching_decoding_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.250 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%instruction_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %instruction" [decode.cpp:46]   --->   Operation 2 'read' 'instruction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%d_imm_inst_7_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 7" [decode.cpp:15]   --->   Operation 3 'bitselect' 'd_imm_inst_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d_imm_inst_20_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 20" [decode.cpp:18]   --->   Operation 4 'bitselect' 'd_imm_inst_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%opch_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction_read, i32 5, i32 6"   --->   Operation 5 'partselect' 'opch_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opcl_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction_read, i32 2, i32 4"   --->   Operation 6 'partselect' 'opcl_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.18ns)   --->   "%switch_ln65 = switch i2 %opch_V, void %sw.bb7.i.i, i2 0, void %sw.bb.i.i, i2 1, void %sw.bb3.i.i, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:65]   --->   Operation 7 'switch' 'switch_ln65' <Predicate = true> <Delay = 2.18>
ST_1 : Operation 8 [1/1] (2.18ns)   --->   "%switch_ln19 = switch i3 %opcl_V, void %sw.bb7.i61.i.i, i3 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 1, void %sw.bb1.i43.i.i, i3 2, void %sw.bb2.i46.i.i, i3 3, void %sw.bb3.i49.i.i, i3 4, void %sw.bb4.i52.i.i, i3 5, void %sw.bb5.i55.i.i, i3 6, void %sw.bb6.i58.i.i" [type.cpp:19]   --->   Operation 8 'switch' 'switch_ln19' <Predicate = (opch_V == 1)> <Delay = 2.18>
ST_1 : Operation 9 [1/1] (2.18ns)   --->   "%br_ln26 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:26]   --->   Operation 9 'br' 'br_ln26' <Predicate = (opch_V == 1 & opcl_V == 6)> <Delay = 2.18>
ST_1 : Operation 10 [1/1] (2.18ns)   --->   "%br_ln25 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:25]   --->   Operation 10 'br' 'br_ln25' <Predicate = (opch_V == 1 & opcl_V == 5)> <Delay = 2.18>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%br_ln24 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:24]   --->   Operation 11 'br' 'br_ln24' <Predicate = (opch_V == 1 & opcl_V == 4)> <Delay = 2.18>
ST_1 : Operation 12 [1/1] (2.18ns)   --->   "%br_ln23 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:23]   --->   Operation 12 'br' 'br_ln23' <Predicate = (opch_V == 1 & opcl_V == 3)> <Delay = 2.18>
ST_1 : Operation 13 [1/1] (2.18ns)   --->   "%br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:22]   --->   Operation 13 'br' 'br_ln22' <Predicate = (opch_V == 1 & opcl_V == 2)> <Delay = 2.18>
ST_1 : Operation 14 [1/1] (2.18ns)   --->   "%br_ln21 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:21]   --->   Operation 14 'br' 'br_ln21' <Predicate = (opch_V == 1 & opcl_V == 1)> <Delay = 2.18>
ST_1 : Operation 15 [1/1] (2.18ns)   --->   "%br_ln27 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:27]   --->   Operation 15 'br' 'br_ln27' <Predicate = (opch_V == 1 & opcl_V == 7)> <Delay = 2.18>
ST_1 : Operation 16 [1/1] (2.18ns)   --->   "%switch_ln5 = switch i3 %opcl_V, void %sw.bb7.i92.i.i, i3 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 1, void %sw.bb1.i74.i.i, i3 2, void %sw.bb2.i77.i.i, i3 3, void %sw.bb3.i80.i.i, i3 4, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 5, void %sw.bb5.i86.i.i, i3 6, void %sw.bb6.i89.i.i" [type.cpp:5]   --->   Operation 16 'switch' 'switch_ln5' <Predicate = (opch_V == 0)> <Delay = 2.18>
ST_1 : Operation 17 [1/1] (2.18ns)   --->   "%br_ln12 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:12]   --->   Operation 17 'br' 'br_ln12' <Predicate = (opch_V == 0 & opcl_V == 6)> <Delay = 2.18>
ST_1 : Operation 18 [1/1] (2.18ns)   --->   "%br_ln11 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:11]   --->   Operation 18 'br' 'br_ln11' <Predicate = (opch_V == 0 & opcl_V == 5)> <Delay = 2.18>
ST_1 : Operation 19 [1/1] (2.18ns)   --->   "%br_ln9 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:9]   --->   Operation 19 'br' 'br_ln9' <Predicate = (opch_V == 0 & opcl_V == 3)> <Delay = 2.18>
ST_1 : Operation 20 [1/1] (2.18ns)   --->   "%br_ln8 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:8]   --->   Operation 20 'br' 'br_ln8' <Predicate = (opch_V == 0 & opcl_V == 2)> <Delay = 2.18>
ST_1 : Operation 21 [1/1] (2.18ns)   --->   "%br_ln7 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:7]   --->   Operation 21 'br' 'br_ln7' <Predicate = (opch_V == 0 & opcl_V == 1)> <Delay = 2.18>
ST_1 : Operation 22 [1/1] (2.18ns)   --->   "%br_ln13 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:13]   --->   Operation 22 'br' 'br_ln13' <Predicate = (opch_V == 0 & opcl_V == 7)> <Delay = 2.18>
ST_1 : Operation 23 [1/1] (2.18ns)   --->   "%switch_ln47 = switch i3 %opcl_V, void %sw.bb7.i.i.i, i3 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 1, void %sw.bb1.i.i.i, i3 2, void %sw.bb2.i.i.i, i3 3, void %sw.bb3.i.i.i, i3 4, void %sw.bb4.i.i.i, i3 5, void %sw.bb5.i.i.i, i3 6, void %sw.bb6.i.i.i" [type.cpp:47]   --->   Operation 23 'switch' 'switch_ln47' <Predicate = (opch_V == 3)> <Delay = 2.18>
ST_1 : Operation 24 [1/1] (2.18ns)   --->   "%br_ln54 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:54]   --->   Operation 24 'br' 'br_ln54' <Predicate = (opch_V == 3 & opcl_V == 6)> <Delay = 2.18>
ST_1 : Operation 25 [1/1] (2.18ns)   --->   "%br_ln53 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:53]   --->   Operation 25 'br' 'br_ln53' <Predicate = (opch_V == 3 & opcl_V == 5)> <Delay = 2.18>
ST_1 : Operation 26 [1/1] (2.18ns)   --->   "%br_ln52 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:52]   --->   Operation 26 'br' 'br_ln52' <Predicate = (opch_V == 3 & opcl_V == 4)> <Delay = 2.18>
ST_1 : Operation 27 [1/1] (2.18ns)   --->   "%br_ln51 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:51]   --->   Operation 27 'br' 'br_ln51' <Predicate = (opch_V == 3 & opcl_V == 3)> <Delay = 2.18>
ST_1 : Operation 28 [1/1] (2.18ns)   --->   "%br_ln50 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:50]   --->   Operation 28 'br' 'br_ln50' <Predicate = (opch_V == 3 & opcl_V == 2)> <Delay = 2.18>
ST_1 : Operation 29 [1/1] (2.18ns)   --->   "%br_ln49 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:49]   --->   Operation 29 'br' 'br_ln49' <Predicate = (opch_V == 3 & opcl_V == 1)> <Delay = 2.18>
ST_1 : Operation 30 [1/1] (2.18ns)   --->   "%br_ln55 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [type.cpp:55]   --->   Operation 30 'br' 'br_ln55' <Predicate = (opch_V == 3 & opcl_V == 7)> <Delay = 2.18>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%d_i_type_V_write_assign = phi i3 7, void %sw.bb7.i92.i.i, i3 7, void %sw.bb6.i89.i.i, i3 5, void %sw.bb5.i86.i.i, i3 7, void %sw.bb3.i80.i.i, i3 7, void %sw.bb2.i77.i.i, i3 7, void %sw.bb1.i74.i.i, i3 7, void %sw.bb7.i61.i.i, i3 7, void %sw.bb6.i58.i.i, i3 5, void %sw.bb5.i55.i.i, i3 1, void %sw.bb4.i52.i.i, i3 7, void %sw.bb3.i49.i.i, i3 7, void %sw.bb2.i46.i.i, i3 7, void %sw.bb1.i43.i.i, i3 7, void %sw.bb7.i.i.i, i3 7, void %sw.bb6.i.i.i, i3 7, void %sw.bb5.i.i.i, i3 7, void %sw.bb4.i.i.i, i3 6, void %sw.bb3.i.i.i, i3 7, void %sw.bb2.i.i.i, i3 2, void %sw.bb1.i.i.i, i3 7, void %entry, i3 2, void %sw.bb.i.i, i3 3, void %sw.bb3.i.i, i3 4, void %sw.bb7.i.i, i3 2, void %sw.bb.i.i"   --->   Operation 31 'phi' 'd_i_type_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%d_imm_inst_31_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 31"   --->   Operation 32 'bitselect' 'd_imm_inst_31_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%d_imm_inst_11_8_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction_read, i32 8, i32 11"   --->   Operation 33 'partselect' 'd_imm_inst_11_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.06ns)   --->   "%switch_ln34 = switch i3 %d_i_type_V_write_assign, void %_ZL16decode_immediatejP21decoded_instruction_s.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i" [decode.cpp:34]   --->   Operation 34 'switch' 'switch_ln34' <Predicate = true> <Delay = 2.06>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction_read, i32 25, i32 30"   --->   Operation 35 'partselect' 'tmp_4' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_V_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31_V, i1 %d_imm_inst_7_V, i6 %tmp_4, i4 %d_imm_inst_11_8_V"   --->   Operation 36 'bitconcatenate' 'ret_V_4' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i12 %ret_V_4"   --->   Operation 37 'sext' 'sext_ln75_2' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.06ns)   --->   "%br_ln39 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [decode.cpp:39]   --->   Operation 38 'br' 'br_ln39' <Predicate = (d_i_type_V_write_assign == 4)> <Delay = 2.06>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction_read, i32 25, i32 31"   --->   Operation 39 'partselect' 'tmp_2' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction_read, i32 7, i32 11"   --->   Operation 40 'partselect' 'tmp_3' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_V_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %tmp_3"   --->   Operation 41 'bitconcatenate' 'ret_V_3' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i12 %ret_V_3"   --->   Operation 42 'sext' 'sext_ln75_1' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.06ns)   --->   "%br_ln38 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [decode.cpp:38]   --->   Operation 43 'br' 'br_ln38' <Predicate = (d_i_type_V_write_assign == 3)> <Delay = 2.06>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_V = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction_read, i32 20, i32 31"   --->   Operation 44 'partselect' 'ret_V' <Predicate = (d_i_type_V_write_assign == 2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %ret_V"   --->   Operation 45 'sext' 'sext_ln75' <Predicate = (d_i_type_V_write_assign == 2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.06ns)   --->   "%br_ln37 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [decode.cpp:37]   --->   Operation 46 'br' 'br_ln37' <Predicate = (d_i_type_V_write_assign == 2)> <Delay = 2.06>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_V_2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction_read, i32 12, i32 31"   --->   Operation 47 'partselect' 'ret_V_2' <Predicate = (d_i_type_V_write_assign == 5)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.06ns)   --->   "%br_ln40 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [decode.cpp:40]   --->   Operation 48 'br' 'br_ln40' <Predicate = (d_i_type_V_write_assign == 5)> <Delay = 2.06>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction_read, i32 12, i32 19"   --->   Operation 49 'partselect' 'tmp' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction_read, i32 21, i32 30"   --->   Operation 50 'partselect' 'tmp_1' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_V_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31_V, i8 %tmp, i1 %d_imm_inst_20_V, i10 %tmp_1"   --->   Operation 51 'bitconcatenate' 'ret_V_1' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.06ns)   --->   "%br_ln41 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [decode.cpp:41]   --->   Operation 52 'br' 'br_ln41' <Predicate = (d_i_type_V_write_assign == 6)> <Delay = 2.06>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%d_i_imm_V_write_assign = phi i20 %ret_V_1, void %sw.bb35.i, i20 %ret_V_2, void %sw.bb31.i, i20 %sext_ln75_2, void %sw.bb26.i, i20 %sext_ln75_1, void %sw.bb21.i, i20 %sext_ln75, void %sw.bb17.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit"   --->   Operation 53 'phi' 'd_i_imm_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%newret = insertvalue i23 <undef>, i3 %d_i_type_V_write_assign"   --->   Operation 54 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i23 %newret, i20 %d_i_imm_V_write_assign"   --->   Operation 55 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln1544 = ret i23 %newret2"   --->   Operation 56 'ret' 'ret_ln1544' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
instruction_read        (read          ) [ 00]
d_imm_inst_7_V          (bitselect     ) [ 00]
d_imm_inst_20_V         (bitselect     ) [ 00]
opch_V                  (partselect    ) [ 01]
opcl_V                  (partselect    ) [ 01]
switch_ln65             (switch        ) [ 00]
switch_ln19             (switch        ) [ 00]
br_ln26                 (br            ) [ 00]
br_ln25                 (br            ) [ 00]
br_ln24                 (br            ) [ 00]
br_ln23                 (br            ) [ 00]
br_ln22                 (br            ) [ 00]
br_ln21                 (br            ) [ 00]
br_ln27                 (br            ) [ 00]
switch_ln5              (switch        ) [ 00]
br_ln12                 (br            ) [ 00]
br_ln11                 (br            ) [ 00]
br_ln9                  (br            ) [ 00]
br_ln8                  (br            ) [ 00]
br_ln7                  (br            ) [ 00]
br_ln13                 (br            ) [ 00]
switch_ln47             (switch        ) [ 00]
br_ln54                 (br            ) [ 00]
br_ln53                 (br            ) [ 00]
br_ln52                 (br            ) [ 00]
br_ln51                 (br            ) [ 00]
br_ln50                 (br            ) [ 00]
br_ln49                 (br            ) [ 00]
br_ln55                 (br            ) [ 00]
d_i_type_V_write_assign (phi           ) [ 01]
d_imm_inst_31_V         (bitselect     ) [ 00]
d_imm_inst_11_8_V       (partselect    ) [ 00]
switch_ln34             (switch        ) [ 00]
tmp_4                   (partselect    ) [ 00]
ret_V_4                 (bitconcatenate) [ 00]
sext_ln75_2             (sext          ) [ 00]
br_ln39                 (br            ) [ 00]
tmp_2                   (partselect    ) [ 00]
tmp_3                   (partselect    ) [ 00]
ret_V_3                 (bitconcatenate) [ 00]
sext_ln75_1             (sext          ) [ 00]
br_ln38                 (br            ) [ 00]
ret_V                   (partselect    ) [ 00]
sext_ln75               (sext          ) [ 00]
br_ln37                 (br            ) [ 00]
ret_V_2                 (partselect    ) [ 00]
br_ln40                 (br            ) [ 00]
tmp                     (partselect    ) [ 00]
tmp_1                   (partselect    ) [ 00]
ret_V_1                 (bitconcatenate) [ 00]
br_ln41                 (br            ) [ 00]
d_i_imm_V_write_assign  (phi           ) [ 00]
newret                  (insertvalue   ) [ 00]
newret2                 (insertvalue   ) [ 00]
ret_ln1544              (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="instruction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="instruction"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="instruction_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="instruction_read/1 "/>
</bind>
</comp>

<comp id="92" class="1005" name="d_i_type_V_write_assign_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="94" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_i_type_V_write_assign (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="d_i_type_V_write_assign_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="4" bw="3" slack="0"/>
<pin id="101" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="1" slack="0"/>
<pin id="103" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="8" bw="1" slack="0"/>
<pin id="105" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="10" bw="1" slack="0"/>
<pin id="107" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="12" bw="1" slack="0"/>
<pin id="109" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="14" bw="1" slack="0"/>
<pin id="111" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="16" bw="3" slack="0"/>
<pin id="113" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="18" bw="1" slack="0"/>
<pin id="115" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="20" bw="1" slack="0"/>
<pin id="117" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="22" bw="1" slack="0"/>
<pin id="119" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="24" bw="1" slack="0"/>
<pin id="121" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="26" bw="1" slack="0"/>
<pin id="123" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="28" bw="1" slack="0"/>
<pin id="125" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="30" bw="1" slack="0"/>
<pin id="127" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="32" bw="1" slack="0"/>
<pin id="129" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="34" bw="2" slack="0"/>
<pin id="131" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="36" bw="1" slack="0"/>
<pin id="133" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="38" bw="3" slack="0"/>
<pin id="135" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="40" bw="1" slack="0"/>
<pin id="137" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="42" bw="3" slack="0"/>
<pin id="139" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="44" bw="3" slack="0"/>
<pin id="141" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="46" bw="3" slack="0"/>
<pin id="143" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="48" bw="3" slack="0"/>
<pin id="145" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="50" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_i_type_V_write_assign/1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="d_i_imm_V_write_assign_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="20" slack="2147483647"/>
<pin id="174" dir="1" index="1" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_i_imm_V_write_assign (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="d_i_imm_V_write_assign_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="20" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="20" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="4" bw="12" slack="0"/>
<pin id="181" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="12" slack="0"/>
<pin id="183" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="8" bw="12" slack="0"/>
<pin id="185" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="10" bw="1" slack="0"/>
<pin id="187" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="12" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_i_imm_V_write_assign/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="d_imm_inst_7_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_imm_inst_7_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="d_imm_inst_20_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_imm_inst_20_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="opch_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="0" index="3" bw="4" slack="0"/>
<pin id="211" dir="1" index="4" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="opch_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="opcl_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="0" index="3" bw="4" slack="0"/>
<pin id="221" dir="1" index="4" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="opcl_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="d_imm_inst_31_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_imm_inst_31_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="d_imm_inst_11_8_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="0" index="3" bw="5" slack="0"/>
<pin id="239" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_imm_inst_11_8_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ret_V_4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="0" index="4" bw="4" slack="0"/>
<pin id="260" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln75_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="0" index="3" bw="6" slack="0"/>
<pin id="276" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="0" index="3" bw="5" slack="0"/>
<pin id="286" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="ret_V_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln75_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="ret_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="0" index="3" bw="6" slack="0"/>
<pin id="309" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln75_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="ret_V_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="20" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="0" index="3" bw="6" slack="0"/>
<pin id="324" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="ret_V_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="20" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="0" index="3" bw="1" slack="0"/>
<pin id="355" dir="0" index="4" bw="10" slack="0"/>
<pin id="356" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="newret_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="23" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="newret2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="23" slack="0"/>
<pin id="371" dir="0" index="1" bw="20" slack="0"/>
<pin id="372" dir="1" index="2" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="95" pin=6"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="95" pin=8"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="95" pin=10"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="95" pin=12"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="95" pin=14"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="95" pin=16"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="95" pin=18"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="95" pin=20"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="95" pin=22"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="95" pin=24"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="95" pin=26"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="95" pin=28"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="95" pin=30"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="95" pin=32"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="95" pin=34"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="95" pin=36"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="95" pin=38"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="95" pin=40"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="95" pin=42"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="95" pin=44"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="95" pin=46"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="95" pin=48"/></net>

<net id="189"><net_src comp="82" pin="0"/><net_sink comp="175" pin=10"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="86" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="86" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="212"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="86" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="86" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="86" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="86" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="86" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="226" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="190" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="244" pin="4"/><net_sink comp="254" pin=3"/></net>

<net id="265"><net_src comp="234" pin="4"/><net_sink comp="254" pin=4"/></net>

<net id="269"><net_src comp="254" pin="5"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="86" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="86" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="296"><net_src comp="64" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="271" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="281" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="175" pin=6"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="86" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="8" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="317"><net_src comp="304" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="175" pin=8"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="86" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="329"><net_src comp="319" pin="4"/><net_sink comp="175" pin=2"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="86" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="76" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="86" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="78" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="357"><net_src comp="80" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="226" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="330" pin="4"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="198" pin="3"/><net_sink comp="350" pin=3"/></net>

<net id="361"><net_src comp="340" pin="4"/><net_sink comp="350" pin=4"/></net>

<net id="362"><net_src comp="350" pin="5"/><net_sink comp="175" pin=0"/></net>

<net id="367"><net_src comp="84" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="95" pin="50"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="175" pin="12"/><net_sink comp="369" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decode : instruction | {1 }
  - Chain level:
	State 1
		switch_ln65 : 1
		switch_ln19 : 1
		switch_ln5 : 1
		switch_ln47 : 1
		d_i_type_V_write_assign : 2
		switch_ln34 : 3
		ret_V_4 : 1
		sext_ln75_2 : 2
		ret_V_3 : 1
		sext_ln75_1 : 2
		sext_ln75 : 1
		ret_V_1 : 1
		d_i_imm_V_write_assign : 4
		newret : 3
		newret2 : 5
		ret_ln1544 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|   read   | instruction_read_read_fu_86 |
|----------|-----------------------------|
|          |    d_imm_inst_7_V_fu_190    |
| bitselect|    d_imm_inst_20_V_fu_198   |
|          |    d_imm_inst_31_V_fu_226   |
|----------|-----------------------------|
|          |        opch_V_fu_206        |
|          |        opcl_V_fu_216        |
|          |   d_imm_inst_11_8_V_fu_234  |
|          |         tmp_4_fu_244        |
|partselect|         tmp_2_fu_271        |
|          |         tmp_3_fu_281        |
|          |         ret_V_fu_304        |
|          |        ret_V_2_fu_319       |
|          |          tmp_fu_330         |
|          |         tmp_1_fu_340        |
|----------|-----------------------------|
|          |        ret_V_4_fu_254       |
|bitconcatenate|        ret_V_3_fu_291       |
|          |        ret_V_1_fu_350       |
|----------|-----------------------------|
|          |      sext_ln75_2_fu_266     |
|   sext   |      sext_ln75_1_fu_299     |
|          |       sext_ln75_fu_314      |
|----------|-----------------------------|
|insertvalue|        newret_fu_363        |
|          |        newret2_fu_369       |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|d_i_imm_V_write_assign_reg_172|   20   |
|d_i_type_V_write_assign_reg_92|    3   |
+------------------------------+--------+
|             Total            |   23   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   23   |
+-----------+--------+
|   Total   |   23   |
+-----------+--------+
