{
  "meta": {
    "version": 2
  },
  "DESIGN_NAME": "counter_dut",
  "VERILOG_FILES": ["./counter_dut.v"],
  "PNR_SDC_FILE": ["./counter.sdc"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10.0,
  "SYNTH_STRATEGY": "AREA 0"
}
