(name elsif)

(trigger
    (tab elsif))

(only-in source.vhdl)

(snippet [elsif %{1="expression"} then
	%{0}])