Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0x1cd501b0

Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'RX' to bel 'X13/Y0/io1'
Info: constrained 'TX' to bel 'X15/Y0/io0'
Info: constrained 'BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'LEDR_N' to bel 'X17/Y0/io0'
Info: constrained 'LEDG_N' to bel 'X13/Y31/io0'
Info: constrained 'LED1' to bel 'X18/Y31/io0'
Info: constrained 'LED2' to bel 'X18/Y31/io1'
Info: constrained 'LED3' to bel 'X19/Y31/io1'
Info: constrained 'LED4' to bel 'X19/Y31/io0'
Info: constrained 'LED5' to bel 'X18/Y0/io1'
Info: constrained 'BTN1' to bel 'X19/Y0/io1'
Info: constrained 'BTN2' to bel 'X21/Y0/io1'
Info: constrained 'BTN3' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3908 LCs used as LUT4 only
Info:      515 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      668 LCs used as DFF only
Info: Packing carries..
Info:       20 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1239)
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 84)
Info: promoting cpu0.div_go [reset] (fanout 68)
Info: promoting cpu0.mem_data_in_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.mem_data_in_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.div0.step_SB_LUT4_I1_O [cen] (fanout 66)
Info: promoting cpu0.alu0.cmp_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_LUT4_I2_O [cen] (fanout 65)
Info: promoting cpu0.div0.step_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       34 LCs used to legalise carry chains.
Info: Checksum: 0x5429a815

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x37a97e14

Info: Device utilisation:
Info: 	         ICESTORM_LC:  5147/ 5280    97%
Info: 	        ICESTORM_RAM:    26/   30    86%
Info: 	               SB_IO:    14/   96    14%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 5189 cells.
Info:   initial placement placed 500/5189 cells
Info:   initial placement placed 1000/5189 cells
Info:   initial placement placed 1500/5189 cells
Info:   initial placement placed 2000/5189 cells
Info:   initial placement placed 2500/5189 cells
Info:   initial placement placed 3000/5189 cells
Info:   initial placement placed 3500/5189 cells
Info:   initial placement placed 4000/5189 cells
Info:   initial placement placed 4500/5189 cells
Info:   initial placement placed 5000/5189 cells
Info:   initial placement placed 5189/5189 cells
Info: Initial placement time 2.38s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 5776, wirelen = 141545
Info:   at iteration #5: temp = 0.062500, timing cost = 5244, wirelen = 142428
Info:   at iteration #10: temp = 0.020503, timing cost = 6865, wirelen = 140939
Info:   at iteration #15: temp = 0.014239, timing cost = 6436, wirelen = 137444
Info:   at iteration #20: temp = 0.011598, timing cost = 6274, wirelen = 134321
Info:   at iteration #25: temp = 0.008974, timing cost = 5652, wirelen = 134953
Info:   at iteration #30: temp = 0.006944, timing cost = 6931, wirelen = 134360
Info:   at iteration #35: temp = 0.005373, timing cost = 6968, wirelen = 133667
Info:   at iteration #40: temp = 0.004158, timing cost = 5558, wirelen = 134423
Info:   at iteration #45: temp = 0.003386, timing cost = 5036, wirelen = 132890
Info:   at iteration #50: temp = 0.002620, timing cost = 6436, wirelen = 133156
Info:   at iteration #55: temp = 0.002134, timing cost = 7653, wirelen = 131592
Info:   at iteration #60: temp = 0.001651, timing cost = 6310, wirelen = 132435
Info:   at iteration #65: temp = 0.001278, timing cost = 4966, wirelen = 131709
Info:   at iteration #70: temp = 0.000989, timing cost = 6081, wirelen = 131246
Info:   at iteration #75: temp = 0.000765, timing cost = 6562, wirelen = 130553
Info:   at iteration #80: temp = 0.000623, timing cost = 6661, wirelen = 130176
Info:   at iteration #85: temp = 0.000482, timing cost = 6228, wirelen = 130514
Info:   at iteration #90: temp = 0.000393, timing cost = 5418, wirelen = 128841
Info:   at iteration #95: temp = 0.000320, timing cost = 7122, wirelen = 127900
Info:   at iteration #100: temp = 0.000248, timing cost = 6212, wirelen = 127259
Info:   at iteration #105: temp = 0.000212, timing cost = 7109, wirelen = 124835
Info:   at iteration #110: temp = 0.000173, timing cost = 6830, wirelen = 122566
Info:   at iteration #115: temp = 0.000148, timing cost = 6388, wirelen = 120325
Info:   at iteration #120: temp = 0.000127, timing cost = 7388, wirelen = 117134
Info:   at iteration #125: temp = 0.000115, timing cost = 6147, wirelen = 112200
Info:   at iteration #130: temp = 0.000098, timing cost = 8203, wirelen = 110095
Info:   at iteration #135: temp = 0.000093, timing cost = 7015, wirelen = 105950
Info:   at iteration #140: temp = 0.000084, timing cost = 7659, wirelen = 101050
Info:   at iteration #145: temp = 0.000076, timing cost = 8243, wirelen = 96789
Info:   at iteration #150: temp = 0.000072, timing cost = 5684, wirelen = 91937
Info:   at iteration #155: temp = 0.000069, timing cost = 7109, wirelen = 88151
Info:   at iteration #160: temp = 0.000065, timing cost = 6215, wirelen = 83774
Info:   at iteration #165: temp = 0.000062, timing cost = 5764, wirelen = 79478
Info:   at iteration #170: temp = 0.000056, timing cost = 5902, wirelen = 77250
Info:   at iteration #175: temp = 0.000056, timing cost = 7148, wirelen = 72091
Info:   at iteration #180: temp = 0.000053, timing cost = 6965, wirelen = 68325
Info:   at iteration #185: temp = 0.000050, timing cost = 7137, wirelen = 65935
Info:   at iteration #190: temp = 0.000048, timing cost = 5462, wirelen = 63083
Info:   at iteration #195: temp = 0.000046, timing cost = 5638, wirelen = 59316
Info: Legalising relative constraints...
Info:     moved 263 cells, 172 unplaced (after legalising chains)
Info:        average distance 2.626832
Info:        maximum distance 7.280110
Info:     moved 473 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.726171
Info:        maximum distance 20.124611
Info:   at iteration #200: temp = 0.000043, timing cost = 6057, wirelen = 55921
Info:   at iteration #205: temp = 0.000043, timing cost = 6533, wirelen = 51260
Info:   at iteration #210: temp = 0.000043, timing cost = 5879, wirelen = 48512
Info:   at iteration #215: temp = 0.000041, timing cost = 6267, wirelen = 47050
Info:   at iteration #220: temp = 0.000039, timing cost = 4993, wirelen = 44854
Info:   at iteration #225: temp = 0.000037, timing cost = 5675, wirelen = 42459
Info:   at iteration #230: temp = 0.000037, timing cost = 5580, wirelen = 40156
Info:   at iteration #235: temp = 0.000035, timing cost = 6052, wirelen = 38334
Info:   at iteration #240: temp = 0.000032, timing cost = 5010, wirelen = 36973
Info:   at iteration #245: temp = 0.000029, timing cost = 5500, wirelen = 35593
Info:   at iteration #250: temp = 0.000027, timing cost = 5410, wirelen = 34303
Info:   at iteration #255: temp = 0.000025, timing cost = 5261, wirelen = 33051
Info:   at iteration #260: temp = 0.000022, timing cost = 5206, wirelen = 31805
Info:   at iteration #265: temp = 0.000020, timing cost = 5174, wirelen = 30997
Info:   at iteration #270: temp = 0.000015, timing cost = 4773, wirelen = 29709
Info:   at iteration #275: temp = 0.000010, timing cost = 5220, wirelen = 28554
Info:   at iteration #280: temp = 0.000006, timing cost = 5135, wirelen = 27832
Info:   at iteration #285: temp = 0.000003, timing cost = 5034, wirelen = 27546
Info:   at iteration #290: temp = 0.000001, timing cost = 4958, wirelen = 27433
Info:   at iteration #295: temp = 0.000000, timing cost = 5021, wirelen = 27383
Info:   at iteration #300: temp = 0.000000, timing cost = 5052, wirelen = 27360
Info:   at iteration #304: temp = 0.000000, timing cost = 5049, wirelen = 27361 
Info: SA placement time 100.09s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.93 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 54.86 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 14.18 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 41.19 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 11.35 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 11564,  14995) |*****+
Info: [ 14995,  18426) |********+
Info: [ 18426,  21857) |*********************+
Info: [ 21857,  25288) |*******+
Info: [ 25288,  28719) |*******+
Info: [ 28719,  32150) |****************************+
Info: [ 32150,  35581) |*************************************+
Info: [ 35581,  39012) |******************************************+
Info: [ 39012,  42443) |******************+
Info: [ 42443,  45874) |**************+
Info: [ 45874,  49305) |*******+
Info: [ 49305,  52736) |**********+
Info: [ 52736,  56167) |********+
Info: [ 56167,  59598) |***************+
Info: [ 59598,  63029) |*****************+
Info: [ 63029,  66460) |****************************+
Info: [ 66460,  69891) |***********************+
Info: [ 69891,  73322) |************************************************************ 
Info: [ 73322,  76753) |*******************************************+
Info: [ 76753,  80184) |********************************************************+
Info: Checksum: 0x5bf75721

Info: Routing..
Info: Setting up routing queue.
Info: Routing 18225 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       11        988 |   11   988 |     17284
Info:       2000 |       55       1944 |   44   956 |     16393
Info:       3000 |      111       2888 |   56   944 |     15502
Info:       4000 |      228       3771 |  117   883 |     14727
Info:       5000 |      368       4631 |  140   860 |     13956
Info:       6000 |      595       5404 |  227   773 |     13269
Info:       7000 |      871       6128 |  276   724 |     12713
Info:       8000 |     1170       6829 |  299   701 |     12200
Info:       9000 |     1486       7513 |  316   684 |     11760
Info:      10000 |     1883       8116 |  397   603 |     11428
Info:      11000 |     2241       8758 |  358   642 |     11083
Info:      12000 |     2678       9321 |  437   563 |     10881
Info:      13000 |     2984      10015 |  306   694 |     10498
Info:      14000 |     3340      10659 |  356   644 |     10112
Info:      15000 |     3791      11208 |  451   549 |      9947
Info:      16000 |     4231      11768 |  440   560 |      9672
Info:      17000 |     4481      12518 |  250   750 |      9078
Info:      18000 |     4955      13044 |  474   526 |      8963
Info:      19000 |     5371      13628 |  416   584 |      8756
Info:      20000 |     5852      14147 |  481   519 |      8558
Info:      21000 |     6377      14622 |  525   475 |      8394
Info:      22000 |     6812      15187 |  435   565 |      8184
Info:      23000 |     7342      15657 |  530   470 |      8009
Info:      24000 |     7896      16103 |  554   446 |      7900
Info:      25000 |     8457      16542 |  561   439 |      7783
Info:      26000 |     8975      17024 |  518   482 |      7646
Info:      27000 |     9487      17512 |  512   488 |      7503
Info:      28000 |     9974      18025 |  487   513 |      7353
Info:      29000 |    10488      18511 |  514   486 |      7188
Info:      30000 |    11045      18954 |  557   443 |      7087
Info:      31000 |    11557      19442 |  512   488 |      6905
Info:      32000 |    12082      19917 |  525   475 |      6734
Info:      33000 |    12549      20450 |  467   533 |      6510
Info:      34000 |    13113      20886 |  564   436 |      6371
Info:      35000 |    13597      21402 |  484   516 |      6184
Info:      36000 |    14096      21903 |  499   501 |      5975
Info:      37000 |    14569      22430 |  473   527 |      5816
Info:      38000 |    15044      22955 |  475   525 |      5553
Info:      39000 |    15559      23440 |  515   485 |      5455
Info:      40000 |    16010      23989 |  451   549 |      5151
Info:      41000 |    16522      24477 |  512   488 |      4980
Info:      42000 |    17071      24928 |  549   451 |      4779
Info:      43000 |    17564      25435 |  493   507 |      4581
Info:      44000 |    18090      25909 |  526   474 |      4447
Info:      45000 |    18552      26447 |  462   538 |      4212
Info:      46000 |    19142      26857 |  590   410 |      4178
Info:      47000 |    19665      27334 |  523   477 |      4045
Info:      48000 |    20182      27817 |  517   483 |      3925
Info:      49000 |    20646      28353 |  464   536 |      3661
Info:      50000 |    21157      28842 |  511   489 |      3401
Info:      51000 |    21708      29291 |  551   449 |      3277
Info:      52000 |    22276      29723 |  568   432 |      3187
Info:      53000 |    22748      30251 |  472   528 |      2903
Info:      54000 |    23261      30738 |  513   487 |      2696
Info:      55000 |    23814      31185 |  553   447 |      2665
Info:      56000 |    24424      31575 |  610   390 |      2619
Info:      57000 |    25037      31962 |  613   387 |      2588
Info:      58000 |    25573      32426 |  536   464 |      2503
Info:      59000 |    26098      32901 |  525   475 |      2465
Info:      60000 |    26660      33339 |  562   438 |      2440
Info:      61000 |    27218      33781 |  558   442 |      2415
Info:      62000 |    27791      34208 |  573   427 |      2400
Info:      63000 |    28389      34610 |  598   402 |      2352
Info:      64000 |    28957      35042 |  568   432 |      2356
Info:      65000 |    29549      35450 |  592   408 |      2327
Info:      66000 |    30132      35867 |  583   417 |      2312
Info:      67000 |    30730      36269 |  598   402 |      2291
Info:      68000 |    31380      36619 |  650   350 |      2242
Info:      69000 |    31929      37070 |  549   451 |      2158
Info:      70000 |    32521      37478 |  592   408 |      2135
Info:      71000 |    33110      37889 |  589   411 |      2090
Info:      72000 |    33724      38275 |  614   386 |      2120
Info:      73000 |    34250      38749 |  526   474 |      2055
Info:      74000 |    34766      39233 |  516   484 |      1974
Info:      75000 |    35307      39692 |  541   459 |      1899
Info:      76000 |    35871      40128 |  564   436 |      1787
Info:      77000 |    36413      40586 |  542   458 |      1616
Info:      78000 |    36969      41030 |  556   444 |      1520
Info:      79000 |    37524      41475 |  555   445 |      1446
Info:      80000 |    38083      41916 |  559   441 |      1369
Info:      81000 |    38690      42309 |  607   393 |      1308
Info:      82000 |    39277      42722 |  587   413 |      1239
Info:      83000 |    39846      43153 |  569   431 |      1146
Info:      84000 |    40286      43713 |  440   560 |       809
Info:      85000 |    40708      44291 |  422   578 |       514
Info:      86000 |    41195      44804 |  487   513 |       416
Info:      87000 |    41635      45364 |  440   560 |       277
Info:      87912 |    42038      45874 |  403   510 |         0
Info: Routing complete.
Info: Route time 46.01s
Info: Checksum: 0xa2bc5136

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_5_DFFLC.O
Info:  4.2  5.6    Net cpu0.R0[0] budget -2.479000 ns (8,10) -> (13,4)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3  6.9  Source cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.4  9.3    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 budget -2.160000 ns (13,4) -> (14,4)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 10.6  Source cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 12.4    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2 budget -3.865000 ns (14,4) -> (14,5)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_LC.I2
Info:  1.2 13.6  Source cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_LC.O
Info:  1.8 15.3    Net cpu0.alu0.b_SB_LUT4_O_23_I2 budget -2.407000 ns (14,5) -> (13,6)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_LC.I2
Info:  1.2 16.5  Source cpu0.alu0.b_SB_LUT4_O_23_LC.O
Info:  3.7 20.3    Net cpu0.alu_b[2] budget -1.694000 ns (13,6) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_I2_SB_LUT4_O_LC.I3
Info:  0.9 21.1  Source cpu0.alu0.sub_SB_LUT4_O_8_I2_SB_LUT4_O_LC.O
Info:  1.8 22.9    Net cpu0.alu0.sub_SB_LUT4_O_8_I2 budget -2.277000 ns (14,14) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_LC.I2
Info:  0.6 23.5  Source cpu0.alu0.sub_SB_LUT4_O_8_LC.COUT
Info:  0.0 23.5    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[3] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_6_LC.CIN
Info:  0.3 23.8  Source cpu0.alu0.sub_SB_LUT4_O_6_LC.COUT
Info:  0.0 23.8    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_5_LC.CIN
Info:  0.3 24.1  Source cpu0.alu0.sub_SB_LUT4_O_5_LC.COUT
Info:  0.0 24.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_4_LC.CIN
Info:  0.3 24.3  Source cpu0.alu0.sub_SB_LUT4_O_4_LC.COUT
Info:  0.0 24.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_3_LC.CIN
Info:  0.3 24.6  Source cpu0.alu0.sub_SB_LUT4_O_3_LC.COUT
Info:  0.0 24.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (15,15) -> (15,15)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_2_LC.CIN
Info:  0.3 24.9  Source cpu0.alu0.sub_SB_LUT4_O_2_LC.COUT
Info:  0.6 25.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (15,15) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_1_LC.CIN
Info:  0.3 25.7  Source cpu0.alu0.sub_SB_LUT4_O_1_LC.COUT
Info:  0.0 25.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_LC.CIN
Info:  0.3 26.0  Source cpu0.alu0.sub_SB_LUT4_O_LC.COUT
Info:  0.0 26.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_29_LC.CIN
Info:  0.3 26.3  Source cpu0.alu0.sub_SB_LUT4_O_29_LC.COUT
Info:  0.0 26.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_28_LC.CIN
Info:  0.3 26.6  Source cpu0.alu0.sub_SB_LUT4_O_28_LC.COUT
Info:  0.0 26.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_27_LC.CIN
Info:  0.3 26.8  Source cpu0.alu0.sub_SB_LUT4_O_27_LC.COUT
Info:  0.0 26.8    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_26_LC.CIN
Info:  0.3 27.1  Source cpu0.alu0.sub_SB_LUT4_O_26_LC.COUT
Info:  0.0 27.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_25_LC.CIN
Info:  0.3 27.4  Source cpu0.alu0.sub_SB_LUT4_O_25_LC.COUT
Info:  0.0 27.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (15,16) -> (15,16)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_24_LC.CIN
Info:  0.3 27.7  Source cpu0.alu0.sub_SB_LUT4_O_24_LC.COUT
Info:  0.6 28.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (15,16) -> (15,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_23_LC.CIN
Info:  0.3 28.5  Source cpu0.alu0.sub_SB_LUT4_O_23_LC.COUT
Info:  0.0 28.5    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (15,17) -> (15,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_22_LC.CIN
Info:  0.3 28.8  Source cpu0.alu0.sub_SB_LUT4_O_22_LC.COUT
Info:  0.0 28.8    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (15,17) -> (15,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_21_LC.CIN
Info:  0.3 29.1  Source cpu0.alu0.sub_SB_LUT4_O_21_LC.COUT
Info:  0.0 29.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (15,17) -> (15,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_20_LC.CIN
Info:  0.3 29.3  Source cpu0.alu0.sub_SB_LUT4_O_20_LC.COUT
Info:  0.0 29.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (15,17) -> (15,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_18_LC.CIN
Info:  0.3 29.6  Source cpu0.alu0.sub_SB_LUT4_O_18_LC.COUT
Info:  0.0 29.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (15,17) -> (15,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_17_LC.CIN
Info:  0.3 29.9  Source cpu0.alu0.sub_SB_LUT4_O_17_LC.COUT
Info:  0.0 29.9    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (15,17) -> (15,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_16_LC.CIN
Info:  0.3 30.2  Source cpu0.alu0.sub_SB_LUT4_O_16_LC.COUT
Info:  0.0 30.2    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (15,17) -> (15,17)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_15_LC.CIN
Info:  0.3 30.4  Source cpu0.alu0.sub_SB_LUT4_O_15_LC.COUT
Info:  0.6 31.0    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (15,17) -> (15,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_14_LC.CIN
Info:  0.3 31.3  Source cpu0.alu0.sub_SB_LUT4_O_14_LC.COUT
Info:  0.0 31.3    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (15,18) -> (15,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_13_LC.CIN
Info:  0.3 31.6  Source cpu0.alu0.sub_SB_LUT4_O_13_LC.COUT
Info:  0.0 31.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (15,18) -> (15,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_12_LC.CIN
Info:  0.3 31.8  Source cpu0.alu0.sub_SB_LUT4_O_12_LC.COUT
Info:  0.0 31.8    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (15,18) -> (15,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_11_LC.CIN
Info:  0.3 32.1  Source cpu0.alu0.sub_SB_LUT4_O_11_LC.COUT
Info:  0.0 32.1    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (15,18) -> (15,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_10_LC.CIN
Info:  0.3 32.4  Source cpu0.alu0.sub_SB_LUT4_O_10_LC.COUT
Info:  0.0 32.4    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (15,18) -> (15,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_9_LC.CIN
Info:  0.3 32.7  Source cpu0.alu0.sub_SB_LUT4_O_9_LC.COUT
Info:  0.0 32.7    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (15,18) -> (15,18)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_7_LC.CIN
Info:  0.3 32.9  Source cpu0.alu0.sub_SB_LUT4_O_7_LC.COUT
Info:  0.7 33.6    Net cpu0.div0.step_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[31] budget 0.660000 ns (15,18) -> (15,18)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_O_LC.I3
Info:  0.9 34.5  Source cpu0.alu0.cmp_SB_LUT4_O_LC.O
Info:  3.5 38.0    Net cpu0.alu0.cmp[10] budget -1.511000 ns (15,18) -> (21,16)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I2_LC.I2
Info:  1.2 39.2  Source cpu0.alu0.cmp_SB_LUT4_I2_LC.O
Info:  2.8 42.0    Net cpu0.alu0.cmp_SB_LUT4_I2_O budget -0.176000 ns (21,16) -> (17,16)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 43.3  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 45.0    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -1.093000 ns (17,16) -> (17,16)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 46.3  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.0 49.2    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -1.252000 ns (17,16) -> (20,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 50.5  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 52.3    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -0.771000 ns (20,13) -> (21,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 53.5  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.0 57.6    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1 budget -0.216000 ns (21,13) -> (11,16)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 58.4  Source cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 60.2    Net cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.330000 ns (11,16) -> (10,16)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 61.4  Source cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 63.2    Net cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.144000 ns (10,16) -> (9,15)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 64.0  Source cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.1 68.2    Net cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I3 budget 0.602000 ns (9,15) -> (2,10)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 69.1  Source cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  4.7 73.8    Net cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_I2_O budget -0.607000 ns (2,10) -> (5,18)
Info:                Sink cpu0.r[14]_SB_DFFESR_Q_12_DFFLC.I0
Info:  1.2 75.0  Setup cpu0.r[14]_SB_DFFESR_Q_12_DFFLC.I0
Info: 27.8 ns logic, 47.2 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_DSP.O_1
Info:  3.5  3.6    Net cpu0.alu0.mult_al_bh[1] budget 0.000000 ns (25,23) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  0.6  4.2  Source cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.5  Source cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.8  Source cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.0  Source cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.3  Source cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.6  Source cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.6    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7] budget 0.000000 ns (24,19) -> (24,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.9  Source cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  6.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8] budget 0.560000 ns (24,19) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.7  Source cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.7    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.0  Source cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.3  Source cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.5  Source cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.8  Source cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.1  Source cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.1    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.4  Source cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15] budget 0.000000 ns (24,20) -> (24,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.7  Source cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  9.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16] budget 0.560000 ns (24,20) -> (24,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.5  Source cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17] budget 0.000000 ns (24,21) -> (24,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.8  Source cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18] budget 0.000000 ns (24,21) -> (24,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.0  Source cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19] budget 0.000000 ns (24,21) -> (24,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.3  Source cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20] budget 0.000000 ns (24,21) -> (24,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.6  Source cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.6    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21] budget 0.000000 ns (24,21) -> (24,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.9  Source cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22] budget 0.000000 ns (24,21) -> (24,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.2  Source cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23] budget 0.000000 ns (24,21) -> (24,21)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.4  Source cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 12.6    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24] budget 1.220000 ns (24,21) -> (24,22)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 13.5  Source cpu0.alu0.mult64_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  4.2 17.7    Net cpu0.alu0.mult64_SB_LUT4_O_21_I1_SB_LUT4_O_I2 budget 1.720000 ns (24,22) -> (24,7)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_I1_SB_LUT4_O_LC.I2
Info:  1.2 19.0  Source cpu0.alu0.mult64_SB_LUT4_O_21_I1_SB_LUT4_O_LC.O
Info:  2.4 21.4    Net cpu0.alu0.mult64_SB_LUT4_O_21_I1 budget 2.109000 ns (24,7) -> (23,9)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_LC.I1
Info:  0.7 22.0  Source cpu0.alu0.mult64_SB_LUT4_O_21_LC.COUT
Info:  0.6 22.6    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[41] budget 0.560000 ns (23,9) -> (23,10)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO_SB_CARRY_CO_14_I0_SB_LUT4_I1_LC.CIN
Info:  0.3 22.9  Source cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO_SB_CARRY_CO_14_I0_SB_LUT4_I1_LC.COUT
Info:  0.0 22.9    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[42] budget 0.000000 ns (23,10) -> (23,10)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO_SB_CARRY_CO_13_I0_SB_LUT4_I1_LC.CIN
Info:  0.3 23.1  Source cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO_SB_CARRY_CO_13_I0_SB_LUT4_I1_LC.COUT
Info:  0.0 23.1    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[43] budget 0.000000 ns (23,10) -> (23,10)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_20_LC.CIN
Info:  0.3 23.4  Source cpu0.alu0.mult64_SB_LUT4_O_20_LC.COUT
Info:  0.0 23.4    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[44] budget 0.000000 ns (23,10) -> (23,10)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_19_LC.CIN
Info:  0.3 23.7  Source cpu0.alu0.mult64_SB_LUT4_O_19_LC.COUT
Info:  0.0 23.7    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[45] budget 0.000000 ns (23,10) -> (23,10)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_18_LC.CIN
Info:  0.3 24.0  Source cpu0.alu0.mult64_SB_LUT4_O_18_LC.COUT
Info:  0.0 24.0    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[46] budget 0.000000 ns (23,10) -> (23,10)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_17_LC.CIN
Info:  0.3 24.3  Source cpu0.alu0.mult64_SB_LUT4_O_17_LC.COUT
Info:  0.0 24.3    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[47] budget 0.000000 ns (23,10) -> (23,10)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_16_LC.CIN
Info:  0.3 24.5  Source cpu0.alu0.mult64_SB_LUT4_O_16_LC.COUT
Info:  0.0 24.5    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[48] budget 0.000000 ns (23,10) -> (23,10)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_15_LC.CIN
Info:  0.3 24.8  Source cpu0.alu0.mult64_SB_LUT4_O_15_LC.COUT
Info:  0.6 25.4    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[49] budget 0.560000 ns (23,10) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_14_LC.CIN
Info:  0.3 25.6  Source cpu0.alu0.mult64_SB_LUT4_O_14_LC.COUT
Info:  0.0 25.6    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[50] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_13_LC.CIN
Info:  0.3 25.9  Source cpu0.alu0.mult64_SB_LUT4_O_13_LC.COUT
Info:  0.0 25.9    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[51] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_12_LC.CIN
Info:  0.3 26.2  Source cpu0.alu0.mult64_SB_LUT4_O_12_LC.COUT
Info:  0.0 26.2    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[52] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_LC.CIN
Info:  0.3 26.5  Source cpu0.alu0.mult64_SB_LUT4_O_11_LC.COUT
Info:  0.0 26.5    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[53] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_10_LC.CIN
Info:  0.3 26.8  Source cpu0.alu0.mult64_SB_LUT4_O_10_LC.COUT
Info:  0.0 26.8    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[54] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_LC.CIN
Info:  0.3 27.0  Source cpu0.alu0.mult64_SB_LUT4_O_9_LC.COUT
Info:  0.0 27.0    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[55] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_8_LC.CIN
Info:  0.3 27.3  Source cpu0.alu0.mult64_SB_LUT4_O_8_LC.COUT
Info:  0.0 27.3    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[56] budget 0.000000 ns (23,11) -> (23,11)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_7_LC.CIN
Info:  0.3 27.6  Source cpu0.alu0.mult64_SB_LUT4_O_7_LC.COUT
Info:  0.6 28.2    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[57] budget 0.560000 ns (23,11) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_6_LC.CIN
Info:  0.3 28.4  Source cpu0.alu0.mult64_SB_LUT4_O_6_LC.COUT
Info:  0.0 28.4    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[58] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_5_LC.CIN
Info:  0.3 28.7  Source cpu0.alu0.mult64_SB_LUT4_O_5_LC.COUT
Info:  0.0 28.7    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[59] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_4_LC.CIN
Info:  0.3 29.0  Source cpu0.alu0.mult64_SB_LUT4_O_4_LC.COUT
Info:  0.0 29.0    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[60] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_3_LC.CIN
Info:  0.3 29.3  Source cpu0.alu0.mult64_SB_LUT4_O_3_LC.COUT
Info:  0.0 29.3    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[61] budget 0.000000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_2_LC.CIN
Info:  0.3 29.5  Source cpu0.alu0.mult64_SB_LUT4_O_2_LC.COUT
Info:  0.7 30.2    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[62] budget 0.660000 ns (23,12) -> (23,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_1_LC.I3
Info:  0.9 31.1  Source cpu0.alu0.mult64_SB_LUT4_O_1_LC.O
Info:  1.8 32.8    Net cpu0.alu0.mult64[62] budget 2.045000 ns (23,12) -> (22,13)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 34.1  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.0 37.1    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1 budget -0.970000 ns (22,13) -> (22,17)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_LC.I1
Info:  1.2 38.3  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_LC.O
Info:  4.0 42.4    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2 budget 0.061000 ns (22,17) -> (14,21)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 43.6  Source cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 45.4    Net cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.054000 ns (14,21) -> (13,22)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 46.2  Source cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 48.0    Net cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.249000 ns (13,22) -> (12,23)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 49.2  Source cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 52.2    Net cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I3 budget -0.011000 ns (12,23) -> (8,27)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 53.0  Source cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  3.0 56.0    Net cpu0.r[15]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_I2_O budget 0.355000 ns (8,27) -> (5,29)
Info:                Sink cpu0.r[3]_SB_DFFESR_Q_1_DFFLC.I0
Info:  1.2 57.2  Setup cpu0.r[3]_SB_DFFESR_Q_1_DFFLC.I0
Info: 24.2 ns logic, 33.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RX$sb_io.D_IN_0
Info:  3.9  3.9    Net RX$SB_IO_IN budget 17.079000 ns (13,0) -> (21,2)
Info:                Sink RX_SB_LUT4_I3_1_LC.I3
Info:  0.9  4.8  Source RX_SB_LUT4_I3_1_LC.O
Info:  1.8  6.5    Net uart0.rx_clk_SB_DFF_Q_2_D_SB_LUT4_O_I3 budget 7.065000 ns (21,2) -> (22,3)
Info:                Sink LEDR_N_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_LC.I3
Info:  0.9  7.4  Source LEDR_N_SB_DFF_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  2.4  9.8    Net uart0.rx_clk_SB_DFF_Q_D_SB_LUT4_O_I2 budget 9.718000 ns (22,3) -> (21,1)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2 11.0  Source uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 12.8    Net uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I0 budget 7.387000 ns (21,1) -> (21,1)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_LC.I0
Info:  1.2 14.0  Setup uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_LC.I0
Info: 4.2 ns logic, 9.8 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_5_DFFLC.O
Info:  4.2  5.6    Net cpu0.R0[0] budget -2.479000 ns (8,10) -> (13,4)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3  6.9  Source cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.4  9.3    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 budget -2.160000 ns (13,4) -> (14,4)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 10.6  Source cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 12.4    Net cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_I2 budget -3.865000 ns (14,4) -> (14,5)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_LC.I2
Info:  1.2 13.6  Source cpu0.alu0.b_SB_LUT4_O_23_I2_SB_LUT4_O_LC.O
Info:  1.8 15.3    Net cpu0.alu0.b_SB_LUT4_O_23_I2 budget -2.407000 ns (14,5) -> (13,6)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_23_LC.I2
Info:  1.2 16.5  Source cpu0.alu0.b_SB_LUT4_O_23_LC.O
Info:  3.7 20.3    Net cpu0.alu_b[2] budget -1.694000 ns (13,6) -> (14,14)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_I2_SB_LUT4_O_LC.I3
Info:  0.9 21.1  Source cpu0.alu0.sub_SB_LUT4_O_8_I2_SB_LUT4_O_LC.O
Info:  3.0 24.1    Net cpu0.alu0.sub_SB_LUT4_O_8_I2 budget 3.634000 ns (14,14) -> (17,13)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_2_LC.I2
Info:  0.6 24.7  Source cpu0.alu0.invertshift_SB_LUT4_O_2_LC.COUT
Info:  0.7 25.3    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[3] budget 0.660000 ns (17,13) -> (17,13)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_1_LC.I3
Info:  0.9 26.2  Source cpu0.alu0.invertshift_SB_LUT4_O_1_LC.O
Info:  2.8 29.1    Net cpu0.alu0.invertshift[3] budget 3.005000 ns (17,13) -> (21,13)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.I3
Info:  0.9 29.9  Source cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.O
Info:  3.7 33.6    Net cpu0.alu0.invertshift_SB_LUT4_I3_4_O budget 2.790000 ns (21,13) -> (21,7)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_13_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 34.9  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_13_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 37.3    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_13_SB_LUT4_O_I2 budget 3.268000 ns (21,7) -> (21,9)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_13_SB_LUT4_O_LC.I2
Info:  1.2 38.5  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_13_SB_LUT4_O_LC.O
Info:  5.7 44.2    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_13 budget 3.463000 ns (21,9) -> (25,23)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_DSP.B_2
Info:  0.1 44.3  Setup cpu0.alu0.mult_al_bh_SB_MAC16_O_DSP.B_2
Info: 12.1 ns logic, 32.1 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source TX_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  6.8  8.2    Net TX_SB_LUT4_O_I3 budget 38.316002 ns (12,30) -> (15,2)
Info:                Sink TX_SB_LUT4_O_LC.I3
Info:  0.9  9.1  Source TX_SB_LUT4_O_LC.O
Info:  2.4 11.5    Net TX$SB_IO_OUT budget 37.937000 ns (15,2) -> (15,0)
Info:                Sink TX$sb_io.D_OUT_0
Info: 2.3 ns logic, 9.3 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.34 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 57.23 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 14.01 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 44.27 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 11.52 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [  8348,  11940) |****+
Info: [ 11940,  15532) |********+
Info: [ 15532,  19124) |********************+
Info: [ 19124,  22716) |******+
Info: [ 22716,  26308) |**+
Info: [ 26308,  29900) |********************+
Info: [ 29900,  33492) |****************************************+
Info: [ 33492,  37084) |**********************************************+
Info: [ 37084,  40676) |******************+
Info: [ 40676,  44268) |****************+
Info: [ 44268,  47860) |******+
Info: [ 47860,  51452) |****+
Info: [ 51452,  55044) |************+
Info: [ 55044,  58636) |**************+
Info: [ 58636,  62228) |*****************+
Info: [ 62228,  65820) |*****************+
Info: [ 65820,  69412) |******************+
Info: [ 69412,  73004) |*********************************************************+
Info: [ 73004,  76596) |**************************************************+
Info: [ 76596,  80188) |************************************************************ 
