{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654598742700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654598742700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 11:45:42 2022 " "Processing started: Tue Jun 07 11:45:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654598742700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598742700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_2P_Demo -c RAM_2P_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_2P_Demo -c RAM_2P_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598742700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654598743014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654598743014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2p_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2p_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_2P_16_8-Behavioral " "Found design unit 1: RAM_2P_16_8-Behavioral" {  } { { "RAM_2P_16_8.vhd" "" { Text "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_16_8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598750470 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2P_16_8 " "Found entity 1: RAM_2P_16_8" {  } { { "RAM_2P_16_8.vhd" "" { Text "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_16_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598750470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598750470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/joaog/LSD/Aula10/Parte3/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598750470 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/joaog/LSD/Aula10/Parte3/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598750470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598750470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2p_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_2p_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2P_Demo " "Found entity 1: RAM_2P_Demo" {  } { { "RAM_2P_Demo.bdf" "" { Schematic "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598750470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598750470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterup_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterup_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUp_4-Behavioral " "Found design unit 1: CounterUp_4-Behavioral" {  } { { "CounterUp_4.vhd" "" { Text "C:/Users/joaog/LSD/Aula10/Parte3/CounterUp_4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598750470 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUp_4 " "Found entity 1: CounterUp_4" {  } { { "CounterUp_4.vhd" "" { Text "C:/Users/joaog/LSD/Aula10/Parte3/CounterUp_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598750470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598750470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM_2P_Demo " "Elaborating entity \"RAM_2P_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654598750501 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "RAM_2P_Demo.bdf" "" { Schematic "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_Demo.bdf" { { 280 984 1152 296 "SW\[3..0\]" "" } { 232 984 1152 248 "SW\[4\]" "" } { 264 984 1152 280 "SW\[17..10\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1654598750501 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[3..0\] SW3..0 " "Converted element name(s) from \"SW\[3..0\]\" to \"SW3..0\"" {  } { { "RAM_2P_Demo.bdf" "" { Schematic "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_Demo.bdf" { { 280 984 1152 296 "SW\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598750501 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[4\] SW4 " "Converted element name(s) from \"SW\[4\]\" to \"SW4\"" {  } { { "RAM_2P_Demo.bdf" "" { Schematic "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_Demo.bdf" { { 232 984 1152 248 "SW\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598750501 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17..10\] SW17..10 " "Converted element name(s) from \"SW\[17..10\]\" to \"SW17..10\"" {  } { { "RAM_2P_Demo.bdf" "" { Schematic "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_Demo.bdf" { { 264 984 1152 280 "SW\[17..10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1654598750501 ""}  } { { "RAM_2P_Demo.bdf" "" { Schematic "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_Demo.bdf" { { 280 984 1152 296 "SW\[3..0\]" "" } { 232 984 1152 248 "SW\[4\]" "" } { 264 984 1152 280 "SW\[17..10\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1654598750501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst1 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst1\"" {  } { { "RAM_2P_Demo.bdf" "inst1" { Schematic "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_Demo.bdf" { { 224 88 232 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598750501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2P_16_8 RAM_2P_16_8:inst3 " "Elaborating entity \"RAM_2P_16_8\" for hierarchy \"RAM_2P_16_8:inst3\"" {  } { { "RAM_2P_Demo.bdf" "inst3" { Schematic "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_Demo.bdf" { { 192 1152 1384 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598750517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUp_4 CounterUp_4:inst2 " "Elaborating entity \"CounterUp_4\" for hierarchy \"CounterUp_4:inst2\"" {  } { { "RAM_2P_Demo.bdf" "inst2" { Schematic "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_Demo.bdf" { { 224 584 736 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598750517 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM_2P_16_8:inst3\|s_memory " "RAM logic \"RAM_2P_16_8:inst3\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "RAM_2P_16_8.vhd" "s_memory" { Text "C:/Users/joaog/LSD/Aula10/Parte3/RAM_2P_16_8.vhd" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1654598750674 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654598750674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654598750973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654598751396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598751396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654598751432 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654598751432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "285 " "Implemented 285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654598751432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654598751432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654598751444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 11:45:51 2022 " "Processing ended: Tue Jun 07 11:45:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654598751444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654598751444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654598751444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598751444 ""}
