Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:59:22 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             213 |           48 |
| Yes          | No                    | No                     |             500 |          129 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             352 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------+-------------------------------+------------------+----------------+
| Clock Signal |       Enable Signal      |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+--------------------------+-------------------------------+------------------+----------------+
|  clk         | fsm9/k0_write_en         | fsm9/out_reg[1]_0             |                1 |              4 |
|  clk         | fsm8/done_reg_1[0]       |                               |                1 |              4 |
|  clk         | fsm0/i0_write_en         | fsm0/done_reg                 |                1 |              4 |
|  clk         | fsm8/fsm8_write_en       |                               |                1 |              4 |
|  clk         | fsm7/E[0]                |                               |                2 |              4 |
|  clk         | fsm8/out_reg[0]_4[0]     |                               |                3 |              4 |
|  clk         | fsm7/out_reg[1]_0[0]     |                               |                1 |              4 |
|  clk         | sqrt0/RWrite00_write_en  |                               |                4 |             16 |
|  clk         | sqrt0/out[15]_i_1__1_n_0 |                               |                6 |             16 |
|  clk         | fsm7/fsm3_write_en       | fsm3/out[31]_i_1_n_0          |                8 |             29 |
|  clk         | fsm1/out[31]_i_2__5_n_0  | fsm1/out[31]_i_1_n_0          |                8 |             30 |
|  clk         | fsm5/fsm5_write_en       | fsm5/out[31]_i_1_n_0          |                8 |             30 |
|  clk         | div0/divisor             | fsm8/running_reg              |                7 |             31 |
|  clk         | fsm4/RRead10_write_en    |                               |                9 |             32 |
|  clk         | fsm8/AWrite00_write_en   |                               |                8 |             32 |
|  clk         | fsm6/RRead00_write_en    |                               |                8 |             32 |
|  clk         | fsm6/ARead00_write_en    |                               |                7 |             32 |
|  clk         | fsm1/A_i_k0_write_en     |                               |               10 |             32 |
|  clk         | fsm1/fsm0_write_en       | fsm0/out[31]_i_1__15_n_0      |                8 |             32 |
|  clk         | fsm8/E[0]                | div0/quotient_msk[31]_i_1_n_0 |                5 |             32 |
|  clk         | fsm2/out_reg[2]_2        |                               |                7 |             32 |
|  clk         | mult1/v0_write_en        |                               |                5 |             32 |
|  clk         | fsm4/QRead10_write_en    |                               |                9 |             32 |
|  clk         | div0/quotient            | div0/quotient_msk[31]_i_1_n_0 |               10 |             32 |
|  clk         | fsm9/fsm2_write_en       | fsm2/out[31]_i_1__14_n_0      |                8 |             32 |
|  clk         | div0/out[31]_i_2__6_n_0  | fsm8/SR[0]                    |                9 |             32 |
|  clk         | div0/divisor             |                               |                4 |             32 |
|  clk         | div0/dividend            |                               |                8 |             32 |
|  clk         | div0/div0_pipe_done_in   |                               |                8 |             32 |
|  clk         | fsm0/nrm0_write_en       | fsm0/out_reg[1]_1             |                8 |             32 |
|  clk         | fsm8/fsm4_write_en       | fsm4/out[31]_i_1__11_n_0      |                8 |             32 |
|  clk         | fsm2/QRead00_write_en    |                               |                9 |             32 |
|  clk         | fsm2/ARead10_write_en    |                               |               10 |             32 |
|  clk         | fsm4/A_i_j0_write_en     |                               |                9 |             32 |
|  clk         |                          | fsm0/SR[0]                    |                9 |             49 |
|  clk         |                          | fsm5/SR[0]                    |                9 |             49 |
|  clk         |                          | fsm2/p_0_in                   |               13 |             51 |
|  clk         |                          | sqrt0/i[31]_i_1_n_0           |               17 |             64 |
|  clk         |                          |                               |               47 |             74 |
+--------------+--------------------------+-------------------------------+------------------+----------------+


