#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  6 14:15:06 2020
# Process ID: 22064
# Current directory: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22264 C:\GitHub\ReconHardware\PynqSoftware\Projects\staticXBarMulti\staticXBarMulti.xpr
# Log file: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/vivado.log
# Journal file: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/../AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'; using path 'C:/Users/monke/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1193.102 ; gain = 504.914
update_compile_order -fileset sources_1
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Rst
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - dataIn
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - AddressSelect
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - outputSelect
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - bufferRD_in
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - bufferRD_out
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - bufferSelect
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mStart_in
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - mStart_out
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <PYNQ_wrap> from BD file <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1325.320 ; gain = 98.441
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_cells clk_wiz_0]
copy_bd_objs /  [get_bd_cells {Rst}]
set_property location {2 873 -811} [get_bd_cells Rst1]
connect_bd_net [get_bd_ports clk_out1_0] [get_bd_pins Rst1/Dout]
set_property name Clk [get_bd_ports clk_out1_0]
startgroup
connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins Rst1/Din]
endgroup
set_property location {2 907 -803} [get_bd_cells Rst1]
startgroup
set_property -dict [list CONFIG.DIN_TO {16} CONFIG.DIN_FROM {16}] [get_bd_cells Rst1]
endgroup
save_bd_design
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\PYNQ_wrap\PYNQ_wrap.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ui/bd_8197d31d.ui> 
set_property name Clk [get_bd_cells Rst1]
reset_run ps_Wrap_ParallelBuffer_0_0_synth_1
reset_run ps_Wrap_dataSplit_0_0_synth_1
save_bd_design
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\PYNQ_wrap\PYNQ_wrap.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ui/bd_8197d31d.ui> 
reset_run synth_1
update_module_reference ps_Wrap_ParallelBuffer_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'Rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:ParallelBuffer:1.0 - ParallelBuffer_0
Adding component instance block -- xilinx.com:module_ref:dataSplit:1.0 - dataSplit_0
Successfully read diagram <ps_Wrap> from BD file <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ps_Wrap.bd>
Upgrading 'C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ps_Wrap.bd'
INFO: [IP_Flow 19-1972] Upgraded ps_Wrap_ParallelBuffer_0_0 from ParallelBuffer_v1_0 1.0 to ParallelBuffer_v1_0 1.0
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\ps_Wrap\ps_Wrap.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ui/bd_b6e6c286.ui> 
update_module_reference ps_Wrap_dataSplit_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'Rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ps_Wrap.bd'
INFO: [IP_Flow 19-1972] Upgraded ps_Wrap_dataSplit_0_0 from dataSplit_v1_0 1.0 to dataSplit_v1_0 1.0
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\ps_Wrap\ps_Wrap.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/ui/bd_b6e6c286.ui> 
launch_runs synth_1 -jobs 4
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\ps_Wrap\ps_Wrap.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ParallelBuffer_0/dataIn'(16) to net 'dataIn_0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/dataSplit_0/dataIn'(32) to net 'dataIn_0_2'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/synth/ps_Wrap.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ParallelBuffer_0/dataIn'(16) to net 'dataIn_0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/dataSplit_0/dataIn'(32) to net 'dataIn_0_2'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/sim/ps_Wrap.v
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/hdl/ps_Wrap_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ParallelBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataSplit_0 .
Exporting to file C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/hw_handoff/ps_Wrap.hwh
Generated Block Design Tcl file C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/hw_handoff/ps_Wrap_bd.tcl
Generated Hardware Definition File C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/synth/ps_Wrap.hwdef
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\PYNQ_wrap\PYNQ_wrap.bd> 
Wrote  : <C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ui/bd_8197d31d.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(64) to net 'xlconcat_0_dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(64) to net 'xlconcat_0_dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/sim/PYNQ_wrap.v
VHDL Output written to : C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/hdl/PYNQ_wrap_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataIn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AddressSelect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block outputSelect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bufferRD_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bufferRD_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bufferSelect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mStart_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mStart_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Clk .
Exporting to file C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/hw_handoff/PYNQ_wrap.hwh
Generated Block Design Tcl file C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/hw_handoff/PYNQ_wrap_bd.tcl
Generated Hardware Definition File C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.hwdef
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'selectorLength' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:48]
[Sun Sep  6 14:20:03 2020] Launched ps_Wrap_dataSplit_0_0_synth_1, ps_Wrap_ParallelBuffer_0_0_synth_1...
Run output will be captured here:
ps_Wrap_dataSplit_0_0_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/ps_Wrap_dataSplit_0_0_synth_1/runme.log
ps_Wrap_ParallelBuffer_0_0_synth_1: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/ps_Wrap_ParallelBuffer_0_0_synth_1/runme.log
[Sun Sep  6 14:20:04 2020] Launched synth_1...
Run output will be captured here: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1461.457 ; gain = 117.945
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 14:20:49 2020...
