Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 19 09:13:22 2025
| Host         : LAPTOP-82VPUES0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file afficheur_diff_timing_summary_routed.rpt -pb afficheur_diff_timing_summary_routed.pb -rpx afficheur_diff_timing_summary_routed.rpx -warn_on_violation
| Design       : afficheur_diff
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 4.317ns (60.976%)  route 2.763ns (39.024%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=7, routed)           0.889     1.345    sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.154     1.499 r  SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     3.373    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     7.080 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.080    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 4.111ns (58.068%)  route 2.969ns (41.932%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=7, routed)           0.894     1.350    sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.474 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.075     3.549    SEG_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.080 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.080    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.032ns  (logic 4.319ns (61.416%)  route 2.713ns (38.584%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=7, routed)           0.677     1.133    sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.152     1.285 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.036     3.321    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.032 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.032    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.999ns  (logic 4.320ns (61.726%)  route 2.679ns (38.274%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=7, routed)           0.678     1.134    sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.152     1.286 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.001     3.287    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.999 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.999    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.827ns  (logic 4.116ns (60.281%)  route 2.712ns (39.719%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=7, routed)           0.889     1.345    sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.469 r  SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.823     3.292    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.827 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.827    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 4.345ns (64.745%)  route 2.366ns (35.255%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=7, routed)           0.678     1.134    sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.152     1.286 r  SEG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.688     2.974    AN_OBUF[3]
    U8                   OBUF (Prop_obuf_I_O)         3.737     6.711 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.711    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.677ns  (logic 4.103ns (61.447%)  route 2.574ns (38.553%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=7, routed)           0.678     1.134    sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.258 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.896     3.154    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.677 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.677    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 4.091ns (61.408%)  route 2.571ns (38.592%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sel_reg[1]/Q
                         net (fo=7, routed)           0.894     1.350    sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.474 r  SEG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.677     3.151    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.662 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.662    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 4.079ns (62.579%)  route 2.439ns (37.421%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=7, routed)           0.677     1.133    sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.257 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.762     3.019    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.518 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.518    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 4.109ns (64.959%)  route 2.217ns (35.041%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sel_reg[1]/Q
                         net (fo=7, routed)           0.677     1.133    sel[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.257 r  SEG_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.539     2.797    AN_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.326 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.326    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.602%)  route 0.188ns (53.398%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.188     0.352    p_0_in[0]
    SLICE_X65Y23         FDRE                                         r  sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[10]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[8]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[0]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    cnt_reg[4]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.560%)  route 0.126ns (31.440%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.126     0.290    p_0_in[0]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    cnt_reg[12]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[10]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    cnt_reg[8]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    cnt_reg[0]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    cnt_reg_n_0_[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    cnt_reg[4]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.310ns (71.158%)  route 0.126ns (28.842%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.126     0.290    p_0_in[0]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.436 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.436    cnt_reg[12]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     0.327    cnt_reg_n_0_[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.372 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.372    cnt[0]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    cnt_reg[0]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





