Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 27 20:53:12 2025
| Host         : Panda-Windows11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file conv_system_wrapper_timing_summary_routed.rpt -pb conv_system_wrapper_timing_summary_routed.pb -rpx conv_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : conv_system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.195      -13.275                     11                33406        0.033        0.000                      0                33406        3.750        0.000                       0                  9688  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.195      -13.275                     11                33238        0.033        0.000                      0                33238        3.750        0.000                       0                  9688  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.359        0.000                      0                  168        1.343        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           11  Failing Endpoints,  Worst Slack       -2.195ns,  Total Violation      -13.275ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.195ns  (required time - arrival time)
  Source:                 conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.061ns  (logic 7.407ns (61.414%)  route 4.654ns (38.586%))
  Logic Levels:           20  (CARRY4=12 LUT2=7 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.728     3.022    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X69Y36         FDRE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/Q
                         net (fo=2, routed)           0.455     3.933    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg_n_0_[8][0]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.057 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_14/O
                         net (fo=1, routed)           0.000     4.057    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_14_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.589 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.589    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_6_n_0
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.923 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_5/O[1]
                         net (fo=2, routed)           0.611     5.534    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/C[5]
    SLICE_X68Y41         LUT2 (Prop_lut2_I1_O)        0.303     5.837 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     5.837    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry__0_i_4__1_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.369 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.369    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__0_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.703 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.595     7.298    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__1_n_6
    SLICE_X70Y40         LUT2 (Prop_lut2_I0_O)        0.303     7.601 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___32_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.601    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___32_carry__1_i_3_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.999 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.999    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__1_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.221 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__2/O[0]
                         net (fo=3, routed)           0.471     8.692    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__2_n_7
    SLICE_X69Y41         LUT2 (Prop_lut2_I1_O)        0.299     8.991 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___70_carry_i_2/O
                         net (fo=1, routed)           0.000     8.991    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___70_carry_i_2_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.571 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___70_carry/O[2]
                         net (fo=3, routed)           0.571    10.142    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___70_carry_n_5
    SLICE_X71Y41         LUT2 (Prop_lut2_I0_O)        0.302    10.444 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___79_carry_i_1/O
                         net (fo=1, routed)           0.000    10.444    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___79_carry_i_1_n_0
    SLICE_X71Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.845 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___79_carry/CO[3]
                         net (fo=1, routed)           0.000    10.845    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___79_carry_n_0
    SLICE_X71Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.116 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry__0_i_2/CO[0]
                         net (fo=1, routed)           0.594    11.709    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry__0_i_2_n_3
    SLICE_X72Y42         LUT2 (Prop_lut2_I1_O)        0.373    12.082 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.082    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry__0_i_1_n_0
    SLICE_X72Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.329 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___91_carry__0/O[0]
                         net (fo=1, routed)           0.496    12.825    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___91_carry__0_n_7
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    13.372 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__2/O[3]
                         net (fo=1, routed)           0.297    13.669    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__2_n_4
    SLICE_X73Y41         LUT2 (Prop_lut2_I1_O)        0.306    13.975 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___143_carry__2_i_2/O
                         net (fo=1, routed)           0.000    13.975    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___143_carry__2_i_2_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.223 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___143_carry__2/O[2]
                         net (fo=1, routed)           0.565    14.788    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20[15]
    SLICE_X74Y42         LUT4 (Prop_lut4_I0_O)        0.295    15.083 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2[15]_i_1/O
                         net (fo=1, routed)           0.000    15.083    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2[15]_i_1_n_0
    SLICE_X74Y42         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.558    12.738    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X74Y42         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[15]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X74Y42         FDCE (Setup_fdce_C_D)        0.075    12.888    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[15]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                 -2.195    

Slack (VIOLATED) :        -2.067ns  (required time - arrival time)
  Source:                 conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.890ns  (logic 7.036ns (59.176%)  route 4.854ns (40.824%))
  Logic Levels:           18  (CARRY4=11 LUT1=3 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.728     3.022    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X69Y36         FDRE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/Q
                         net (fo=2, routed)           0.455     3.933    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg_n_0_[8][0]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.057 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_14/O
                         net (fo=1, routed)           0.000     4.057    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_14_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.604 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_6/O[2]
                         net (fo=2, routed)           0.652     5.256    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/C[2]
    SLICE_X68Y40         LUT2 (Prop_lut2_I1_O)        0.302     5.558 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     5.558    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_3__1_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.108    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.577     7.019    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__0_n_6
    SLICE_X70Y39         LUT2 (Prop_lut2_I1_O)        0.303     7.322 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___32_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.322    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___32_carry__0_i_2_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.720 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__0_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.033 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__1/O[3]
                         net (fo=3, routed)           0.439     8.472    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__1_n_4
    SLICE_X69Y41         LUT1 (Prop_lut1_I0_O)        0.306     8.778 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___70_carry_i_3/O
                         net (fo=1, routed)           0.000     8.778    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___70_carry_i_3_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.025 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___70_carry/O[0]
                         net (fo=3, routed)           0.478     9.504    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___70_carry_n_7
    SLICE_X71Y41         LUT1 (Prop_lut1_I0_O)        0.299     9.803 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___79_carry_i_4/O
                         net (fo=1, routed)           0.000     9.803    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___79_carry_i_4_n_0
    SLICE_X71Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.050 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___79_carry/O[0]
                         net (fo=3, routed)           0.500    10.549    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___79_carry_n_7
    SLICE_X72Y41         LUT1 (Prop_lut1_I0_O)        0.299    10.848 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry_i_4/O
                         net (fo=1, routed)           0.000    10.848    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry_i_4_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.095 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___91_carry/O[0]
                         net (fo=1, routed)           0.496    11.591    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___91_carry_n_7
    SLICE_X72Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    12.291 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.291    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__1_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.625 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__2/O[1]
                         net (fo=4, routed)           0.609    13.234    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__2_n_6
    SLICE_X73Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    13.961 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___143_carry__2/O[1]
                         net (fo=1, routed)           0.648    14.609    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20[14]
    SLICE_X74Y42         LUT4 (Prop_lut4_I0_O)        0.303    14.912 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2[14]_i_1/O
                         net (fo=1, routed)           0.000    14.912    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2[14]_i_1_n_0
    SLICE_X74Y42         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.558    12.738    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X74Y42         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[14]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X74Y42         FDCE (Setup_fdce_C_D)        0.032    12.845    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[14]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -14.912    
  -------------------------------------------------------------------
                         slack                                 -2.067    

Slack (VIOLATED) :        -1.757ns  (required time - arrival time)
  Source:                 conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.623ns  (logic 6.850ns (58.934%)  route 4.773ns (41.066%))
  Logic Levels:           18  (CARRY4=11 LUT1=3 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.728     3.022    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X69Y36         FDRE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/Q
                         net (fo=2, routed)           0.455     3.933    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg_n_0_[8][0]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.057 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_14/O
                         net (fo=1, routed)           0.000     4.057    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_14_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.604 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_6/O[2]
                         net (fo=2, routed)           0.652     5.256    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/C[2]
    SLICE_X68Y40         LUT2 (Prop_lut2_I1_O)        0.302     5.558 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     5.558    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_3__1_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.108    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.577     7.019    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__0_n_6
    SLICE_X70Y39         LUT2 (Prop_lut2_I1_O)        0.303     7.322 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___32_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.322    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___32_carry__0_i_2_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.720 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__0_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.033 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__1/O[3]
                         net (fo=3, routed)           0.439     8.472    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__1_n_4
    SLICE_X69Y41         LUT1 (Prop_lut1_I0_O)        0.306     8.778 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___70_carry_i_3/O
                         net (fo=1, routed)           0.000     8.778    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___70_carry_i_3_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.025 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___70_carry/O[0]
                         net (fo=3, routed)           0.478     9.504    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___70_carry_n_7
    SLICE_X71Y41         LUT1 (Prop_lut1_I0_O)        0.299     9.803 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___79_carry_i_4/O
                         net (fo=1, routed)           0.000     9.803    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___79_carry_i_4_n_0
    SLICE_X71Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.050 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___79_carry/O[0]
                         net (fo=3, routed)           0.500    10.549    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___79_carry_n_7
    SLICE_X72Y41         LUT1 (Prop_lut1_I0_O)        0.299    10.848 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry_i_4/O
                         net (fo=1, routed)           0.000    10.848    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry_i_4_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.095 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___91_carry/O[0]
                         net (fo=1, routed)           0.496    11.591    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___91_carry_n_7
    SLICE_X72Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    12.291 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.291    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__1_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.625 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__2/O[1]
                         net (fo=4, routed)           0.609    13.234    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__2_n_6
    SLICE_X73Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    13.784 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___143_carry__2/O[0]
                         net (fo=1, routed)           0.567    14.351    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20[13]
    SLICE_X74Y41         LUT4 (Prop_lut4_I0_O)        0.294    14.645 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2[13]_i_1/O
                         net (fo=1, routed)           0.000    14.645    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2[13]_i_1_n_0
    SLICE_X74Y41         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.558    12.738    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X74Y41         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[13]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X74Y41         FDCE (Setup_fdce_C_D)        0.075    12.888    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[13]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -14.645    
  -------------------------------------------------------------------
                         slack                                 -1.757    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 6.547ns (56.483%)  route 5.044ns (43.517%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.729     3.023    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X71Y37         FDRE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDRE (Prop_fdre_C_Q)         0.419     3.442 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/Q
                         net (fo=3, routed)           0.568     4.010    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg_n_0_[8][8]
    SLICE_X68Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     4.841 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry__1_i_1__1/CO[3]
                         net (fo=3, routed)           0.764     5.604    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry__1_i_1__1_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.223     5.827 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10_carry/O[0]
                         net (fo=1, routed)           0.455     6.283    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10_carry_n_7
    SLICE_X67Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     6.983 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.983    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.205 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__2/O[0]
                         net (fo=3, routed)           0.494     7.699    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__2_n_7
    SLICE_X66Y37         LUT2 (Prop_lut2_I1_O)        0.299     7.998 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.998    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_i_2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.253 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1/O[3]
                         net (fo=3, routed)           0.631     8.885    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_n_4
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.307     9.192 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_i_3/O
                         net (fo=1, routed)           0.000     9.192    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.422 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry/O[1]
                         net (fo=1, routed)           0.584    10.006    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_n_6
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    10.713 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.713    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.935 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__2/O[0]
                         net (fo=3, routed)           0.502    11.437    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__2_n_7
    SLICE_X63Y38         LUT2 (Prop_lut2_I1_O)        0.299    11.736 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.736    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.316 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2/O[2]
                         net (fo=2, routed)           0.470    12.786    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_n_5
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.302    13.088 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry_i_1/O
                         net (fo=1, routed)           0.000    13.088    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.489 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry/CO[3]
                         net (fo=1, routed)           0.000    13.489    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.711 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry__0/O[0]
                         net (fo=1, routed)           0.575    14.286    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10[15]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.328    14.614 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1[15]_i_1/O
                         net (fo=1, routed)           0.000    14.614    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1[15]_i_1_n_0
    SLICE_X65Y39         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.555    12.734    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X65Y39         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[15]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X65Y39         FDCE (Setup_fdce_C_D)        0.075    12.885    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.639ns  (required time - arrival time)
  Source:                 conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.461ns  (logic 6.747ns (58.871%)  route 4.714ns (41.129%))
  Logic Levels:           18  (CARRY4=11 LUT1=3 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.728     3.022    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X69Y36         FDRE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/Q
                         net (fo=2, routed)           0.455     3.933    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg_n_0_[8][0]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.057 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_14/O
                         net (fo=1, routed)           0.000     4.057    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_14_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.604 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_6/O[2]
                         net (fo=2, routed)           0.652     5.256    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/C[2]
    SLICE_X68Y40         LUT2 (Prop_lut2_I1_O)        0.302     5.558 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     5.558    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_3__1_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.108    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.577     7.019    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__0_n_6
    SLICE_X70Y39         LUT2 (Prop_lut2_I1_O)        0.303     7.322 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___32_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.322    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___32_carry__0_i_2_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.720 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__0_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.033 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__1/O[3]
                         net (fo=3, routed)           0.439     8.472    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__1_n_4
    SLICE_X69Y41         LUT1 (Prop_lut1_I0_O)        0.306     8.778 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___70_carry_i_3/O
                         net (fo=1, routed)           0.000     8.778    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___70_carry_i_3_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.025 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___70_carry/O[0]
                         net (fo=3, routed)           0.478     9.504    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___70_carry_n_7
    SLICE_X71Y41         LUT1 (Prop_lut1_I0_O)        0.299     9.803 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___79_carry_i_4/O
                         net (fo=1, routed)           0.000     9.803    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___79_carry_i_4_n_0
    SLICE_X71Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.050 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___79_carry/O[0]
                         net (fo=3, routed)           0.500    10.549    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___79_carry_n_7
    SLICE_X72Y41         LUT1 (Prop_lut1_I0_O)        0.299    10.848 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry_i_4/O
                         net (fo=1, routed)           0.000    10.848    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry_i_4_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.095 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___91_carry/O[0]
                         net (fo=1, routed)           0.496    11.591    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___91_carry_n_7
    SLICE_X72Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    12.291 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.291    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__1_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.513 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__2/O[0]
                         net (fo=1, routed)           0.347    12.860    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__2_n_7
    SLICE_X73Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    13.407 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___143_carry__1/O[3]
                         net (fo=1, routed)           0.770    14.177    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20[12]
    SLICE_X74Y41         LUT4 (Prop_lut4_I0_O)        0.306    14.483 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2[12]_i_1/O
                         net (fo=1, routed)           0.000    14.483    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2[12]_i_1_n_0
    SLICE_X74Y41         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.558    12.738    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X74Y41         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[12]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X74Y41         FDCE (Setup_fdce_C_D)        0.031    12.844    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                 -1.639    

Slack (VIOLATED) :        -1.492ns  (required time - arrival time)
  Source:                 conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.310ns  (logic 6.150ns (54.376%)  route 5.160ns (45.624%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.729     3.023    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X71Y37         FDRE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDRE (Prop_fdre_C_Q)         0.419     3.442 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/Q
                         net (fo=3, routed)           0.568     4.010    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg_n_0_[8][8]
    SLICE_X68Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     4.841 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry__1_i_1__1/CO[3]
                         net (fo=3, routed)           0.764     5.604    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry__1_i_1__1_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.223     5.827 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10_carry/O[0]
                         net (fo=1, routed)           0.455     6.283    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10_carry_n_7
    SLICE_X67Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     6.983 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.983    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.205 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__2/O[0]
                         net (fo=3, routed)           0.494     7.699    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__2_n_7
    SLICE_X66Y37         LUT2 (Prop_lut2_I1_O)        0.299     7.998 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.998    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_i_2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.253 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1/O[3]
                         net (fo=3, routed)           0.631     8.885    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_n_4
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.307     9.192 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_i_3/O
                         net (fo=1, routed)           0.000     9.192    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.422 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry/O[1]
                         net (fo=1, routed)           0.584    10.006    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_n_6
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    10.713 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.713    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.935 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__2/O[0]
                         net (fo=3, routed)           0.502    11.437    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__2_n_7
    SLICE_X63Y38         LUT2 (Prop_lut2_I1_O)        0.299    11.736 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.736    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.316 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2/O[2]
                         net (fo=2, routed)           0.470    12.786    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_n_5
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.302    13.088 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry_i_1/O
                         net (fo=1, routed)           0.000    13.088    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.336 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry/O[3]
                         net (fo=1, routed)           0.691    14.027    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10[14]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.306    14.333 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1[14]_i_1/O
                         net (fo=1, routed)           0.000    14.333    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1[14]_i_1_n_0
    SLICE_X65Y39         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.555    12.734    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X65Y39         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[14]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X65Y39         FDCE (Setup_fdce_C_D)        0.031    12.841    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 -1.492    

Slack (VIOLATED) :        -1.012ns  (required time - arrival time)
  Source:                 conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.871ns  (logic 5.823ns (53.566%)  route 5.048ns (46.434%))
  Logic Levels:           15  (CARRY4=10 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.729     3.023    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X71Y37         FDRE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDRE (Prop_fdre_C_Q)         0.419     3.442 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/Q
                         net (fo=3, routed)           0.568     4.010    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg_n_0_[8][8]
    SLICE_X68Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     4.841 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry__1_i_1__1/CO[3]
                         net (fo=3, routed)           0.764     5.604    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry__1_i_1__1_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.223     5.827 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10_carry/O[0]
                         net (fo=1, routed)           0.455     6.283    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10_carry_n_7
    SLICE_X67Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     6.983 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.983    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.205 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__2/O[0]
                         net (fo=3, routed)           0.494     7.699    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__2_n_7
    SLICE_X66Y37         LUT2 (Prop_lut2_I1_O)        0.299     7.998 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.998    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_i_2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.253 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1/O[3]
                         net (fo=3, routed)           0.631     8.885    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_n_4
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.307     9.192 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_i_3/O
                         net (fo=1, routed)           0.000     9.192    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.422 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry/O[1]
                         net (fo=1, routed)           0.584    10.006    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_n_6
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    10.713 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.713    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.935 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__2/O[0]
                         net (fo=3, routed)           0.502    11.437    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__2_n_7
    SLICE_X63Y38         LUT2 (Prop_lut2_I1_O)        0.299    11.736 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.736    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.963 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2/O[1]
                         net (fo=3, routed)           0.466    12.429    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_n_6
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.303    12.732 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry_i_2/O
                         net (fo=1, routed)           0.000    12.732    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry_i_2_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.980 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry/O[2]
                         net (fo=1, routed)           0.583    13.563    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10[13]
    SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.331    13.894 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1[13]_i_1/O
                         net (fo=1, routed)           0.000    13.894    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1[13]_i_1_n_0
    SLICE_X64Y36         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.552    12.731    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X64Y36         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[13]/C
                         clock pessimism              0.230    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X64Y36         FDCE (Setup_fdce_C_D)        0.075    12.882    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                 -1.012    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.822ns  (logic 6.371ns (58.870%)  route 4.451ns (41.130%))
  Logic Levels:           17  (CARRY4=10 LUT1=3 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.728     3.022    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X69Y36         FDRE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y36         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][0]/Q
                         net (fo=2, routed)           0.455     3.933    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg_n_0_[8][0]
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.057 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_14/O
                         net (fo=1, routed)           0.000     4.057    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_14_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.604 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_6/O[2]
                         net (fo=2, routed)           0.652     5.256    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/C[2]
    SLICE_X68Y40         LUT2 (Prop_lut2_I1_O)        0.302     5.558 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     5.558    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry_i_3__1_n_0
    SLICE_X68Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.108 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.108    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.442 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.577     7.019    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i__carry__0_n_6
    SLICE_X70Y39         LUT2 (Prop_lut2_I1_O)        0.303     7.322 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___32_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.322    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___32_carry__0_i_2_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.720 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__0_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.033 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__1/O[3]
                         net (fo=3, routed)           0.439     8.472    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___32_carry__1_n_4
    SLICE_X69Y41         LUT1 (Prop_lut1_I0_O)        0.306     8.778 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___70_carry_i_3/O
                         net (fo=1, routed)           0.000     8.778    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___70_carry_i_3_n_0
    SLICE_X69Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.025 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___70_carry/O[0]
                         net (fo=3, routed)           0.478     9.504    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___70_carry_n_7
    SLICE_X71Y41         LUT1 (Prop_lut1_I0_O)        0.299     9.803 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___79_carry_i_4/O
                         net (fo=1, routed)           0.000     9.803    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___79_carry_i_4_n_0
    SLICE_X71Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.050 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___79_carry/O[0]
                         net (fo=3, routed)           0.500    10.549    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___79_carry_n_7
    SLICE_X72Y41         LUT1 (Prop_lut1_I0_O)        0.299    10.848 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry_i_4/O
                         net (fo=1, routed)           0.000    10.848    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i___91_carry_i_4_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.095 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___91_carry/O[0]
                         net (fo=1, routed)           0.496    11.591    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___91_carry_n_7
    SLICE_X72Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    12.138 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__1/O[3]
                         net (fo=1, routed)           0.297    12.435    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___104_carry__1_n_4
    SLICE_X73Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554    12.989 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20_inferred__0/i___143_carry__1/O[2]
                         net (fo=1, routed)           0.557    13.546    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc20[11]
    SLICE_X71Y40         LUT4 (Prop_lut4_I0_O)        0.298    13.844 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2[11]_i_1/O
                         net (fo=1, routed)           0.000    13.844    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2[11]_i_1_n_0
    SLICE_X71Y40         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.556    12.736    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X71Y40         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[11]/C
                         clock pessimism              0.265    13.000    
                         clock uncertainty           -0.154    12.846    
    SLICE_X71Y40         FDCE (Setup_fdce_C_D)        0.075    12.921    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                 -0.923    

Slack (VIOLATED) :        -0.336ns  (required time - arrival time)
  Source:                 conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 5.422ns (53.413%)  route 4.729ns (46.587%))
  Logic Levels:           14  (CARRY4=9 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.729     3.023    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X71Y37         FDRE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y37         FDRE (Prop_fdre_C_Q)         0.419     3.442 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg[8][8]/Q
                         net (fo=3, routed)           0.568     4.010    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/mul2_reg_n_0_[8][8]
    SLICE_X68Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     4.841 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry__1_i_1__1/CO[3]
                         net (fo=3, routed)           0.764     5.604    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/i__carry__1_i_1__1_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.223     5.827 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10_carry/O[0]
                         net (fo=1, routed)           0.455     6.283    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10_carry_n_7
    SLICE_X67Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     6.983 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.983    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.205 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__2/O[0]
                         net (fo=3, routed)           0.494     7.699    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__2_carry__2_n_7
    SLICE_X66Y37         LUT2 (Prop_lut2_I1_O)        0.299     7.998 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.998    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_i_2_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.253 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1/O[3]
                         net (fo=3, routed)           0.631     8.885    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__40_carry__1_n_4
    SLICE_X66Y39         LUT2 (Prop_lut2_I1_O)        0.307     9.192 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_i_3/O
                         net (fo=1, routed)           0.000     9.192    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_i_3_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.422 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry/O[1]
                         net (fo=1, routed)           0.584    10.006    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__83_carry_n_6
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    10.560 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__1/O[3]
                         net (fo=3, routed)           0.453    11.013    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__96_carry__1_n_4
    SLICE_X63Y38         LUT2 (Prop_lut2_I1_O)        0.306    11.319 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_i_4/O
                         net (fo=1, routed)           0.000    11.319    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_i_4_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.566 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2/O[0]
                         net (fo=3, routed)           0.350    11.916    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__134_carry__2_n_7
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.299    12.215 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry_i_3/O
                         net (fo=1, routed)           0.000    12.215    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry_i_3_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.442 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10__180_carry/O[1]
                         net (fo=1, routed)           0.429    12.871    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc10[12]
    SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.303    13.174 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1[12]_i_1/O
                         net (fo=1, routed)           0.000    13.174    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1[12]_i_1_n_0
    SLICE_X64Y36         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.552    12.731    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X64Y36         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[12]/C
                         clock pessimism              0.230    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X64Y36         FDCE (Setup_fdce_C_D)        0.031    12.838    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -13.174    
  -------------------------------------------------------------------
                         slack                                 -0.336    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 0.456ns (4.818%)  route 9.009ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 12.994 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.722     3.016    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X61Y32         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456     3.472 r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[2]/Q
                         net (fo=64, routed)          9.009    12.481    conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X4Y23         RAMB36E1                                     r  conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.815    12.994    conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y23         RAMB36E1                                     r  conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.115    13.109    
                         clock uncertainty           -0.154    12.954    
    RAMB36_X4Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    12.388    conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                 -0.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.938%)  route 0.231ns (62.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.557     0.893    conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X44Y50         FDRE                                         r  conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  conv_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16]/Q
                         net (fo=2, routed)           0.231     1.264    conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[19]
    SLICE_X40Y46         FDRE                                         r  conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.829     1.195    conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X40Y46         FDRE                                         r  conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1075]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.066     1.231    conv_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/I_SOFT_RST_CLR_PULSE/DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/dmacr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.944%)  route 0.186ns (47.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.550     0.886    conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/I_SOFT_RST_CLR_PULSE/m_axi_aclk
    SLICE_X50Y89         FDRE                                         r  conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/I_SOFT_RST_CLR_PULSE/DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.050 f  conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/I_SOFT_RST_CLR_PULSE/DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.186     1.235    conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/I_SOFT_RST_CLR_PULSE/sig_rst2reg_soft_reset_clr
    SLICE_X43Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.280 r  conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/I_SOFT_RST_CLR_PULSE/dmacr_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.280    conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/dmacr_i_reg[2]_0
    SLICE_X43Y88         FDRE                                         r  conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/dmacr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.822     1.188    conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X43Y88         FDRE                                         r  conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/dmacr_i_reg[2]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X43Y88         FDRE (Hold_fdre_C_D)         0.091     1.244    conv_system_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/dmacr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.562     0.898    conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y44         FDRE                                         r  conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     1.094    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X42Y44         RAMD32                                       r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.829     1.195    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X42Y44         RAMD32                                       r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.284     0.911    
    SLICE_X42Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.058    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.562     0.898    conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y43         FDRE                                         r  conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/Q
                         net (fo=1, routed)           0.056     1.094    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X46Y43         RAMD32                                       r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.829     1.195    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X46Y43         RAMD32                                       r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.284     0.911    
    SLICE_X46Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.058    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.564     0.900    conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X35Y45         FDRE                                         r  conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][3][userdata][2]/Q
                         net (fo=1, routed)           0.056     1.096    conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X34Y45         RAMD32                                       r  conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.830     1.196    conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X34Y45         RAMD32                                       r  conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    conv_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.560     0.896    conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y39         FDRE                                         r  conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  conv_system_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][60]/Q
                         net (fo=1, routed)           0.056     1.092    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X46Y39         RAMD32                                       r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.827     1.193    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X46Y39         RAMD32                                       r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X46Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.056    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 conv_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.555     0.891    conv_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y91         FDRE                                         r  conv_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  conv_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.119     1.150    conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y91         SRLC32E                                      r  conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.823     1.189    conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y91         SRLC32E                                      r  conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    conv_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.445%)  route 0.214ns (53.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.557     0.893    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X52Y41         FDSE                                         r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/Q
                         net (fo=3, routed)           0.214     1.248    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_0
    SLICE_X49Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.293 r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_i_1/O
                         net (fo=1, routed)           0.000     1.293    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_i_1_n_0
    SLICE_X49Y40         FDSE                                         r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.828     1.194    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X49Y40         FDSE                                         r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y40         FDSE (Hold_fdse_C_D)         0.091     1.250    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arqos_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.476%)  route 0.222ns (57.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.556     0.892    conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X36Y53         FDRE                                         r  conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  conv_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[135]/Q
                         net (fo=3, routed)           0.222     1.278    conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/s_axi_arqos[3]
    SLICE_X35Y48         FDRE                                         r  conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arqos_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.831     1.197    conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X35Y48         FDRE                                         r  conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arqos_d_reg[3]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.066     1.233    conv_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arqos_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.567     0.903    conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X59Y72         FDRE                                         r  conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=16, routed)          0.229     1.273    conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/ADDRD0
    SLICE_X58Y72         RAMD32                                       r  conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.834     1.200    conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/WCLK
    SLICE_X58Y72         RAMD32                                       r  conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X58Y72         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    conv_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y5   conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y5   conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y6   conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y6   conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y24  conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y24  conv_system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y56  conv_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.688%)  route 5.407ns (90.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.639     2.933    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.734     4.123    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.247 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         4.674     8.920    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X59Y31         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.544    12.724    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X59Y31         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[0]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[0]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.688%)  route 5.407ns (90.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.639     2.933    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.734     4.123    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.247 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         4.674     8.920    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X59Y31         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.544    12.724    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X59Y31         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[1]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[1]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.688%)  route 5.407ns (90.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.639     2.933    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.734     4.123    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.247 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         4.674     8.920    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X59Y31         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.544    12.724    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X59Y31         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[2]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[2]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.688%)  route 5.407ns (90.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.639     2.933    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.734     4.123    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.247 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         4.674     8.920    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X59Y31         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.544    12.724    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X59Y31         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[4]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X59Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.279    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/y_reg[4]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.688%)  route 5.407ns (90.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.639     2.933    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.734     4.123    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.247 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         4.674     8.920    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X58Y31         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.544    12.724    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X58Y31         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[8]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X58Y31         FDCE (Recov_fdce_C_CLR)     -0.319    12.365    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.580ns (9.929%)  route 5.261ns (90.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.639     2.933    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.734     4.123    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.247 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         4.528     8.774    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X59Y30         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.543    12.722    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X59Y30         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[3]/C
                         clock pessimism              0.115    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X59Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.278    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 0.580ns (9.929%)  route 5.261ns (90.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.639     2.933    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.734     4.123    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.247 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         4.528     8.774    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X58Y30         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.543    12.722    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X58Y30         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[6]/C
                         clock pessimism              0.115    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X58Y30         FDCE (Recov_fdce_C_CLR)     -0.319    12.364    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.580ns (10.257%)  route 5.075ns (89.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.639     2.933    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.734     4.123    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.247 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         4.341     8.588    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X53Y31         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.472    12.651    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X53Y31         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[4]/C
                         clock pessimism              0.115    12.766    
                         clock uncertainty           -0.154    12.612    
    SLICE_X53Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.207    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram1_addr_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.580ns (10.457%)  route 4.967ns (89.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.639     2.933    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.734     4.123    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.247 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         4.233     8.480    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X55Y30         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram1_addr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.542    12.722    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X55Y30         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram1_addr_reg[13]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X55Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.277    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram1_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram1_addr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 0.580ns (10.457%)  route 4.967ns (89.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.639     2.933    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.734     4.123    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124     4.247 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         4.233     8.480    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X55Y30         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram1_addr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.542    12.722    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X55Y30         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram1_addr_reg[14]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X55Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.277    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram1_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  3.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.186ns (11.987%)  route 1.366ns (88.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.277     1.305    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.350 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         1.089     2.439    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X65Y40         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.852     1.218    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X65Y40         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][2]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X65Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.186ns (11.987%)  route 1.366ns (88.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.277     1.305    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.350 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         1.089     2.439    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X65Y40         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.852     1.218    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X65Y40         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][4]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X65Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.186ns (11.987%)  route 1.366ns (88.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.277     1.305    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.350 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         1.089     2.439    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X65Y40         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.852     1.218    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X65Y40         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][5]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X65Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][5]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.186ns (11.987%)  route 1.366ns (88.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.277     1.305    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.350 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         1.089     2.439    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X65Y40         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.852     1.218    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X65Y40         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][6]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X65Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.186ns (11.954%)  route 1.370ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.277     1.305    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.350 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         1.093     2.444    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X64Y40         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.852     1.218    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X64Y40         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][5]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X64Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.186ns (11.954%)  route 1.370ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.277     1.305    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.350 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         1.093     2.444    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X64Y40         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.852     1.218    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X64Y40         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][6]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X64Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.186ns (11.954%)  route 1.370ns (88.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.277     1.305    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.350 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         1.093     2.444    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X64Y40         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.852     1.218    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X64Y40         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][7]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X64Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.186ns (11.929%)  route 1.373ns (88.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.277     1.305    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.350 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         1.097     2.447    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X63Y40         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.852     1.218    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X63Y40         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][7]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X63Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[6][7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[1][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.186ns (11.920%)  route 1.374ns (88.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.277     1.305    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.350 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         1.098     2.448    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X61Y39         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.851     1.217    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X61Y39         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[1][7]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X61Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.095    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.186ns (11.644%)  route 1.411ns (88.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.277     1.305    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.350 f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/bram0_addr[31]_i_3/O
                         net (fo=306, routed)         1.135     2.485    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aresetn_0
    SLICE_X65Y39         FDCE                                         f  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.851     1.217    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/s00_axi_aclk
    SLICE_X65Y39         FDCE                                         r  conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[14]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X65Y39         FDCE (Remov_fdce_C_CLR)     -0.092     1.095    conv_system_i/conv_v1_0_0/inst/conv_v1_0_S00_AXI_inst/u_conv/acc1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  1.390    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.963ns  (logic 0.124ns (6.317%)  route 1.839ns (93.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  conv_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.839     1.839    conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.963 r  conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.963    conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y95         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.477     2.656    conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.045ns (5.718%)  route 0.742ns (94.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  conv_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.742     0.742    conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.787 r  conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.787    conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y95         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.824     1.190    conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y95         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.703     2.997    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.162     7.677    conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.801 f  conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     8.378    conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X34Y28         FDCE                                         f  conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.484     2.663    conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y28         FDCE                                         r  conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.703     2.997    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.162     7.677    conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.801 f  conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     8.378    conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X34Y28         FDCE                                         f  conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.484     2.663    conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y28         FDCE                                         r  conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.381ns  (logic 0.642ns (11.931%)  route 4.739ns (88.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.703     2.997    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.162     7.677    conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.801 f  conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     8.378    conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X34Y28         FDCE                                         f  conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.484     2.663    conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X34Y28         FDCE                                         r  conv_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.635ns (11.896%)  route 4.703ns (88.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.703     2.997    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.162     7.677    conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.117     7.794 f  conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.540     8.335    conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y28         FDCE                                         f  conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.483     2.662    conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y28         FDCE                                         r  conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.635ns (11.896%)  route 4.703ns (88.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.703     2.997    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.162     7.677    conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.117     7.794 f  conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.540     8.335    conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y28         FDCE                                         f  conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.483     2.662    conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y28         FDCE                                         r  conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.635ns (11.896%)  route 4.703ns (88.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.703     2.997    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          4.162     7.677    conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.117     7.794 f  conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.540     8.335    conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y28         FDCE                                         f  conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.483     2.662    conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y28         FDCE                                         r  conv_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 0.671ns (13.534%)  route 4.287ns (86.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.703     2.997    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          3.755     7.270    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y28         LUT1 (Prop_lut1_I0_O)        0.153     7.423 f  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.955    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y28         FDCE                                         f  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.481     2.660    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y28         FDCE                                         r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 0.671ns (13.534%)  route 4.287ns (86.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.703     2.997    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          3.755     7.270    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y28         LUT1 (Prop_lut1_I0_O)        0.153     7.423 f  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.955    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y28         FDCE                                         f  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.481     2.660    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y28         FDCE                                         r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 0.671ns (13.534%)  route 4.287ns (86.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.703     2.997    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          3.755     7.270    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y28         LUT1 (Prop_lut1_I0_O)        0.153     7.423 f  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.955    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y28         FDCE                                         f  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.481     2.660    conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y28         FDCE                                         r  conv_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.878ns  (logic 0.642ns (13.161%)  route 4.236ns (86.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.703     2.997    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     3.515 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          3.755     7.270    conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.394 f  conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.481     7.875    conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y27         FDCE                                         f  conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        1.479     2.658    conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y27         FDCE                                         r  conv_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.896%)  route 0.328ns (61.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.572     0.908    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.209     1.281    conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X63Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.326 f  conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.445    conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y78         FDCE                                         f  conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.836     1.202    conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y78         FDCE                                         r  conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.896%)  route 0.328ns (61.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.572     0.908    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.209     1.281    conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X63Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.326 f  conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.445    conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y78         FDCE                                         f  conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.836     1.202    conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y78         FDCE                                         r  conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.896%)  route 0.328ns (61.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.572     0.908    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.209     1.281    conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X63Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.326 f  conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.445    conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y78         FDCE                                         f  conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.836     1.202    conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y78         FDCE                                         r  conv_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.153%)  route 0.734ns (77.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.572     0.908    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.555     1.627    conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.672 f  conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.851    conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y71         FDCE                                         f  conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.836     1.202    conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y71         FDCE                                         r  conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.153%)  route 0.734ns (77.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.572     0.908    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.555     1.627    conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.672 f  conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.851    conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y71         FDCE                                         f  conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.836     1.202    conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y71         FDCE                                         r  conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.153%)  route 0.734ns (77.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.572     0.908    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.555     1.627    conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.672 f  conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.851    conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X63Y71         FDCE                                         f  conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.836     1.202    conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X63Y71         FDCE                                         r  conv_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.266%)  route 0.779ns (80.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.552     0.888    conv_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y93         FDRE                                         r  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  conv_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, routed)          0.779     1.808    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X67Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.853    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X67Y80         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.838     1.204    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X67Y80         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.208ns (21.317%)  route 0.768ns (78.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.572     0.908    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.591     1.663    conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.044     1.707 f  conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.883    conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X61Y74         FDCE                                         f  conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.832     1.198    conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X61Y74         FDCE                                         r  conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.208ns (21.317%)  route 0.768ns (78.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.572     0.908    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.591     1.663    conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.044     1.707 f  conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.883    conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X61Y74         FDCE                                         f  conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.832     1.198    conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X61Y74         FDCE                                         r  conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.208ns (21.317%)  route 0.768ns (78.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.572     0.908    conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y81         FDRE                                         r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  conv_system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=26, routed)          0.591     1.663    conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y74         LUT1 (Prop_lut1_I0_O)        0.044     1.707 f  conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.883    conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X61Y74         FDCE                                         f  conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  conv_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    conv_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  conv_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9689, routed)        0.832     1.198    conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X61Y74         FDCE                                         r  conv_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





