//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Buffer Definitions: 
//
// cbuffer cbuffer1
// {
//
//   float4 cValue1[5];                 // Offset:    0 Size:    80 [unused]
//   float4 cValue2[5];                 // Offset:   80 Size:    80
//
// }
//
// tbuffer tbuffer1
// {
//
//   float4 tValue1[5];                 // Offset:    0 Size:    80 [unused]
//   float4 tValue2[5];                 // Offset:   80 Size:    80
//
// }
//
// cbuffer indexBuffer
// {
//
//   int index1;                        // Offset:    0 Size:     4
//   int index2;                        // Offset:   16 Size:     4
//
// }
//
// Resource bind info for tex
// {
//
//   struct foo
//   {
//       
//       float4 sValue1[5];             // Offset:    0
//       float4 sValue2[5];             // Offset:   80
//
//   } $Element;                        // Offset:    0 Size:   160
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// tbuffer1                          tbuffer      NA          NA             t0      1 
// tex                               texture  struct         r/o             t1      1 
// cbuffer1                          cbuffer      NA          NA            cb0      1 
// indexBuffer                       cbuffer      NA          NA            cb1      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_Target                0   xyzw        0   TARGET   float   xyzw
//
ps_5_0
dcl_globalFlags refactoringAllowed
dcl_constantbuffer CB0[10], dynamicIndexed
dcl_constantbuffer CB1[2], immediateIndexed
dcl_resource_buffer (mixed,mixed,mixed,mixed) t0
dcl_resource_structured t1, 160
dcl_output o0.xyzw
dcl_temps 3
ld_structured_indexable(structured_buffer, stride=160)(mixed,mixed,mixed,mixed) r0.xyzw, cb1[0].x, l(80), t1.xyzw
ieq r1.x, l(0), cb1[1].x
and r0.xyzw, r0.xyzw, r1.xxxx
ld_structured_indexable(structured_buffer, stride=160)(mixed,mixed,mixed,mixed) r1.xyzw, cb1[0].x, l(96), t1.xyzw
ieq r2.xyzw, l(1, 2, 3, 4), cb1[1].xxxx
and r1.xyzw, r1.xyzw, r2.xxxx
or r0.xyzw, r0.xyzw, r1.xyzw
ld_structured_indexable(structured_buffer, stride=160)(mixed,mixed,mixed,mixed) r1.xyzw, cb1[0].x, l(112), t1.xyzw
and r1.xyzw, r1.xyzw, r2.yyyy
or r0.xyzw, r0.xyzw, r1.xyzw
ld_structured_indexable(structured_buffer, stride=160)(mixed,mixed,mixed,mixed) r1.xyzw, cb1[0].x, l(128), t1.xyzw
and r1.xyzw, r1.xyzw, r2.zzzz
or r0.xyzw, r0.xyzw, r1.xyzw
ld_structured_indexable(structured_buffer, stride=160)(mixed,mixed,mixed,mixed) r1.xyzw, cb1[0].x, l(144), t1.xyzw
and r1.xyzw, r1.xyzw, r2.wwww
or r0.xyzw, r0.xyzw, r1.xyzw
iadd r1.x, l(5), cb1[0].x
ld_indexable(buffer)(mixed,mixed,mixed,mixed) r1.xyzw, r1.xxxx, t0.xyzw
mov r2.x, cb1[0].x
add r1.xyzw, r1.xyzw, cb0[r2.x + 5].xyzw
add o0.xyzw, r0.xyzw, r1.xyzw
ret 
// Approximately 22 instruction slots used
