{
  "title": "MOS ICs & Technology",
  "playStoreURL": "https://play.google.com/store/apps/details?id=com.faadooengineers.mosicsandtechnology",
  "category": "Education",
  "price": "$1.00",
  "datePublished": "April 16, 2013",
  "version": "1",
  "operatingSystems": "2.2 and up",
  "ratingsCount": "0",
  "rating": "0.0",
  "contentRating": "Everyone",
  "creator": "FaaDoOEngineers.com",
  "creatorURL": "https://play.google.com/store/apps/details?id=com.faadooengineers.mosicsandtechnology",
  "extendedInfo": {
    "installSize": "2.1M",
    "downloadsCount": "10+",
    "downloadsCountText": "10 - 50",
    "description": "This unique application is for all students across the world. It covers 114 topics of Mos ICs and Technology in detail. These 114 topics are divided in 8 units.Each topic is around 600 words and is complete with diagrams, equations and other forms of graphical representations along with simple text explaining the concept in detail.This USP of this application is \"ultra-portability\". Students can access the content on-the-go from anywhere they like.Basically, each topic is like a detailed flash card and will make the lives of students simpler and easier.Some of topics Covered in this application are:1.\tMoore's Law.2.\tComparison of available technologies3.\tBasic MOS Transistors4.\tEnhancement mode Transistor action:5.\tNMOS Fabrication:6.\tCMOS fabrication- P-WELL PROCESS7.\tCMOS fabrication-N-WELL PROCESS:8.\tCMOS fabrication-Twin-tub process9.\tBi-CMOS technology: - (Bipolar CMOS):10.\tProduction of e-beam masks11.\tIntroduction to MOS Transistor12.\tRelationship between Vgs and Ids, for a fixed Vds13.\tMOS equations (Basic DC equations):14.\tSecond Order Effects15.\tCMOS INVETER CHARACTERISTICS16.\tInverter DC Characteristics17.\tGraphical Derivation of Inverter DC Characteristics18.\tNoise Margin19.\tStatic Load MOS inverters20.\tTransmission gates21.\tTristate Inverter22.\tStick diagrams-Encodings for NMOS process23.\tEncodings for CMOS process24.\tEncoding for BJT and MOSFETs25.\tNMOS and CMOS Design style26.\tDesign Rules27.\tVia28.\tCMOS lambda based design rules29.\tOrbit 2um CMOS process30.\tResistance estimation.31.\tSheet resistance of mos transistors32.\tCapacitance estimation33.\tDelay34.\tInverter delays35.\tFormal estimation of delay36.\tDriving large capacitive load37.\tOptimum value of f38.\tSuper buffer39.\tBicmos drivers40.\tPropagation delay41.\tOther sources of capacitance42.\tChoice of layers43.\tScaling of mos devices44.\tBasic physical design an overview45.\tBasic physical design an overview46.\tSchematic and layout of basic gates-Inverter Gate47.\tSchematic and layout of basic gates-NAND and NOR Gate48.\tTransmission gate49.\tCMOS standard cell design50.\tLayout optimization for performance51.\tGeneral layout guidelines52.\tBICMOS Logic53.\tPseudo nmos logic54.\tOther variations of pseudo nmos- Multi drain logic and Ganged logic55.\tOther variations of pseudo nmos- Dynamic cmos logic56.\tOther variations of pseudo nmos- CLOCKED CMOS LOGIC (C2MOS)57.\tCMOS domino logic58.\tCascaded voltage switch logic59.\tPass transistor logic60.\tCMOS technology logic circuit structures61.\tScaling of MOS Circuits62.\tTechnology Scaling63.\tInternational Technology Roadmap for Semiconductors (ITRS)64.\tScaling Models and Scaling Factors for Device Parameters65.\tImplications of Scaling66.\tInterconnect Woes67.\tReachable Radius68.\tDynamic and Static Power69.\tProductivity and Physical Limits70.\tLimitations of Scaling71.\tSubstrate doping72.\tDepletion width73.\tLimits of miniaturization74.\tLimits of interconnect and contact resistance75.\tLimits due to subthreshold currents76.\tLimits due to subthreshold currents77.\tSystem78.\tVLSI design flow79.\t3 Structured Design Approach80.\tRegularity81.\tMOSFET as a Switch82.\tParallel and series connection of switches83.\tCMOS INVERTER84.\tNAND gate Design85.\tNOR gate Design86.\tCMOS Properties87.\tComplex gates88.\tComplex gates AOI89.\tCircuit Families : Restoring logic CMOS Inverter- Stick diagram90.\tCircuit Families : Restoring logic CMOS Inverter- Stick diagram91.\tCircuit Families : Restoring logic CMOS Inverter- Stick diagram92.\tRestoring logic CMOS Variants: nMOS NAND gate93.\tRestoring logic CMOS Variants: BiCMOS NAND gate94.\tCircuit Families :Switch logic: Pass Transistor95.\tSwitch logic: Pass Transistor-nMOS in series96.\tSwitch logic: Transmission gates97.\tStructured Design-Tristate98.\tStructured Design-Nonrestoring TristateAll topics are not listed because of character limitations set by the Play Store.",
    "reviews": [
      {
        "comment": "No reviews given!"
      }
    ],
    "permissions": [
      "android.permission.INTERNET",
      "android.permission.ACCESS_NETWORK_STATE"
    ]
  }
}
