<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.64" />
    <meta name="theme" content="VuePress Theme Hope" />
    <meta property="og:url" content="https://darenttheyang.github.io/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html"><meta property="og:site_name" content="数字验证、后端个人学习站"><meta property="og:title" content="6、UVM机制（一）"><meta property="og:description" content="这一节需要先讲一些杂散的东西，然后才继续集中研究。首先会介绍一下UVM类、factory机制、field机制、configuration机制、phase机制、UVM内嵌的信息服务机制。以后还会有一个TLM信息传输机制需要讲，这是后话。刚才提到的这些机制是基础，需要花一些时间来学，但并不会占用太久的时间（可能还是有点久的，内容不算少）。==本章章内相关位..."><meta property="og:type" content="article"><meta property="og:locale" content="zh-CN"><meta property="og:updated_time" content="2023-09-18T10:40:23.000Z"><meta property="article:author" content="DarentTheYang"><meta property="article:tag" content="数字验证"><meta property="article:published_time" content="2023-07-18T00:00:00.000Z"><meta property="article:modified_time" content="2023-09-18T10:40:23.000Z"><script type="application/ld+json">{"@context":"https://schema.org","@type":"Article","headline":"6、UVM机制（一）","image":[""],"datePublished":"2023-07-18T00:00:00.000Z","dateModified":"2023-09-18T10:40:23.000Z","author":[{"@type":"Person","name":"DarentTheYang","url":"https://github.com/DarentTheYang"}]}</script><link rel="icon" href="logo.png"><title>6、UVM机制（一） | 数字验证、后端个人学习站</title><meta name="description" content="这一节需要先讲一些杂散的东西，然后才继续集中研究。首先会介绍一下UVM类、factory机制、field机制、configuration机制、phase机制、UVM内嵌的信息服务机制。以后还会有一个TLM信息传输机制需要讲，这是后话。刚才提到的这些机制是基础，需要花一些时间来学，但并不会占用太久的时间（可能还是有点久的，内容不算少）。==本章章内相关位...">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/backend-note/assets/style-a2548af1.css" as="style"><link rel="stylesheet" href="/backend-note/assets/style-a2548af1.css">
    <link rel="modulepreload" href="/backend-note/assets/app-4864bddc.js"><link rel="modulepreload" href="/backend-note/assets/6.html-c1039c5b.js"><link rel="modulepreload" href="/backend-note/assets/6.html-a36094d1.js"><link rel="modulepreload" href="/backend-note/assets/plugin-vue_export-helper-c27b6911.js"><link rel="prefetch" href="/backend-note/assets/intro.html-1c2b6479.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-4eb61b4a.js" as="script"><link rel="prefetch" href="/backend-note/assets/Gitlab部署说明.html-01ac6372.js" as="script"><link rel="prefetch" href="/backend-note/assets/NAS之路.html-9a0d4cc0.js" as="script"><link rel="prefetch" href="/backend-note/assets/OpenSUSE使用心得.html-aaaae396.js" as="script"><link rel="prefetch" href="/backend-note/assets/Zerotier配置过程.html-68c00565.js" as="script"><link rel="prefetch" href="/backend-note/assets/开箱即用RSS体验.html-f51671ac.js" as="script"><link rel="prefetch" href="/backend-note/assets/接口协议.html-404eebd0.js" as="script"><link rel="prefetch" href="/backend-note/assets/牛客网verilog题目.html-d83c44f8.js" as="script"><link rel="prefetch" href="/backend-note/assets/1.html-821c24cc.js" as="script"><link rel="prefetch" href="/backend-note/assets/1.html-e889edaa.js" as="script"><link rel="prefetch" href="/backend-note/assets/2.html-21ed9e93.js" as="script"><link rel="prefetch" href="/backend-note/assets/3.html-5b0123f3.js" as="script"><link rel="prefetch" href="/backend-note/assets/4.html-6adff13a.js" as="script"><link rel="prefetch" href="/backend-note/assets/5.html-767a24f0.js" as="script"><link rel="prefetch" href="/backend-note/assets/7.html-8be8e021.js" as="script"><link rel="prefetch" href="/backend-note/assets/8.html-5fd0398e.js" as="script"><link rel="prefetch" href="/backend-note/assets/404.html-2694d125.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-1c867607.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-a4053ed1.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-69025b55.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-8d804476.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-510042c3.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-7f50a5db.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-111b0fbe.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-93f67de7.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-c415e7bd.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-9634ab8d.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-d731293c.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-e808ee27.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-e8bf3b6a.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-43128bb4.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-62b95067.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-54f52412.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-5ce096b5.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-84545588.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-85ba187c.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-d1b74546.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-50ef1467.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-cfbd0759.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-76212716.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-e5527a7b.js" as="script"><link rel="prefetch" href="/backend-note/assets/intro.html-f4d0c02d.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-c88e5f00.js" as="script"><link rel="prefetch" href="/backend-note/assets/Gitlab部署说明.html-0f4c3119.js" as="script"><link rel="prefetch" href="/backend-note/assets/NAS之路.html-0c20faf1.js" as="script"><link rel="prefetch" href="/backend-note/assets/openSuSE使用心得.html-98c0bf26.js" as="script"><link rel="prefetch" href="/backend-note/assets/Zerotier配置过程.html-829fa0e2.js" as="script"><link rel="prefetch" href="/backend-note/assets/开箱即用RSS体验.html-bbea16ae.js" as="script"><link rel="prefetch" href="/backend-note/assets/接口协议.html-a887470e.js" as="script"><link rel="prefetch" href="/backend-note/assets/牛客网verilog题目.html-a65fa87a.js" as="script"><link rel="prefetch" href="/backend-note/assets/1.html-f9133a31.js" as="script"><link rel="prefetch" href="/backend-note/assets/1.html-f1995c71.js" as="script"><link rel="prefetch" href="/backend-note/assets/2.html-cd7fba97.js" as="script"><link rel="prefetch" href="/backend-note/assets/3.html-f79e8b1d.js" as="script"><link rel="prefetch" href="/backend-note/assets/4.html-a6deba46.js" as="script"><link rel="prefetch" href="/backend-note/assets/5.html-e96883c0.js" as="script"><link rel="prefetch" href="/backend-note/assets/7.html-0322252f.js" as="script"><link rel="prefetch" href="/backend-note/assets/8.html-e1a2b45a.js" as="script"><link rel="prefetch" href="/backend-note/assets/404.html-a1a99724.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-c470e0d0.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-f1be95d6.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-a75e0daa.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-a0893e7e.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-c13f8b3b.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-93942a6c.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-46446310.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-145af65e.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-13825412.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-62464271.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-6a573d1b.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-425e2e4b.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-9202858a.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-80a88cff.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-5b62e74c.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-27c7e915.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-43b3e0bb.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-5298a655.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-649b4e79.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-0f7fb2d2.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-dfa76d60.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-f923442d.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-1e2db41a.js" as="script"><link rel="prefetch" href="/backend-note/assets/index.html-404eff7e.js" as="script"><link rel="prefetch" href="/backend-note/assets/waline-meta-56fbc549.js" as="script"><link rel="prefetch" href="/backend-note/assets/component-0a2104cf.js" as="script"><link rel="prefetch" href="/backend-note/assets/auto-fa8841cf.js" as="script"><link rel="prefetch" href="/backend-note/assets/index-ae8c1e74.js" as="script"><link rel="prefetch" href="/backend-note/assets/flowchart-d65a1d8e.js" as="script"><link rel="prefetch" href="/backend-note/assets/mermaid.core-5eb823a9.js" as="script"><link rel="prefetch" href="/backend-note/assets/highlight.esm-75b11b9d.js" as="script"><link rel="prefetch" href="/backend-note/assets/markdown.esm-0191f9da.js" as="script"><link rel="prefetch" href="/backend-note/assets/math.esm-70a288c8.js" as="script"><link rel="prefetch" href="/backend-note/assets/notes.esm-a106bb2c.js" as="script"><link rel="prefetch" href="/backend-note/assets/reveal.esm-ec5549c1.js" as="script"><link rel="prefetch" href="/backend-note/assets/search.esm-7e6792e2.js" as="script"><link rel="prefetch" href="/backend-note/assets/zoom.esm-b83b91d0.js" as="script"><link rel="prefetch" href="/backend-note/assets/VuePlayground-a8e0da19.js" as="script"><link rel="prefetch" href="/backend-note/assets/photoswipe.esm-5794cde2.js" as="script"><link rel="prefetch" href="/backend-note/assets/pageview-0d3e6890.js" as="script">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><div class="theme-container has-toc"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/backend-note/"><img class="vp-nav-logo" src="/backend-note/logo.svg" alt="数字验证、后端个人学习站"><!----><span class="vp-site-name hide-in-pad">数字验证、后端个人学习站</span></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><a class="vp-link nav-link" href="/backend-note/"><span class="font-icon icon fa-fw fa-sm fas fa-home" style=""></span>博客主页<!----></a></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="博文"><span class="title"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>博文</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><h4 class="dropdown-subtitle"><span>数字电路后端</span></h4><ul class="dropdown-subitem-wrapper"><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E5%90%8E%E7%AB%AF/1.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>1、数字后端综述<!----></a></li></ul></li><li class="dropdown-item"><h4 class="dropdown-subtitle"><span>数字电路验证</span></h4><ul class="dropdown-subitem-wrapper"><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/1.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>1、数字电路验证简介<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/2.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>2、transaction和事务级仿真<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/3.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>3、sequence与sequencer的任务<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/4.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>4、master agent、slave agent与其子对象<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/5.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>5、environment类和testcase类的创建及仿真<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link active" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>6、UVM机制（一）<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>7、UVM机制（二）<!----></a></li><li class="dropdown-subitem"><a class="vp-link nav-link" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/8.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>8、UVM机制（三）<!----></a></li></ul></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/openSuSE%E4%BD%BF%E7%94%A8%E5%BF%83%E5%BE%97.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>openSuSE使用心得<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/NAS%E4%B9%8B%E8%B7%AF.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>NAS之路<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/%E5%BC%80%E7%AE%B1%E5%8D%B3%E7%94%A8RSS%E4%BD%93%E9%AA%8C.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>开箱即用RSS体验<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/%E7%89%9B%E5%AE%A2%E7%BD%91verilog%E9%A2%98%E7%9B%AE.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>牛客网verilog题目<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/Gitlab%E9%83%A8%E7%BD%B2%E8%AF%B4%E6%98%8E.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>Gitlab部署说明<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/backend-note/posts/Zerotier%E9%85%8D%E7%BD%AE%E8%BF%87%E7%A8%8B.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>Zerotier配置过程<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><!----><!----><div class="nav-item hide-in-mobile"><button type="button" id="appearance-switch"><svg xmlns="http://www.w3.org/2000/svg" class="icon auto-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="auto icon" style="display:block;"><path d="M512 992C246.92 992 32 777.08 32 512S246.92 32 512 32s480 214.92 480 480-214.92 480-480 480zm0-840c-198.78 0-360 161.22-360 360 0 198.84 161.22 360 360 360s360-161.16 360-360c0-198.78-161.22-360-360-360zm0 660V212c165.72 0 300 134.34 300 300 0 165.72-134.28 300-300 300z"></path></svg><svg xmlns="http://www.w3.org/2000/svg" class="icon dark-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="dark icon" style="display:none;"><path d="M524.8 938.667h-4.267a439.893 439.893 0 0 1-313.173-134.4 446.293 446.293 0 0 1-11.093-597.334A432.213 432.213 0 0 1 366.933 90.027a42.667 42.667 0 0 1 45.227 9.386 42.667 42.667 0 0 1 10.24 42.667 358.4 358.4 0 0 0 82.773 375.893 361.387 361.387 0 0 0 376.747 82.774 42.667 42.667 0 0 1 54.187 55.04 433.493 433.493 0 0 1-99.84 154.88 438.613 438.613 0 0 1-311.467 128z"></path></svg><svg xmlns="http://www.w3.org/2000/svg" class="icon light-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="light icon" style="display:none;"><path d="M952 552h-80a40 40 0 0 1 0-80h80a40 40 0 0 1 0 80zM801.88 280.08a41 41 0 0 1-57.96-57.96l57.96-58a41.04 41.04 0 0 1 58 58l-58 57.96zM512 752a240 240 0 1 1 0-480 240 240 0 0 1 0 480zm0-560a40 40 0 0 1-40-40V72a40 40 0 0 1 80 0v80a40 40 0 0 1-40 40zm-289.88 88.08-58-57.96a41.04 41.04 0 0 1 58-58l57.96 58a41 41 0 0 1-57.96 57.96zM192 512a40 40 0 0 1-40 40H72a40 40 0 0 1 0-80h80a40 40 0 0 1 40 40zm30.12 231.92a41 41 0 0 1 57.96 57.96l-57.96 58a41.04 41.04 0 0 1-58-58l58-57.96zM512 832a40 40 0 0 1 40 40v80a40 40 0 0 1-80 0v-80a40 40 0 0 1 40-40zm289.88-88.08 58 57.96a41.04 41.04 0 0 1-58 58l-57.96-58a41 41 0 0 1 57.96-57.96z"></path></svg></button></div><!----><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/"><span class="font-icon icon fa-fw fa-sm fas fa-home" style=""></span>博客主页<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><section class="vp-sidebar-group"><p class="vp-sidebar-heading active"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span><span class="vp-sidebar-title">文章</span><!----></p><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%8E%A5%E5%8F%A3%E5%8D%8F%E8%AE%AE.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>接口协议<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E5%BC%80%E7%AE%B1%E5%8D%B3%E7%94%A8RSS%E4%BD%93%E9%AA%8C.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>开箱即用RSS体验<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E7%89%9B%E5%AE%A2%E7%BD%91verilog%E9%A2%98%E7%9B%AE.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>牛客网Verilog题目<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">数字电路后端</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">数字电路验证</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/1.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>1、数字电路验证简介<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/2.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>2、transaction和事务级仿真<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/3.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>3、sequence与sequencer的任务<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/4.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>4、master agent、slave agent与其子对象<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/5.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>5、environment类和testcase类的创建及仿真<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>6、UVM机制（一）<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#_6-1-uvm类"><!---->6.1 UVM类<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#_6-2-factory机制"><!---->6.2 factory机制<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#什么是factory机制"><!---->什么是factory机制<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#factory机制中的两个查找表"><!---->factory机制中的两个查找表<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#override机制"><!---->override机制<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#override用法"><!---->override用法<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#_6-3-field机制"><!---->6.3 field机制<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#field机制的应用"><!---->field机制的应用<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#uvm-field-automation机制的内建方法"><!---->UVM field automation机制的内建方法<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#成员变量的注册方法"><!---->成员变量的注册方法<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#flag标识符"><!---->FLAG标识符<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#_6-4-configuration机制"><!---->6.4 configuration机制<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#configuration机制的优点"><!---->configuration机制的优点<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#configuration原理"><!---->configuration原理<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#传递值例子-为sequence配置资源"><!---->传递值例子：为sequence配置资源<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#传递interface例子"><!---->传递interface例子<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#传递对象例子"><!---->传递对象例子<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#_6-5-phase机制"><!---->6.5 phase机制<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#uvm-phase"><!---->UVM phase<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#task-phase和function-phase"><!---->task phase和function phase<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#task-phase执行顺序"><!---->task phase执行顺序<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#未定义的phase"><!---->未定义的phase<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#phase的启动"><!---->phase的启动<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#uvm-task-phase-objection"><!---->UVM task phase objection<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#objection-使用方法总结"><!---->objection 使用方法总结<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#_12个runtime-phase的记忆方法"><!---->12个runtime phase的记忆方法<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#_6-6-uvm信息服务机制"><!---->6.6 UVM信息服务机制<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#信息安全等级"><!---->信息安全等级<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#四种安全等级的宏"><!---->四种安全等级的宏<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#uvm-info"><!---->uvm_info<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#自定义信息的默认行为"><!---->自定义信息的默认行为<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html#示例代码"><!---->示例代码<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>7、UVM机制（二）<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/8.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>8、UVM机制（三）<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/Gitlab%E9%83%A8%E7%BD%B2%E8%AF%B4%E6%98%8E.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>Gitlab部署说明<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/NAS%E4%B9%8B%E8%B7%AF.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>NAS之路<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/openSuSE%E4%BD%BF%E7%94%A8%E5%BF%83%E5%BE%97.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>openSuSE的一些使用心得<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/posts/Zerotier%E9%85%8D%E7%BD%AE%E8%BF%87%E7%A8%8B.html"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>Zerotier配置过程<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/backend-note/intro.html"><span class="font-icon icon fa-fw fa-sm fas fa-circle-info" style=""></span>介绍页<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>6、UVM机制（一）</h1><div class="page-info"><span class="page-author-info" aria-label="作者🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/DarentTheYang" target="_blank" rel="noopener noreferrer">DarentTheYang</a></span><span property="author" content="DarentTheYang"></span></span><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2023-07-18T00:00:00.000Z"></span><span class="page-pageview-info" aria-label="访问量🔢" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon eye-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="eye icon"><path d="M992 512.096c0-5.76-.992-10.592-1.28-11.136-.192-2.88-1.152-8.064-2.08-10.816-.256-.672-.544-1.376-.832-2.08-.48-1.568-1.024-3.104-1.6-4.32C897.664 290.112 707.104 160 512 160c-195.072 0-385.632 130.016-473.76 322.592-1.056 2.112-1.792 4.096-2.272 5.856a55.512 55.512 0 00-.64 1.6c-1.76 5.088-1.792 8.64-1.632 7.744-.832 3.744-1.568 11.168-1.568 11.168-.224 2.272-.224 4.032.032 6.304 0 0 .736 6.464 1.088 7.808.128 1.824.576 4.512 1.12 6.976h-.032c.448 2.08 1.12 4.096 1.984 6.08.48 1.536.992 2.976 1.472 4.032C126.432 733.856 316.992 864 512 864c195.136 0 385.696-130.048 473.216-321.696 1.376-2.496 2.24-4.832 2.848-6.912.256-.608.48-1.184.672-1.728 1.536-4.48 1.856-8.32 1.728-8.32l-.032.032c.608-3.104 1.568-7.744 1.568-13.28zM512 672c-88.224 0-160-71.776-160-160s71.776-160 160-160 160 71.776 160 160-71.776 160-160 160z"></path></svg><span id="ArtalkPV" class="waline-pageview-count" data-path="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/6.html">...</span></span><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>大约 30 分钟</span><meta property="timeRequired" content="PT30M"></span><span class="page-category-info" aria-label="分类🌈" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon category-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="category icon"><path d="M148.41 106.992h282.176c22.263 0 40.31 18.048 40.31 40.31V429.48c0 22.263-18.047 40.31-40.31 40.31H148.41c-22.263 0-40.311-18.047-40.311-40.31V147.302c0-22.263 18.048-40.31 40.311-40.31zM147.556 553.478H429.73c22.263 0 40.311 18.048 40.311 40.31v282.176c0 22.263-18.048 40.312-40.31 40.312H147.555c-22.263 0-40.311-18.049-40.311-40.312V593.79c0-22.263 18.048-40.311 40.31-40.311zM593.927 106.992h282.176c22.263 0 40.31 18.048 40.31 40.31V429.48c0 22.263-18.047 40.31-40.31 40.31H593.927c-22.263 0-40.311-18.047-40.311-40.31V147.302c0-22.263 18.048-40.31 40.31-40.31zM730.22 920.502H623.926c-40.925 0-74.22-33.388-74.22-74.425V623.992c0-41.038 33.387-74.424 74.425-74.424h222.085c41.038 0 74.424 33.226 74.424 74.067v114.233c0 10.244-8.304 18.548-18.547 18.548s-18.548-8.304-18.548-18.548V623.635c0-20.388-16.746-36.974-37.33-36.974H624.13c-20.585 0-37.331 16.747-37.331 37.33v222.086c0 20.585 16.654 37.331 37.126 37.331H730.22c10.243 0 18.547 8.304 18.547 18.547 0 10.244-8.304 18.547-18.547 18.547z"></path></svg><!--[--><span class="page-category-item category3 clickable" role="navigation">数字验证</span><!--]--><meta property="articleSection" content="数字验证"></span><span class="page-tag-info" aria-label="标签🏷" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon tag-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="tag icon"><path d="M939.902 458.563L910.17 144.567c-1.507-16.272-14.465-29.13-30.737-30.737L565.438 84.098h-.402c-3.215 0-5.726 1.005-7.634 2.913l-470.39 470.39a10.004 10.004 0 000 14.164l365.423 365.424c1.909 1.908 4.42 2.913 7.132 2.913s5.223-1.005 7.132-2.913l470.39-470.39c2.01-2.11 3.014-5.023 2.813-8.036zm-240.067-72.121c-35.458 0-64.286-28.828-64.286-64.286s28.828-64.285 64.286-64.285 64.286 28.828 64.286 64.285-28.829 64.286-64.286 64.286z"></path></svg><!--[--><span class="page-tag-item tag3 clickable" role="navigation">数字验证</span><!--]--><meta property="keywords" content="数字验证"></span></div><hr></div><div class="toc-place-holder"><aside id="toc"><!--[--><!----><!--]--><div class="toc-header">此页内容<button type="button" class="print-button" title="打印"><svg xmlns="http://www.w3.org/2000/svg" class="icon print-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="print icon"><path d="M819.2 364.8h-44.8V128c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v236.8h-44.8C145.067 364.8 96 413.867 96 473.6v192c0 59.733 49.067 108.8 108.8 108.8h44.8V896c0 17.067 14.933 32 32 32h460.8c17.067 0 32-14.933 32-32V774.4h44.8c59.733 0 108.8-49.067 108.8-108.8v-192c0-59.733-49.067-108.8-108.8-108.8zM313.6 160h396.8v204.8H313.6V160zm396.8 704H313.6V620.8h396.8V864zM864 665.6c0 25.6-19.2 44.8-44.8 44.8h-44.8V588.8c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v121.6h-44.8c-25.6 0-44.8-19.2-44.8-44.8v-192c0-25.6 19.2-44.8 44.8-44.8h614.4c25.6 0 44.8 19.2 44.8 44.8v192z"></path></svg></button></div><div class="toc-wrapper"><ul class="toc-list"><!--[--><li class="toc-item"><a class="vp-link toc-link level2" href="/backend-note/#_6-1-uvm类">6.1 UVM类</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level2" href="/backend-note/#_6-2-factory机制">6.2 factory机制</a></li><li><ul class="toc-list"><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#什么是factory机制">什么是factory机制</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#factory机制中的两个查找表">factory机制中的两个查找表</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#override机制">override机制</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#override用法">override用法</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level2" href="/backend-note/#_6-3-field机制">6.3 field机制</a></li><li><ul class="toc-list"><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#field机制的应用">field机制的应用</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#uvm-field-automation机制的内建方法">UVM field automation机制的内建方法</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#成员变量的注册方法">成员变量的注册方法</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#flag标识符">FLAG标识符</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level2" href="/backend-note/#_6-4-configuration机制">6.4 configuration机制</a></li><li><ul class="toc-list"><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#configuration机制的优点">configuration机制的优点</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#configuration原理">configuration原理</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#传递值例子-为sequence配置资源">传递值例子：为sequence配置资源</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#传递interface例子">传递interface例子</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#传递对象例子">传递对象例子</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level2" href="/backend-note/#_6-5-phase机制">6.5 phase机制</a></li><li><ul class="toc-list"><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#uvm-phase">UVM phase</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#task-phase和function-phase">task phase和function phase</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#task-phase执行顺序">task phase执行顺序</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#未定义的phase">未定义的phase</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#phase的启动">phase的启动</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#uvm-task-phase-objection">UVM task phase objection</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#objection-使用方法总结">objection 使用方法总结</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#_12个runtime-phase的记忆方法">12个runtime phase的记忆方法</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level2" href="/backend-note/#_6-6-uvm信息服务机制">6.6 UVM信息服务机制</a></li><li><ul class="toc-list"><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#信息安全等级">信息安全等级</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#四种安全等级的宏">四种安全等级的宏</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#uvm-info">uvm_info</a></li><!----><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level3" href="/backend-note/#自定义信息的默认行为">自定义信息的默认行为</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="toc-item"><a class="vp-link toc-link level2" href="/backend-note/#示例代码">示例代码</a></li><!----><!--]--></ul><div class="toc-marker" style="top:-1.7rem;"></div></div><!--[--><!----><!--]--></aside></div><!----><div class="theme-hope-content"><!-- more -->这一节需要先讲一些杂散的东西，然后才继续集中研究。首先会介绍一下UVM类、factory机制、field机制、configuration机制、phase机制、UVM内嵌的信息服务机制。以后还会有一个TLM信息传输机制需要讲，这是后话。刚才提到的这些机制是基础，需要花一些时间来学，但并不会占用太久的时间（可能还是有点久的，内容不算少）。==本章章内相关位置及末尾会给出查看示例代码的网站，文章末尾的网站仅为汇总。注意，这些示例代码可能会和内容展示的代码不太一样，因为这些代码是在这章写完后才编写的。代码内容仅供参考，可以随意转载，转载请带上作者博客链接。这些代码存在于EDAPlayground中。如果需要在线运行，需要注册。== <h1 id="_6、uvm机制-一" tabindex="-1"><a class="header-anchor" href="#_6、uvm机制-一" aria-hidden="true">#</a> 6、UVM机制（一）</h1><h2 id="_6-1-uvm类" tabindex="-1"><a class="header-anchor" href="#_6-1-uvm类" aria-hidden="true">#</a> 6.1 UVM类</h2><p>记住这个结构就行，如果需要知道详情，可以去看张强《UVM实战》这本书，真的强烈推荐。</p><figure><img src="/backend-note/数字电路验证/UVM类.svg" alt="UVM类" tabindex="0" loading="lazy"><figcaption>UVM类</figcaption></figure><h2 id="_6-2-factory机制" tabindex="-1"><a class="header-anchor" href="#_6-2-factory机制" aria-hidden="true">#</a> 6.2 factory机制</h2><h3 id="什么是factory机制" tabindex="-1"><a class="header-anchor" href="#什么是factory机制" aria-hidden="true">#</a> 什么是factory机制</h3><p>“</p><p>UVM factory机制可以使用户在不更改代码的情况下实现不同对象的替换。</p><p>factory是UVM中一种数据结构。它的作用范围是整个平台空间，它有且仅有一个实例化对象（即单实例类）。它是一个多态构造器，可以仅仅使用一个函数让用户实例化很多不同类型的对象。</p><p>为了使用一个函数而可以返回多种对象，<mark>这些对象必须从一个基类扩展而来</mark>。</p><p>”</p><p>例如，从my_transaction扩展出my_transaction_ext，创造不同的输入数据、输入数据范围等，从而达到不同的验证效果。</p><h3 id="factory机制中的两个查找表" tabindex="-1"><a class="header-anchor" href="#factory机制中的两个查找表" aria-hidden="true">#</a> factory机制中的两个查找表</h3><p>factory机制的核心是两张查找表，一张叫<strong>注册表</strong>，一张叫<strong>替换表</strong>。</p><p>首先是<strong>注册表</strong>。在诸如driver、env这些component中， 都有这样一段代码：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_component_utils(class_name)
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>而transaction（sequence也是，只是它同时用了field机制才需要begin、end）这样的object中，有这样一段代码：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_object_utils(class_name)
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>这两个都是用于向factory注册的宏。当component或者object调用注册宏后，就向<strong>注册表</strong>中加入了这些类。在实例化对象时，使用类似于这样的语句：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 在build_phase中实例化
m_env = my_env::type_id::create(&quot;m_env&quot;, this);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div></div></div><p>才能使factory机制生效，而不是直接使用构造函数new。另外，注册还有一个好处，就是可以在函数中调用一些已经定义好的静态函数（例如get_type），而不用自己定义。</p><p>其次是<strong>替换表</strong>。</p><p>在实例化对象时，UVM会扫描<strong>替换表</strong>中的类，查看正在实例化的类是否已经被其他类替换。如果没有，就使用当前类例化。如果查找到被替换了，就用替换的类实例化。</p><p>向<strong>注册表</strong>注册需要用以上两个宏，向<strong>替换表</strong>中写入内容也需要由相应的宏来完成，这就是override宏。</p><h3 id="override机制" tabindex="-1"><a class="header-anchor" href="#override机制" aria-hidden="true">#</a> override机制</h3><p><a href="https://www.edaplayground.com/x/qtZV" target="_blank" rel="noopener noreferrer">factory和override机制演示代码<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p><p>使用factory机制能提升验证平台的复用性，其中一个原因在于factory机制中的override机制。</p><p>override能够将通过重写或者继承原来的类创造的新类覆盖掉原来的类，从而实现验证平台的复用。</p><p>override语句主要有两个：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 这一句是整体替换，会把整个验证平台中的目标类被替换成新的类。
set_type_override_by_type(original_class_name::get_type(),
                          target_class_name::get_type());
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 这一句是部分替换，只会把其中一个对象替换成新类的对象。
set_inst_override_by_type(&quot;original_inst_path&quot;,
                          original_class_name::get_type(),
                          target_class_name::get_type());
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>这两个函数都只存在于component中，也就是说<mark>仅有component才能调用这两个函数去替换类</mark>，而且一般需要在build_phase中调用它们。</p><h3 id="override用法" tabindex="-1"><a class="header-anchor" href="#override用法" aria-hidden="true">#</a> override用法</h3><p>假设我现在要替换的是transaction A，要将它替换成transaction B，替换前的transaction情况：</p><figure><img src="/backend-note/数字电路验证/set_type_override_by_type_A.svg" alt="替换前的情况" tabindex="0" loading="lazy"><figcaption>替换前的情况</figcaption></figure><p>首先看set_type_override_by_type，看一下这句语句的示意图：</p><figure><img src="/backend-note/数字电路验证/set_type_override_by_type_B.svg" alt="整个验证平台的替换" tabindex="0" loading="lazy"><figcaption>整个验证平台的替换</figcaption></figure><p>可以看到，整体被替换成了transaction B，实现方法如下：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 1. 将transaction A扩展为transaction B
class transaction_B extends transaction_A;
    // 需要重新注册
    `uvm_object_utils(transaction_B)
    
    // 重写构造函数
    function new(string name = &quot;&quot;);
        super.new(name);
    endfunction
    
    // 2. 如果是要修改限制条件，需要重写修改的部分，不需要写未修改的部分。
    // 注意，新的限制条件一定要在旧的限制条件之内，就是子集，不能比原来的限制条件更宽。
    constraint Limit_new{
        xxxx;
    }
endclass

// 3. 在组件中调用set_type_override_by_type替换，
// 例如可以用原来的testcase扩展为新的testcase，
// 这里示意性地把testcase_A扩展为testcase_B，直接从uvm_test扩展也是可以的
class testcase_B extends testcase_A;
    // 需要重新注册
    `uvm_component(testcase_B)
    
    // 重写构造函数
    function new(string name = &quot;&quot;, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    // 4. 在build_phase中，写入替换信息
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        set_type_override_by_type(transaction_A::get_type(),
                                  transaction_B::get_type());
    endfunction
    
    // 可以通过一些打印信息来确定是否确实替换成功了
    virtual function void report_phase(uvm_phase phase);
        super.report_phase(phase);
        factory.print();
    endfunction
endclass


// 最后，在top中启动run_test时，填入testcase_B，就能正确启动了。
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>然后再看看set_inst_override_by_type。这是替换后的示意图：</p><figure><img src="/backend-note/数字电路验证/set_inst_override_by_type_B.svg" alt="部分替换示意图" tabindex="0" loading="lazy"><figcaption>部分替换示意图</figcaption></figure><p>下面是实现方法，可以看出和set_type_override_by_type非常类似：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 1. 同样地将transaction A扩展为transaction B
class transaction_B extends transaction_A;
    // 需要重新注册
    `uvm_object_utils(transaction_B)
    
    // 重写构造函数
    function new(string name=&quot;&quot;);
        super.new(name);
    endfunction
    
    // 2. 同样使用限制条件作为不同点
    constraint Limit_new{
        xxxx;
    }
endclass

// 3. 同样，在组件中调用set_inst_override_by_type替换，
// 例如可以用原来的testcase扩展为新的testcase，
// 这里示意性地把testcase_A扩展为testcase_C，
// 直接从uvm_test扩展也是可以的。这边只替换sequencer中的transaction。
class testcase_C extends testcase_A;
    // 需要重新注册
    `uvm_component(testcase_C)
    
    // 重写构造函数
    function new(string name = &quot;&quot;, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    // 4. 在build_phase中，写入替换信息，需要注意的是这个路径，起点是自身，所以不用写，
    // 终点是被替换对象所在的component或者它的父对象，比如这里的索引就到m_seqr了。
    // 如果路径只写到m_env，就会把m_env中所有的transaction_A对象都替换掉，这不一定符合预期。
    // 所以要搞清楚替换对象到底在哪里。
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        set_inst_override_by_type(&quot;m_env.i_agent.m_seqr.*&quot;,
                                  transaction_A::get_type(),
                                  transaction_B::get_type());
    endfunction
    
    // 可以通过一些打印信息来确定是否确实替换成功了
    virtual function void report_phase(uvm_phase phase);
        super.report_phase(phase);
        factory.print();
    endfunction
endclass

// 最后，在top中启动run_test时，填入testcase_C，就能正确启动了。
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>再次强调：</p><ol><li>只能在component中调用override，但被替换的类可以是component或者object。</li><li>替换的类和被替换的类必须有一定的继承关系，比如新类继承自旧类。</li></ol><p>如果不在EDAplayground使用，没有把这所有代码都放在一个design.sv的文件里的话，需要调用include把新增的代码文件都包含进来。</p><p>这里只是做了一个transaction激励替换的例子，用这个方法还可以替换平台组件，改变测试平台组件的行为。以后有时间了也写下来。</p><h2 id="_6-3-field机制" tabindex="-1"><a class="header-anchor" href="#_6-3-field机制" aria-hidden="true">#</a> 6.3 field机制</h2><h3 id="field机制的应用" tabindex="-1"><a class="header-anchor" href="#field机制的应用" aria-hidden="true">#</a> field机制的应用</h3><p>下面是my_transaction代码：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_transaction extends uvm_sequence_item;
    rand bit [3:0] rxd;
    rand bit rxv;
    
    // 重点关注这段代码！
    `uvm_object_utils_begin(my_transaction)
    	`uvm_field_int(rxd, UVM_ALL_ON)
    	`uvm_field_int(rxv, UVM_ALL_ON)
    `uvm_object_utils_end
    // 我是说上面这段！

    constraint Limit{
        rxd inside {[0:15]};
    }
    
    function new(string name = &quot;&quot;);
        super.new(name);
    endfunction
    
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>可以看到这段代码中有一段调用了`uvm_object_utils_begin和end的代码块。这段代码有两个作用：</p><ol><li>向factory注册my_transaction类，这点和普通的不带begin和end的代码是一样的。</li><li>为begin和end中包围的这些变量（比如这段里写的是rxd和rxv）在类中创建一些实用的方法，例如打印、复制、对比、打包、解压、记录等，这就是field automation机制。简单来说，就是可以用UVM的内建函数处理数据，而不用自己手动编写具有这些功能的方法（函数）。</li></ol><p>要让变量具有这些方法，需要用这几个关键语句：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_field_int()
`uvm_field_queue()
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div></div></div><p>这些宏必须被包括在uvm_object_utils_begin和end之中才能使用。component也具有相同的宏，只需要把这些语句包含在uvm_component_utils_begin和end里就行。</p><h3 id="uvm-field-automation机制的内建方法" tabindex="-1"><a class="header-anchor" href="#uvm-field-automation机制的内建方法" aria-hidden="true">#</a> UVM field automation机制的内建方法</h3><table><thead><tr><th>方法名</th><th>功能</th></tr></thead><tbody><tr><td>clone</td><td>深度复制，如果被复制的目标成员中包含了其他对象，就调用该对象的clone也复制一份，<mark>这种方法是会创造新对象的</mark>。该方法仅限于使用了UVM field automation机制的成员。</td></tr><tr><td>copy</td><td>普通复制，如果被复制的目标成员中包含了其他对象，不会调用该对象的copy方法，<mark>仅对句柄进行复制，而没有创造新的对象</mark>。该方法仅限于使用了UVM field automation机制的成员。</td></tr><tr><td>print</td><td>按照给定格式打印出对象的成员，打印的内容仅限于使用了UVM field automation机制的成员。</td></tr><tr><td>sprint</td><td>与print类似，但返回的是一个字符串</td></tr><tr><td>compare</td><td>深度对比，对比的内容仅限于使用了UVM field automation机制的成员。</td></tr><tr><td>pack</td><td>将成员按一定格式打包成一个数据流，打包的内容仅限于使用了UVM field automation机制的成员。</td></tr><tr><td>unpack</td><td>按成员的规格对数据流进行分解，参与分解的成员仅限于使用了UVM field automation机制的成员。</td></tr><tr><td>record</td><td>对成员做记录，参与记录的成员仅限于使用了UVM field automation机制的成员。</td></tr></tbody></table><p>如果在类中有某一个成员没有赋予field automation机制，那么这些方法都对它不起作用。</p><h3 id="成员变量的注册方法" tabindex="-1"><a class="header-anchor" href="#成员变量的注册方法" aria-hidden="true">#</a> 成员变量的注册方法</h3><p>大部分变量注册的格式都为：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_field_*(ARG, FLAG)
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>其中ARG是变量名，FLAG指屏蔽类型（等一下讲），这里的*一般填入数据类型，比如int，或者int_queue，也就是队列，等等。</p><p>但有一种类型的数据例外：枚举类型enum。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_field_enum(T, ARG, FLAG)
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>T为枚举类型的名字，ARG为变量名，FLAG为屏蔽类型。</p><p>这里记录一些常用的宏，需要的时候可以来这里查找，不需要特别记忆：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_field_int(ARG, FLAG)
`uvm_field_real(ARG, FLAG)
`uvm_field_enum(T, ARG, FLAG)
`uvm_field_object(ARG, FLAG)
`uvm_field_string(ARG, FLAG)
`uvm_field_array_enum(ARG, FLAG)
`uvm_field_array_int(ARG, FLAG)
`uvm_field_array_string(ARG, FLAG)
`uvm_field_queue_int(ARG, FLAG)
`uvm_field_queue_string(ARG, FLAG)
`uvm_field_aa_int_string(ARG, FLAG)
`uvm_field_aa_string_string(ARG, FLAG)
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>关键词：UVM field automation成员对象注册方法表</p><h3 id="flag标识符" tabindex="-1"><a class="header-anchor" href="#flag标识符" aria-hidden="true">#</a> FLAG标识符</h3><p>类中的每个成员都可以设置它们是否参与某个操作，比如rxd不参与复制，但rxv参与复制等。用来设置这些行为的就是FLAG标识符。</p><p>FLAG本质上是一个15位的向量，可以手动地定义这样的向量，然后放在FLAG的位置。还可以用UVM中已经定义好的一些宏，去规定哪些功能开启，哪些功能关闭：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>UVM_DEFAULT

// 将所有机制都打开，该成员参与所有方法，一般都用这个就可以
UVM_ALL_ON 

// 是否参与复制
UVM_COPY
UVM_NOCOPY

// 是否参与比较
UVM_COMPARE
UVM_NOCOMPARE

// 是否参与打印
UVM_PRINT
UVM_NOPRINT

// 是否参与记录
UVM_RECORD
UVM_NORECORD

// 是否参与打包
UVM_PACK
UVM_NOPACK
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>在调用打印的时候，可以指定特殊的打印格式，打印格式有如下几种：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>UVM_BIN
UVM_DEC
UVM_UNSIGNED
UVM_OCT
UVM_HEX
UVM_STRING
UVM_TIME
UVM_REAL
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>使用方法：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_field_int(field, UVM_ALL_ON | UVM_BIN)
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>加上这个按位或就行。</p><h2 id="_6-4-configuration机制" tabindex="-1"><a class="header-anchor" href="#_6-4-configuration机制" aria-hidden="true">#</a> 6.4 configuration机制</h2><p>configuration机制个人感觉是应用难度比较大，却能极大地增加验证平台重用性的机制。作为验证平台属性配置的机制，它的强大主要体现在它所能传递的数据类型上：</p><ol><li>它能传递一般的值，可以是整型、实数、队列等，用于配置一些散布在验证平台中的可配置参数。</li><li>传递对象。传递对象最经常的用途是拿它来配置整个平台。</li><li>传递interface，接口。class中不能直接使用interface创建新的接口，只能在内部定义一个虚接口virtual interface，然后由外部传入。</li></ol><h3 id="configuration机制的优点" tabindex="-1"><a class="header-anchor" href="#configuration机制的优点" aria-hidden="true">#</a> configuration机制的优点</h3><ol><li>可以简单地配置某个组件中变量的值，<mark>避免外部使用全局变量</mark>带来的风险</li><li>高层组件可以在<mark>不改变代码</mark>的情况下改变子组件的变量</li><li>各个层次都可以使用configuration机制，<mark>限制小</mark></li><li>支持通配符和正则表达式</li><li>支持用户<mark>自定义的数据类型</mark></li><li>可以在<mark>仿真运行的过程中</mark>进行配置</li></ol><h3 id="configuration原理" tabindex="-1"><a class="header-anchor" href="#configuration原理" aria-hidden="true">#</a> configuration原理</h3><p>UVM configuration实现分为两部分：</p><p><strong>设置配置资源</strong>（set，可以理解为发送）：</p><p>调用相关代码后，会把配置内容写入<mark>UVM配置资源池</mark>中，这类似于一种表格，也类似于factory两张表中的替换表，但他需要的信息更多。</p><p>使用静态函数设置：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_config_db#(type)::set(
							uvm_component cntxt, // 资源来源，必须是component
    						string instance_name, // 资源去向，描述这个资源所属的组件，是一个字符串，可以用通配符或者正则表达式
    						string field_name, // 资源的ID，相当于通道名，是其他组件获取这个资源的重要凭证
    						T value // 资源值，可以是值、对象或者接口
);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p><strong>获取配置资源</strong>（get，可以理解为接收）：</p><p>设置完资源后，尽管UVM资源池内已经记录了数据来源、数据类型、数据去向、资源的ID、资源值这么5项内容，但不代表它已经配置成功了。要想配置成功，还必须在适当的位置获取这些资源。</p><p>使用静态函数获取：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_config_db#(type)::get(
							uvm_component cntxt, // 获取配置资源的源组件，在何处获取资源
    						string instance_name, // 被配置的目标对象所在的组件，是个字符串，可用通配符和正则表达式
    						string field_name, // 资源的ID，要和设置时填入的ID一致
    						inout T variable // 
);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h3 id="传递值例子-为sequence配置资源" tabindex="-1"><a class="header-anchor" href="#传递值例子-为sequence配置资源" aria-hidden="true">#</a> 传递值例子：为sequence配置资源</h3><h4 id="获取配置资源" tabindex="-1"><a class="header-anchor" href="#获取配置资源" aria-hidden="true">#</a> 获取配置资源</h4><p>一般来说，sequence中有控制产生随机transaction个数的量。可以让这个量设置成一个变量，然后使用configuration机制从外部去配置，从而实现产生transaction数量的控制。</p><p><a href="https://www.edaplayground.com/x/auPu" target="_blank" rel="noopener noreferrer">config配置演示_配置单个整数<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p><p>展示修改后的sequence代码：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_sequence extends uvm_sequence#(my_transaction);
    `uvm_object_utils(my_sequence)
    
    // 用于控制产生transaction数量的变量，默认值还是填上比较好
    int item_num = 10;
    
    function new(string name=&quot;&quot;);
        super.new(name);
    endfunction
    
    // pre_randomize函数是systemverilog的内容，
    // 总之它会在随机化前调用，不由phase控制。
    // 用静态函数get接收数据
    function void pre_randomize();
        uvm_config_db#(int)::get(
            // config只能发送东西给平台组件component，而sequence并不是component，
            // 只能发送给它的父对象m_seqr。
            // sequence父对象类是my_sequencer，注意这里写得是父对象的类而不是父对象本身
        	my_sequencer, 
            // 这里是空的，因为就是取到本地
            &quot;&quot;,
            // 第三个是资源ID，需要和set时的参数相同，可以用变量名作为ID，方便记
            &quot;item_num&quot;,
            // 配置的目标对象，这里就把数据交给item_num就可以
            item_num
        )
    endfunction
    
    virtual task body();
        if(starting_phase != null) begin
            starting_phase.raise_objection(this);
            // 替换掉这里的数
            repeat(item_num) begin
            	`uvm_do(req)
            end
            #100;
            if(starting phase != null) begin
                starting_phase.drop_objection(this); 
            end
        end
    endtask
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h4 id="设置配置资源" tabindex="-1"><a class="header-anchor" href="#设置配置资源" aria-hidden="true">#</a> 设置配置资源</h4><p>因为sequence中配置了它将从m_seqr中获取数据，所以这边需要发送数据给到m_seqr。记住资源的ID，就是第三个参数，要和获取的一致才行。这里将从顶层去配置这个在sequence里的item_num。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_test extends uvm_test;
    // 注册
    `uvm_component_utils(my_test)

    my_env m_env;
    
    // 构造
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
    endfunction

    // build
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        m_env = my_env::type_id::create(&quot;m_env&quot;, this);
        
        uvm_config_db#(uvm_object_wrapper)::set(this, &quot;*.m_seqr.run_phase&quot;, &quot;default_sequence&quot;, my_sequence::get_type());
        
        // 在这里设置item_num资源值
        uvm_config_db#(int)::set(
        	// 资源源，是谁发送的数据，写this就行，从这里发送过去
            this,
            // 配置对象所属的component，是sequencer，即m_seqr，顺着向下找到它
            &quot;*.m_seqr&quot;,
            // 资源ID，刚才说了是用变量名来做资源ID，便于记忆
            item_num,
            // 资源值，直接给个int类型的数就行，这里给20
            20
        );
    endfunction

    virtual function void start_of_simulation_phase(uvm_phase phase);
        super.start_of_simulation_phase(phase);
        uvm_top.print_topology(uvm_default_tree_printer);
    endfunction
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>这样就完成了资源配置，把my_sequence的值设置成了20。</p><h4 id="进一步理解config-db的参数" tabindex="-1"><a class="header-anchor" href="#进一步理解config-db的参数" aria-hidden="true">#</a> 进一步理解config db的参数</h4><p>这里还需要进一步理解config_db的参数。对于uvm_config_db#(type)::set()的四个参数：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_config_db#(type)::set(
							uvm_component cntxt,
    						string instance_name,
    						string field_name,
    						T value
);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>cntxt，指的是context，是个UVM组件，而instance name是实例名的意思，它们放在一起将组合成<mark>可见范围</mark>。例如，如果填上这节所讲的参数，变成：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_config_db#(int)::set(
            this, // 这个this来自于my_test
            &quot;*.m_seqr&quot;,
            item_num,
            20
        );
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>那么，可见范围就是my_test中的m_seqr及以下的部分。即，这条配置信息只对sequencer和它的子对象可见。当然， 第一个参数也可以填上null，那么在第二个参数中补齐可见范围即可：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>uvm_config_db#(int)::set(
            null,
            &quot;uvm_test_top.m_env.m_seqr&quot;,
            item_num,
            20
        );
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>可见范围还是同样的，m_seqr和它的子对象。</p><p>为什么是uvm_test_top呢？因为<mark>不论启动怎么样的testcase（这里是my_test），UVM都会自动地把它的实例命名为uvm_test_top</mark>。</p><h3 id="传递interface例子" tabindex="-1"><a class="header-anchor" href="#传递interface例子" aria-hidden="true">#</a> 传递interface例子</h3><p>interface，接口，是driver与DUT、monitor与DUT直接连接的部分，如图所示：</p><figure><img src="/backend-note/数字电路验证/testbench_interface.png" alt="interface的连接情况" tabindex="0" loading="lazy"><figcaption>interface的连接情况</figcaption></figure><p>刚才已经说过，interface不能直接用于class中，所以需要建立一个虚接口virtual interface的句柄，这也是缩写vif的由来。虚接口不能直接例化，需要从外部接收，这就需要用到UVM configuration。</p><p><a href="https://www.edaplayground.com/x/V8hp" target="_blank" rel="noopener noreferrer">config配置演示_配置接口<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p><p>先看一下用于第二章所述DUT的interface的代码，这里不作详解：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>interface dut_interface(
  input bit clk
);
  
  logic rst_n;
  logic [3:0] rxd;
  logic rx_v;
  logic [3:0] txd;
  logic txv;
  
  clocking imonitor_cb@(posedge clk);
    default input #1 output #0;
    input rxd;
    input rxv;
  endclocking
  
  
  clocking driver_cb@(posedge clk);
    default input #1 output #0;
    output rst_n;
    output rxd;
    output rxv;
  endclocking
  
  
  clocking omonitor_cb@(posedge clk);
    default input #1 output #0;
    input txd;
    input txv;
  endclocking
  
  modport imonitor(clocking imonitor_cb);
  modport driver(clocking driver_cb, output rst_n);
  modport omonitor(clocking omonitor_cb);
  
endinterface
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>在driver中接收interface（在monitor中接收也是类似的）：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_driver extends uvm_driver#(my_transaction);
    `uvm_component_utils(my_driver)
    
    // 声明一个虚接口句柄，用已经定义好的接口，在前面加上virtual即可
    virtual dut_interface m_vif;
    
    function new(string name=&quot;&quot;, uvm_component parent);
        super.new(name, parent);
    endfunction
        
    // 接收接口到vif
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        // 在build_phase中接收
        uvm_config_db#(virtual dut_interface)::get(this, &quot;&quot;, &quot;vif&quot;, m_vif);
    endfunction
    
    // 驱动DUT的方法
    virtual function void pre_reset_phase(uvm_phase phase);
        super.pre_reset_phase(phase);
        // 这是12个runtime phase之一，而且驱动DUT是需要消耗时间的，
        // 所以需要提起objection，详见下一节。
        // 在pre_reset_phase中，先把modport中属于driver的那部分给上不定态。
        phase.raise_objection(this);
        m_vif.driver_cb.rxd &lt;= 4&#39;bx;
        m_vif.driver_cb.rxv &lt;= 1&#39;bx
        // 不要忘记drop。
        phase.drop_objection(this);
    endfunction
    
    virtual function void reset_phase(uvm_phase phase);
        super.reset_phase(phase);
        phase.raise_objection(this);
        // 可以开始赋初值，这里给上reset后的值
        m_vif.driver_cb.rxd &lt;= 4&#39;b0;
        m_vif.driver_cb.rxv &lt;= 1&#39;b0;
        phase.drop_objection(this);
    endfunction
    
    virtual task run_phase(uvm_phase phase);
        // run phase不属于runtime phase，不需要继承，也不需要提起objection
        // 根据接口协议，驱动DUT。这里的DUT只是一个简单的数据转发模块，所以只是简单地把数据发送到接口就行
        // 接收transaction分解后发送给DUT
        forever begin
            seq_item_port.get_next_item(req);
            // 打印一下收到的数据
            `uvm_info(&quot;DRIV_RUNPHASE&quot;, req.sprint(), UVM_MEDIUM)
            m_vif.driver_cb.rxd &lt;= req.rxd;
            m_vif.driver_cb.rxv &lt;= req.rxv;
            
            // 等待一个周期，打印已经驱动的信息后结束这组数据的仿真
            @m_vif.driver_cb;
            `uvm_info(&quot;DRIV_RUNPHASE&quot;, &quot;Data has driven.&quot;, UVM_MEDIUM)
            seq_item_port.item_done();
        end
    endtask
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>接口要在顶层实例化。由于program是不能实例化DUT的，所以需要在module中实例化。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>&quot;include 所有代码&quot;

module top;
    bit sys_clk;
    
    dut_interface m_inf(sys_clk);
    
    dut dut_inst(
        .clk(m_inf.clk),
        .rst_n(m_inf.rst_n),
        
        .rxd(m_inf.rxd),
        .rxv(m_inf.rxv),
        
        .txd(m_inf.txd),
        .txv(m_inf.txv)
    );
    
    // 时钟
    initial begin
       sys_clk = 1&#39;b0;
        forever #10 sys_clk = ~sys_clk;
    end
    
    // 给driver传递inf，这个接口还要传递给monitor，所以直接传给agent，
    // 让monitor和driver都可见，再让它们分别从agent中取得就行
    initial begin
        uvm_config_db#(virtual dut_interface)::set(null, &quot;*.m_agent.*&quot;, &quot;vif&quot;, inf); 
        run_test(&quot;testcase&quot;);
    end
    
    // 产生波形文件
    initial begin
        // $wlfdumpvars(); 
        // 在edaplayground中改用以下这两句：
        $dumpfile(&quot;dump.vcd&quot;);
    	$dumpvars;
    end
    
endmodule
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h3 id="传递对象例子" tabindex="-1"><a class="header-anchor" href="#传递对象例子" aria-hidden="true">#</a> 传递对象例子</h3><p>这是configuration机制中最难的例子。他需要新建一些类，用于配置整个验证平台。这是一种比较高级的用法。</p><p><mark>暂时不给出这个例子的代码。一来验证平台到这里还不是那么复杂，其次，reference model和scoreboard还没有加入，没有这么多需要配置的类。</mark></p><p>configuration机制可以传递用户自定义的类。当验证平台中需要配置的参数太多、太散的时候，对他们一个个单独使用set和get其实非常麻烦。</p><p>可以把这些所有需要配置的参数封装成一个配置类，让平台组件顶层先获取这个类，取出自己需要的数值，然后把余下的部分传递给子对象让他们配置，然后再传递给子对象的子对象取出数据完成配置，这样一层层地往下传，直到配置完整个平台。</p><p>那么，首先需要确定有哪些变量需要配置，这里举出几个例子：</p><ol><li><p>env中：</p><p>is_coverage 是否需要进行覆盖率统计</p><p>is_check 是否需要加入scoreboard</p></li><li><p>agent中：</p><p>is_active agent是否为active模式</p></li><li><p>sequencer中：</p><p>item_num sequence产生的个数，其实不是sequencer本身需要，而是要传给sequence的，但只能由sequencer来接收</p></li><li><p>driver中：</p><p>vif 虚接口</p></li><li><p>monitor中：</p><p>vif 虚接口</p></li></ol><p>假设就有这么些数据需要配置，而且在参数类往下传的过程中，先经过env，后经过agent，所以需要创建两个类，一个类名叫env_cfg，配置env，一个类名叫agent_cfg，配置agent，而且agent_cfg应该是env_cfg的子对象。</p><p>而driver、monitor因为已经是终端了，所以不需要再向下传，所以不需要再单独建立一个类。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 配置文件一般扩展自uvm_object，而不是component
class agent_cfg extends uvm_object;
    // agent 本身的配置数据，这些数据最好都给上初值，下同
    is_active = UVM_ACTIVE;
    
    // 给sequencer
    item_num = 20;
    
    // 给driver和monitor
    virtual dut_interface m_vif;
    
    // 因为配置数据需要复制，所以用field automation机制提供这些方法
    `uvm_object_utils_begin(agent_cfg)
    	// 一种特殊的数据类型
    	`uvm_field_enum(uvm_active_passive_enum, is_active, UVM_ALL_ON)
    	`uvm_field_int(item_num, UVM_ALL_ON)
    `uvm_object_utils_end
    
    // 构造函数
    function new(string name=&quot;&quot;);
        super.new(name);
    endfunction
    
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>然后再写env的配置文件：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class env_cfg extends uvm_object;
    // env本身的配置数据，这些数据最好都给上初值
    is_coverage = 0;
    is_check = 0;
    
    // 需要包含agent_cfg，先声明句柄
    agent_cfg m_agent_cfg;
    
    `uvm_object_utils_begin(env_cfg)
    	`uvm_field_int(is_coverage, UVM_ALL_ON)
    	`uvm_field_int(is_check, UVM_ALL_ON)
    	// 要把子对象的类也加进来
    	`uvm_field_object(m_agent_cfg, UVM_ALL_ON)
    `uvm_object_utils_end
    
    // 构造函数
    function new(string name=&quot;&quot;);
        super.new(name);
        // 这里不用factory创建子对象，直接构造就行
        m_agent_cfg = new(&quot;m_agent_cfg&quot;);
    endfunction
    
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>在这一整个类和需要它的地方都需要声明一个句柄，用以接收config_db传递来的信息。</p><p>而在testcase这样的高层模块，则需要调用它的构造函数，而且需要配置这个配置类。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_test extends uvm_test;
    `uvm_component_utils(my_test)
    
    my_env m_env;
    
    // 声明配置类句柄
    env_cfg m_env_cfg;
    
    function new(string name = &quot;&quot;, uvm_component parent);
        super.new(name, parent);
        // 实例化配置类
        m_env_cfg = new(&quot;m_env_cfg&quot;);
    endfunction
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        m_env = my_env::type_id::create(&quot;m_env&quot;, this);
        uvm_config_db#(uvm_object_wrapper)::set(
            this, &quot;*.m_seqr.run_phase&quot;, &quot;default_sequence&quot;, my_sequence::get_type()
        );
        
        // 给env_cfg和agent_cfg里的数值赋值
        m_env_cfg.is_coverage = 0;
        m_env_cfg.is_check = 0;
        m_env_cfg.m_agent_cfg.item_num = 40;
        
        // 需要传递的虚接口，需要从top获得，传递给配置类的m_vif，直接用句点就能表示它。
        if(!uvm_config_db#(virtual dut_interface)::get(this, &quot;&quot;, &quot;top_vif&quot;, m_env_cfg.m_agent_cfg.m_vif)) begin
            // 如果没有成功得到vif，就没必要继续了
            `uvm_fatal(&quot;CONFIG_ERROR&quot;, &quot;无法获得顶层传来的接口！&quot;)
        end
        
        // 传递配置类给env，接下来转到env去解包并继续向下传递
        uvm_config_db#(env_cfg)::set(
            this, &quot;*.m_env&quot;, &quot;env_cfg&quot;, m_env_cfg
        );
    endfunction
    
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>下面展示env类中，如何接收、解包配置自身，并把agent的配置信息传下去：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_env extends uvm_env;
    `uvm_component_utils(my_env)
    
    int is_coverage = 0;
    int is_check = 0;
    
    // 注意我这里用了m_agent，而不是之前的i_agent
    my_agent m_agent;
    
    // 需要声明接收配置类的句柄，不需要初始化
    env_cfg m_env_cfg;
    
    function new(string name = &quot;&quot;, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        
        m_agent = my_agent::type_id::create(&quot;m_agent&quot;, this);
        
        // 接收来自testcase的数据，并保存到env_cfg里
        if(!uvm_config_db#(this, &quot;&quot;, &quot;env_cfg&quot;, m_env_cfg)) begin
            `uvm_fatal(&quot;CONFIG_ERROR&quot;, &quot;无法获得来自testcase的接口！&quot;)
        end
        
        // 然后再把中间的agent_cfg传递给agent
        uvm_config_db#(agent_cfg)::set(this, &quot;*.m_agent&quot;, &quot;m_agent_cfg&quot;, m_env_cfg.m_agent_cfg);    
        // 提示现在的覆盖率收集设置为开启
        if(m_env_cfg.is_coverage) begin
            `uvm_info(&quot;COVEARGE_ENABLED&quot;, &quot;覆盖率收集已开启！&quot;, UVM_MEDIUM)
        end
        
        // 提示scoreboard开启
        if(m_env_cfg.is_check) begin
            `uvm_info(&quot;SCOREBOARD_ENABLED&quot;, &quot;计分板已开启&quot;, UVM_MEDIUM)
        end
            
    endfunction
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>现在，env已经把env_cfg中的agent_cfg单独取出并发送给agent了，需要在agent处获取，并配置。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_agent extends uvm_agent;
    `uvm_component_utils(my_agent)
    
    my_sequencer m_seqr;
    my_driver m_driv;
    my_monitor m_mon;
    
    // 声明agent_cfg的句柄
    agent_cfg m_agent_cfg;
    
    function new(string name = &quot;&quot;, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        // 这里是master agent，就不写判断条件了，最好是写上
        m_seqr = my_sequencer::type_id::create(&quot;m_seqr&quot;, this);
        m_driv = my_driver::type_id::create(&quot;m_driv&quot;, this);
        m_mon = my_monitor::type_id::create(&quot;m_mon&quot;, this);
        
        // 接收agent_cfg
        if(!uvm_config_db#(agent_cfg)::get(this, &quot;&quot;, &quot;m_agent_cfg&quot;, m_agent_cfg);) begin
            `uvm_fatal(&quot;AGENT_CONFIG_ERROR&quot;, &quot;没有接收到来自ENV的配置类！&quot;) 
        end
        
        // 继续往下传！
        uvm_config_db#(virtual dut_interface)::set(
        	this, &quot;m_driv&quot;, &quot;driv_vif&quot;, m_agent_cfg.m_vif
        );
        uvm_config_db#(virtual dut_interface)::set(
        	this, &quot;m_mon&quot;, &quot;mon_vif&quot;, m_agent_cfg.m_vif
        );
        // 还有这个item_num要传给sequence
        uvm_config_db#(int)::set(
        	this, &quot;my_seqr&quot;, &quot;item_num&quot;, agent_cfg.item_num
        );
    endfunction
    
    
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>传递vif这里只写driver的了，monitor的同理</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_driver extends uvm_driver#(my_transaction);
    `uvm_component_utils(my_driver)
    
    virtual dut_interface m_vif;
    
    function new(string name = &quot;&quot;, uvm_component parent);
        super.new(name, parent);
    endfunction
    
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        // 接收vif
        uvm_config_db#(virtual dut_interface)::set(
        	this, &quot;&quot;, &quot;driv_vif&quot;, m_vif
        );
    endfunction
    
    // 后面的代码就和之前没有区别了。
    
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>接下来是接收item_num的sequence，其实也和以前没什么大的区别：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>class my_sequence extends uvm_sequence#(my_transaction);
    `uvm_object_utils(my_sequence)
    
    int item_num = 10;
    
    function new(string name=&quot;&quot;);
        super.new(name);
    endfunction

    virtual function void pre_randomize();
        uvm_config_db#(int)::get(
        	my_sequencer, &quot;&quot;,&quot;item_num&quot;,item_num
        )
    endfunction
    
    virtual task body();
        if(starting_phase != null) begin
            starting_phase.raise_objection(this);
            // 替换掉这里的数
            repeat(item_num) begin
            	`uvm_do(req)
            end
            #100;
            if(starting phase != null) begin
                starting_phase.drop_objection(this); 
            end
        end
    endtask
endclass
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>而在顶层，需要在initial块中，配置好interface，并把它开始往下传，这点千万不要忘记。</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>initial begin
    uvm_config_db#(virtual dut_interface)::set(null, &quot;uvm_test_top&quot;, &quot;vif&quot;, inf); 
    run_test(&quot;testcase&quot;);
end
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>最后强调一下，不论是set还是get，它的第一个参数都需要是一个component，千万不要忘记。</p><p>这一小节是整个这一章最困难的地方，后面的那些机制都没有这个难。但其实它并没有那么难，只是配置起来比较繁琐。工程中用到这种配置方法的机会可能也不是很多。</p><h2 id="_6-5-phase机制" tabindex="-1"><a class="header-anchor" href="#_6-5-phase机制" aria-hidden="true">#</a> 6.5 phase机制</h2><h3 id="uvm-phase" tabindex="-1"><a class="header-anchor" href="#uvm-phase" aria-hidden="true">#</a> UVM phase</h3><p>UVM为平台组件定义了一套phase流程来控制仿真平台的执行过程，phase是uvm_component的属性。</p><p>下面是UVM phase的运行流程：</p><figure><img src="/backend-note/数字电路验证/UVMphase.svg" alt="UVM phase运行流程" tabindex="0" loading="lazy"><figcaption>UVM phase运行流程</figcaption></figure><p>后面的描述需要看着这张图来理解。</p><p>为什么需要phase？</p><p>从验证平台的构建、配置到连接，再到运行，最后停止，需要有一定的<mark>先后顺序</mark>。</p><p>例如，在构建平台过程中，需要先实例化对象，配置对象，然后再连接各个组件。如果先连接组件，再实例化对象，就会出错。如果把实例化和配置打包成一个函数，再把连接打包成另一个函数，就可以确保按顺序执行。</p><p>每一个phase阶段都有一个任务或函数与其对应，例如实例化对应的是build_phase，等等。</p><p>同一个phase有两种顺序：</p><ol><li>自顶向下（构造阶段）：从树根root开始，自顶向下运行，直到每一个树叶。按照我的理解，这句话的意思是，在诸如build的阶段，需要不断地调用构造函数，必须先构造出env这样的容器类，才能继续向下构造agent这样的子对象；必须先构造出agent，才能继续构造sequencer、driver、monitor这样的子对象，所以是从树根到树叶。</li><li>自下向上（执行阶段）：从树叶开始，一直到树根root。不同于构造连接阶段，执行阶段会从树叶开始，一直到树根。</li></ol><h3 id="task-phase和function-phase" tabindex="-1"><a class="header-anchor" href="#task-phase和function-phase" aria-hidden="true">#</a> task phase和function phase</h3><p>task phase是会消耗仿真时间的，而function phase不消耗仿真时间。在上图中可以看出，只有执行阶段的run phase和12个runtime phase是task phase，其他的都是function phase。</p><h3 id="task-phase执行顺序" tabindex="-1"><a class="header-anchor" href="#task-phase执行顺序" aria-hidden="true">#</a> task phase执行顺序</h3><p>在准备阶段的start_of_simulation phase执行完成后，仿真会同时进入run_phase和pre_reset phase。也就是说，<mark>run phase和runtime phase是并行执行的</mark>。它们同时存在，可以共同使用。</p><p>而每一个组件的同名phase执行是会同步的。<mark>只有当每一个组件的同名phase全部执行完毕后，才会一起执行下一个phase，就算是function phase也一样</mark>。</p><h3 id="未定义的phase" tabindex="-1"><a class="header-anchor" href="#未定义的phase" aria-hidden="true">#</a> 未定义的phase</h3><p>有些组件在某个phase中定义了功能，而其他组件没有在这个phase定义功能，不代表这些组件就不执行这个phase了。这些phase仍会执行，只是不具有任何功能。</p><h3 id="phase的启动" tabindex="-1"><a class="header-anchor" href="#phase的启动" aria-hidden="true">#</a> phase的启动</h3><p>只需要在顶层模块的initial块中执行代码run_test()启动验证平台，就可以自动启动phase了。只要将想要的功能对应写入这些phase，就会执行。</p><h3 id="uvm-task-phase-objection" tabindex="-1"><a class="header-anchor" href="#uvm-task-phase-objection" aria-hidden="true">#</a> UVM task phase objection</h3><p>objection是phase的属性，用来控制task phase的开始与结束。在先前的sequence代码中有这这样一对代码：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>starting_phase.raise_objection(this);
starting_phase.drop_objection(this);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div></div></div><p>它们能控制<mark>task phase</mark>的开始和终止，<mark>同步</mark>components的同名task phase。objection可以在component或object中提起。每一次调用raise_objection都需要一个drop_objection与其对应。</p><p>使用时要注意：</p><ol><li>objection对<mark>task phase</mark>才有意义，控制task phase的开始和终止。</li><li><mark>必须在执行消耗仿真时间的语句之前raise objection</mark>，否则整个phase都会失效。</li><li>在task phase结束时，需要调用drop objection，否则仿真会卡在这里，永不结束。</li><li>在某个component的phase中调用的raise_objection会启动其他的同名phase，drop同理。因此，在某个component中的phase中没有调用raise_objection并不一定导致它不启动，它可能会被其他component的同名phase启动。但是，如果在他运行完毕之前，提起raise_objection的phase已经调用了drop_objection，那么它会在没被执行完就终止，导致bug。所以<mark>原则上要求每一个需要运行的component都独立地调用一次raise_objection，而不是由其他component启动</mark>。</li><li>还有一点， objection只针对runtime phase，<mark>12个runtime phase只要有任何一个提起了objection，那么run phase也会跟着执行，不需要raise objection</mark>。</li></ol><figure><img src="/backend-note/数字电路验证/raise_objection_error.svg" alt="未调用raise_objection时一种可能发生的运行错误" tabindex="0" loading="lazy"><figcaption>未调用raise_objection时一种可能发生的运行错误</figcaption></figure><h3 id="objection-使用方法总结" tabindex="-1"><a class="header-anchor" href="#objection-使用方法总结" aria-hidden="true">#</a> objection 使用方法总结</h3><ol><li>尽量在每个task phase都调用raise_objection和drop_objection</li><li>不要在无限循环的task phase中使用raise_objection和drop_objection</li><li>一定要成对使用raise_objection和drop_objection</li><li>每个task phase中尽量只使用一次</li><li>raise_objection要在第一个消耗仿真时间的语句前使用</li></ol><h3 id="_12个runtime-phase的记忆方法" tabindex="-1"><a class="header-anchor" href="#_12个runtime-phase的记忆方法" aria-hidden="true">#</a> 12个runtime phase的记忆方法</h3><p>显然runtime phase可以分为4个阶段，reset、configure、main、shutdown，每个阶段又有pre、本身、post这三个阶段，很容易记得。</p><h2 id="_6-6-uvm信息服务机制" tabindex="-1"><a class="header-anchor" href="#_6-6-uvm信息服务机制" aria-hidden="true">#</a> 6.6 UVM信息服务机制</h2><p>为了替代不方便使用的display函数，UVM提供了一系列信息打印服务。</p><p>优势：</p><ol><li>可以显示打印信息在平台中的位置</li><li>通过层次、等级、时间等对打印信息进行过滤</li></ol><h3 id="信息安全等级" tabindex="-1"><a class="header-anchor" href="#信息安全等级" aria-hidden="true">#</a> 信息安全等级</h3><p>UVM的信息安全等级分为4个，FATAL、ERROR、WARNING、INFO。这四个等级对应不同的行为，每个安全等级都有默认的行为。</p><table><thead><tr><th>安全等级/仿真行为</th><th>UVM_EXIT</th><th>UVM_COUNT</th><th>UVM_DISPLAY</th><th>UVM_LOG</th><th>UVM_CALL_HOOK</th><th>UVM_NO_ACTION</th><th>安全等级描述</th></tr></thead><tbody><tr><td>UVM_FATAL</td><td>默认行为2</td><td></td><td>默认行为1</td><td></td><td></td><td></td><td>不能容忍的错误，安全等级最严重</td></tr><tr><td>UVM_ERROR</td><td></td><td>默认行为2</td><td>默认行为1</td><td></td><td></td><td></td><td>仿真本身的错误，例如scoreboard检查数据有误，无关平台</td></tr><tr><td>UVM_WARNING</td><td></td><td></td><td>默认行为</td><td></td><td></td><td></td><td>警告信息，可能会影响仿真</td></tr><tr><td>UVM_INFO</td><td></td><td></td><td>默认行为</td><td></td><td></td><td></td><td>一般的报告信息，安全等级最低</td></tr></tbody></table><p>UVM_EXIT：立即终止仿真</p><p>UVM_COUNT：记录报告数量，达到设定的上限后自动停止仿真。上线设定方法：set_report_max_quit_count()</p><p>UVM_DISPLAY：在终端打印出相关信息</p><p>UVM_LOG：将相关信息写入指定文件中</p><p>UVM_CALL_HOOK：调用相关的回调函数</p><p>UVM_NO_ACTION：不会执行任何动作</p><h3 id="四种安全等级的宏" tabindex="-1"><a class="header-anchor" href="#四种安全等级的宏" aria-hidden="true">#</a> 四种安全等级的宏</h3><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_fatal(&quot;ID&quot;, &quot;Message&quot;)
`uvm_error(&quot;ID&quot;, &quot;Message&quot;)
`uvm_warning(&quot;ID&quot;, &quot;Message&quot;)
`uvm_info(&quot;ID&quot;, &quot;Message&quot;, verbosity)
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>除了info之外，其他的一定是会打印出来的，所以不需要冗余度。</p><h3 id="uvm-info" tabindex="-1"><a class="header-anchor" href="#uvm-info" aria-hidden="true">#</a> uvm_info</h3><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>`uvm_info(&quot;信息的ID&quot;, &quot;打印的信息&quot;, 可视化等级)
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>可视化等级也被称为信息冗余度，可以在后面规定需要打印出来的最高等级，默认时，只有UVM_MEDIUM和UVM_LOW是会被打印的。</p><p>假如在一次测试中，增加了很多uvm_info，而后续的测试不需要这些info，可以调整冗余度可视程度，屏蔽掉这些信息。所以，需要提前搞清楚这些info的使用情况，安排一个统一的冗余度，免得需要一个一个注释。</p><p>可视化等级共有5种：UVM_LOW、UVM_MEDIUM、UVM_HIGH、UVM_FULL、UVM_DEBUG。一般只用前三个，后两个很少用。在UVM代码中，有这样一段代码：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>typedef enum{
    UVM_NONE = 0,
    UVM_LOW = 100,
    UVM_MEDIUM = 200,
    UVM_HIGH = 300,
    UVM_FULL = 400,
    UVM_DEBUG = 500
} uvm_verbosity
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>运行仿真的时候可以可以指定可视化等级，在仿真命令里加入：+UVM_VERBOSITY=UVM_*</p><p>这是一条标准线，在这以上（不包括这个等级）的信息就会被屏蔽。</p><p>不止可以在仿真命令里进行<mark>全局限制</mark>，也可以用函数在component中设置：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 只能设置当前组件info的可视化等级
set_report_verbosity_level(verbosity);
// 用来设置当前组件及当前组件的子组件info的可视化等级
set_report_verbosity_level_hier(verbosity);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h3 id="自定义信息的默认行为" tabindex="-1"><a class="header-anchor" href="#自定义信息的默认行为" aria-hidden="true">#</a> 自定义信息的默认行为</h3><p>刚才的表格给出了每一种信息的默认行为，这些行为是可以修改的。</p><p>在testcase中的start_of_simulation_phase中可以用以下语句修改：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 这句话是根据安全等级来修改行为的，覆盖面广，但优先级低，
// 可以被另外两种优先级更高的设置语句覆盖。
set_report_serverity_action(severity, action);

// 通过信息的ID改变行为。
set_report_id_action(ID, action);

// 根据安全等级+信息ID修改行为，它的覆盖范围最小，但却是优先级最高的行为修改语句。
set_report_severity_id_action(severity, ID, action);
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>看下面几条修改的例子：</p><div class="language-systemverilog line-numbers-mode" data-ext="systemverilog"><pre class="language-systemverilog"><code>// 这条语句会让INFO不再有任何操作，甚至不打印出信息
set_report_severity_action(UVM_INFO, UVM_NO_ACTION);

// 这条语句让ID为&quot;DRV_RUN_PHASE&quot;的信息只打印信息，没有其他后续行为，
// 不论他是否是FATAL。但如果它是INFO，则会覆盖上一条语句。
// 即使它是被设置为UVM_NO_ACTION的INFO，他也会照样打印出信息。
set_report_id_action(&quot;DRV_RUN_PHASE&quot;, UVM_DISPLAY);

// 这条语句会让类型为INFO的，具有&quot;MON_RUN_PAHSE&quot;的ID的信息触发时，直接退出仿真。
set_report_severity_id_action(UVM_INFO, &quot;MON_RUN_PHASE&quot;, UVM_EXIT);

// 如果这样设置，那么不满足第二条和第三条条件的INFO语句，
//都不会有任何行为（因为最前面对UVM_INFO设置了UVM_NO_ACTION）
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>还有些其他的设置方法，但并不常用，工作中大概也不用这么复杂的设置，就不讲了。</p><h2 id="示例代码" tabindex="-1"><a class="header-anchor" href="#示例代码" aria-hidden="true">#</a> 示例代码</h2><ol><li><a href="https://www.edaplayground.com/x/qtZV" target="_blank" rel="noopener noreferrer">factory和override机制演示代码<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.edaplayground.com/x/auPu" target="_blank" rel="noopener noreferrer">config配置演示_配置单个整数<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li><li><a href="https://www.edaplayground.com/x/V8hp" target="_blank" rel="noopener noreferrer">config配置演示_配置接口<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li></ol></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/vuepress-theme-hope/vuepress-theme-hope/edit/main/src/posts/数字电路验证/6.md" rel="noopener noreferrer" target="_blank" aria-label="在 GitHub 上编辑此页" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->在 GitHub 上编辑此页<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">上次编辑于: </span><!----></div><div class="contributors"><span class="label">贡献者: </span><!--[--><!--[--><span class="contributor" title="email: 3339825@qq.com">DarentTheYang</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="vp-link nav-link prev" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/5.html"><div class="hint"><span class="arrow start"></span>上一页</div><div class="link"><span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span>5、environment类和testcase类的创建及仿真</div></a><a class="vp-link nav-link next" href="/backend-note/posts/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E9%AA%8C%E8%AF%81/7.html"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">7、UVM机制（二）<span class="font-icon icon fa-fw fa-sm fas fa-pen-to-square" style=""></span></div></a></nav><div id="comment" class="waline-wrapper" darkmode="false" style="display:block;"><div data-waline provider="Waline"><!--v-if--><div class="wl-comment"><!--v-if--><div class="wl-panel"><!--v-if--><textarea id="wl-edit" class="wl-editor" placeholder="请留言。(填写邮箱可在被回复时收到邮件提醒)"></textarea><div class="wl-preview" style="display:none;"><hr><h4>预览:</h4><div class="wl-content"></div></div><div class="wl-footer"><div class="wl-actions"><a href="https://guides.github.com/features/mastering-markdown/" title="Markdown Guide" aria-label="Markdown is supported" class="wl-action" target="_blank" rel="noopener noreferrer"><svg width="16" height="16" ariaHidden="true"><path d="M14.85 3H1.15C.52 3 0 3.52 0 4.15v7.69C0 12.48.52 13 1.15 13h13.69c.64 0 1.15-.52 1.15-1.15v-7.7C16 3.52 15.48 3 14.85 3zM9 11H7V8L5.5 9.92 4 8v3H2V5h2l1.5 2L7 5h2v6zm2.99.5L9.5 8H11V5h2v3h1.5l-2.51 3.5z" fill="currentColor"></path></svg></a><button type="button" class="wl-action" title="表情" style="display:none;"><svg viewBox="0 0 1024 1024" width="24" height="24"><path d="M563.2 463.3 677 540c1.7 1.2 3.7 1.8 5.8 1.8.7 0 1.4-.1 2-.2 2.7-.5 5.1-2.1 6.6-4.4l25.3-37.8c1.5-2.3 2.1-5.1 1.6-7.8s-2.1-5.1-4.4-6.6l-73.6-49.1 73.6-49.1c2.3-1.5 3.9-3.9 4.4-6.6.5-2.7 0-5.5-1.6-7.8l-25.3-37.8a10.1 10.1 0 0 0-6.6-4.4c-.7-.1-1.3-.2-2-.2-2.1 0-4.1.6-5.8 1.8l-113.8 76.6c-9.2 6.2-14.7 16.4-14.7 27.5.1 11 5.5 21.3 14.7 27.4zM387 348.8h-45.5c-5.7 0-10.4 4.7-10.4 10.4v153.3c0 5.7 4.7 10.4 10.4 10.4H387c5.7 0 10.4-4.7 10.4-10.4V359.2c0-5.7-4.7-10.4-10.4-10.4zm333.8 241.3-41-20a10.3 10.3 0 0 0-8.1-.5c-2.6.9-4.8 2.9-5.9 5.4-30.1 64.9-93.1 109.1-164.4 115.2-5.7.5-9.9 5.5-9.5 11.2l3.9 45.5c.5 5.3 5 9.5 10.3 9.5h.9c94.8-8 178.5-66.5 218.6-152.7 2.4-5 .3-11.2-4.8-13.6zm186-186.1c-11.9-42-30.5-81.4-55.2-117.1-24.1-34.9-53.5-65.6-87.5-91.2-33.9-25.6-71.5-45.5-111.6-59.2-41.2-14-84.1-21.1-127.8-21.1h-1.2c-75.4 0-148.8 21.4-212.5 61.7-63.7 40.3-114.3 97.6-146.5 165.8-32.2 68.1-44.3 143.6-35.1 218.4 9.3 74.8 39.4 145 87.3 203.3.1.2.3.3.4.5l36.2 38.4c1.1 1.2 2.5 2.1 3.9 2.6 73.3 66.7 168.2 103.5 267.5 103.5 73.3 0 145.2-20.3 207.7-58.7 37.3-22.9 70.3-51.5 98.1-85 27.1-32.7 48.7-69.5 64.2-109.1 15.5-39.7 24.4-81.3 26.6-123.8 2.4-43.6-2.5-87-14.5-129zm-60.5 181.1c-8.3 37-22.8 72-43 104-19.7 31.1-44.3 58.6-73.1 81.7-28.8 23.1-61 41-95.7 53.4-35.6 12.7-72.9 19.1-110.9 19.1-82.6 0-161.7-30.6-222.8-86.2l-34.1-35.8c-23.9-29.3-42.4-62.2-55.1-97.7-12.4-34.7-18.8-71-19.2-107.9-.4-36.9 5.4-73.3 17.1-108.2 12-35.8 30-69.2 53.4-99.1 31.7-40.4 71.1-72 117.2-94.1 44.5-21.3 94-32.6 143.4-32.6 49.3 0 97 10.8 141.8 32 34.3 16.3 65.3 38.1 92 64.8 26.1 26 47.5 56 63.6 89.2 16.2 33.2 26.6 68.5 31 105.1 4.6 37.5 2.7 75.3-5.6 112.3z" fill="currentColor"></path></svg></button><button type="button" class="wl-action" title="表情包"><svg width="24" height="24" fill="currentcolor" viewBox="0 0 24 24"><path style="transform: translateY(0.5px)" d="M18.968 10.5H15.968V11.484H17.984V12.984H15.968V15H14.468V9H18.968V10.5V10.5ZM8.984 9C9.26533 9 9.49967 9.09367 9.687 9.281C9.87433 9.46833 9.968 9.70267 9.968 9.984V10.5H6.499V13.5H8.468V12H9.968V14.016C9.968 14.2973 9.87433 14.5317 9.687 14.719C9.49967 14.9063 9.26533 15 8.984 15H5.984C5.70267 15 5.46833 14.9063 5.281 14.719C5.09367 14.5317 5 14.2973 5 14.016V9.985C5 9.70367 5.09367 9.46933 5.281 9.282C5.46833 9.09467 5.70267 9.001 5.984 9.001H8.984V9ZM11.468 9H12.968V15H11.468V9V9Z"></path><path d="M18.5 3H5.75C3.6875 3 2 4.6875 2 6.75V18C2 20.0625 3.6875 21.75 5.75 21.75H18.5C20.5625 21.75 22.25 20.0625 22.25 18V6.75C22.25 4.6875 20.5625 3 18.5 3ZM20.75 18C20.75 19.2375 19.7375 20.25 18.5 20.25H5.75C4.5125 20.25 3.5 19.2375 3.5 18V6.75C3.5 5.5125 4.5125 4.5 5.75 4.5H18.5C19.7375 4.5 20.75 5.5125 20.75 6.75V18Z"></path></svg></button><input id="wl-image-upload" class="upload" type="file" accept=".png,.jpg,.jpeg,.webp,.bmp,.gif"><label for="wl-image-upload" class="wl-action" title="上传图片"><svg viewBox="0 0 1024 1024" width="24" height="24"><path d="M784 112H240c-88 0-160 72-160 160v480c0 88 72 160 160 160h544c88 0 160-72 160-160V272c0-88-72-160-160-160zm96 640c0 52.8-43.2 96-96 96H240c-52.8 0-96-43.2-96-96V272c0-52.8 43.2-96 96-96h544c52.8 0 96 43.2 96 96v480z" fill="currentColor"></path><path d="M352 480c52.8 0 96-43.2 96-96s-43.2-96-96-96-96 43.2-96 96 43.2 96 96 96zm0-128c17.6 0 32 14.4 32 32s-14.4 32-32 32-32-14.4-32-32 14.4-32 32-32zm462.4 379.2-3.2-3.2-177.6-177.6c-25.6-25.6-65.6-25.6-91.2 0l-80 80-36.8-36.8c-25.6-25.6-65.6-25.6-91.2 0L200 728c-4.8 6.4-8 14.4-8 24 0 17.6 14.4 32 32 32 9.6 0 16-3.2 22.4-9.6L380.8 640l134.4 134.4c6.4 6.4 14.4 9.6 24 9.6 17.6 0 32-14.4 32-32 0-9.6-4.8-17.6-9.6-24l-52.8-52.8 80-80L769.6 776c6.4 4.8 12.8 8 20.8 8 17.6 0 32-14.4 32-32 0-8-3.2-16-8-20.8z" fill="currentColor"></path></svg></label><button type="button" class="wl-action" title="预览"><svg viewBox="0 0 1024 1024" width="24" height="24"><path d="M710.816 654.301c70.323-96.639 61.084-230.578-23.705-314.843-46.098-46.098-107.183-71.109-172.28-71.109-65.008 0-126.092 25.444-172.28 71.109-45.227 46.098-70.756 107.183-70.756 172.106 0 64.923 25.444 126.007 71.194 172.106 46.099 46.098 107.184 71.109 172.28 71.109 51.414 0 100.648-16.212 142.824-47.404l126.53 126.006c7.058 7.06 16.297 10.979 26.406 10.979 10.105 0 19.343-3.919 26.402-10.979 14.467-14.467 14.467-38.172 0-52.723L710.816 654.301zm-315.107-23.265c-65.88-65.88-65.88-172.54 0-238.42 32.069-32.07 74.245-49.149 119.471-49.149 45.227 0 87.407 17.603 119.472 49.149 65.88 65.879 65.88 172.539 0 238.42-63.612 63.178-175.242 63.178-238.943 0zm0 0" fill="currentColor"></path><path d="M703.319 121.603H321.03c-109.8 0-199.469 89.146-199.469 199.38v382.034c0 109.796 89.236 199.38 199.469 199.38h207.397c20.653 0 37.384-16.645 37.384-37.299 0-20.649-16.731-37.296-37.384-37.296H321.03c-68.582 0-124.352-55.77-124.352-124.267V321.421c0-68.496 55.77-124.267 124.352-124.267h382.289c68.582 0 124.352 55.771 124.352 124.267V524.72c0 20.654 16.736 37.299 37.385 37.299 20.654 0 37.384-16.645 37.384-37.299V320.549c-.085-109.8-89.321-198.946-199.121-198.946zm0 0" fill="currentColor"></path></svg></button></div><div class="wl-info"><div class="wl-captcha-container"></div><div class="wl-text-number">0 <!--v-if-->  字</div><button type="button" class="wl-btn">登录</button><!--v-if--></div><div class="wl-gif-popup"><input type="text" placeholder="搜索表情包"><!--v-if--><div class="wl-loading"><svg width="30" height="30" viewBox="0 0 100 100" preserveAspectRatio="xMidYMid"><circle cx="50" cy="50" fill="none" stroke="currentColor" strokeWidth="4" r="40" stroke-dasharray="85 30"><animateTransform attributeName="transform" type="rotate" repeatCount="indefinite" dur="1s" values="0 50 50;360 50 50" keyTimes="0;1"></animateTransform></circle></svg></div></div><div class="wl-emoji-popup"><!--[--><!--]--><!--v-if--></div></div></div><!--v-if--></div><div class="wl-meta-head"><div class="wl-count"><!--v-if--> 评论</div><ul class="wl-sort"><!--[--><li class="active">按正序</li><li class="">按倒序</li><li class="">按热度</li><!--]--></ul></div><div class="wl-cards"><!--[--><!--]--></div><!--[--><div class="wl-loading"><svg width="30" height="30" viewBox="0 0 100 100" preserveAspectRatio="xMidYMid"><circle cx="50" cy="50" fill="none" stroke="currentColor" strokeWidth="4" r="40" stroke-dasharray="85 30"><animateTransform attributeName="transform" type="rotate" repeatCount="indefinite" dur="1s" values="0 50 50;360 50 50" keyTimes="0;1"></animateTransform></circle></svg></div><!--]--><div class="wl-power"> Powered by <a href="https://github.com/walinejs/waline" target="_blank" rel="noopener noreferrer"> Waline </a> v2.15.5</div></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">一个杂鱼开发者</div><div class="vp-copyright">Copyright © 2024 DarentTheYang</div></footer></div><!--]--><!----><!--]--></div>
    <script type="module" src="/backend-note/assets/app-4864bddc.js" defer></script>
  </body>
</html>
