-- generated by newgenasym Thu Jul 13 18:16:45 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ICS525 is
    port (    
	CLK:       OUT    STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	\pd*\:     IN     STD_LOGIC;    
	R:         IN     STD_LOGIC_VECTOR (6 DOWNTO 0);    
	REF:       OUT    STD_LOGIC;    
	S:         IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	V:         IN     STD_LOGIC_VECTOR (8 DOWNTO 0);    
	VDD:       IN     STD_LOGIC;    
	VDD1:      IN     STD_LOGIC;    
	\x1/iclk\: IN     STD_LOGIC;    
	X2:        IN     STD_LOGIC);
end ICS525;
