

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
0 instances converted, 99 sequential instances remain driven by gated/generated clocks

================================================================================ Gated/Generated Clocks =================================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                                  Explanation                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       e_pll_4.PLLInst_0     EHXPLLJ                99         e_djb_core_e_djb_clock_sync_lvds_i_sampledio     No gated clock conversion method for cell cell:LUCENT.IFS1P3DX
=========================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

