// Seed: 2875456929
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_4;
  logic id_5 = id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd31
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5
  );
  wire id_7 = id_6;
  assign id_3[id_6] = -1;
endmodule
