#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun Aug 12 11:13:13 2018
# Process ID: 12068
# Current directory: C:/Prj/xilinxPrj/MicroblazePrj/Prj3Ddr2/Prj/mc_ddr2/mc_ddr2.runs/mb_ddr_auto_cc_0_synth_1
# Command line: vivado.exe -log mb_ddr_auto_cc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_ddr_auto_cc_0.tcl
# Log file: C:/Prj/xilinxPrj/MicroblazePrj/Prj3Ddr2/Prj/mc_ddr2/mc_ddr2.runs/mb_ddr_auto_cc_0_synth_1/mb_ddr_auto_cc_0.vds
# Journal file: C:/Prj/xilinxPrj/MicroblazePrj/Prj3Ddr2/Prj/mc_ddr2/mc_ddr2.runs/mb_ddr_auto_cc_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_ddr_auto_cc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 321.902 ; gain = 111.426
INFO: [Synth 8-638] synthesizing module 'mb_ddr_auto_cc_0' [c:/Prj/xilinxPrj/MicroblazePrj/Prj3Ddr2/Prj/mc_ddr2/mc_ddr2.srcs/sources_1/bd/mb_ddr/ip/mb_ddr_auto_cc_0/synth/mb_ddr_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_10_axi_clock_converter' [c:/Prj/xilinxPrj/MicroblazePrj/Prj3Ddr2/Prj/mc_ddr2/mc_ddr2.srcs/sources_1/bd/mb_ddr/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:642]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_10_axi_clock_converter' (20#1) [c:/Prj/xilinxPrj/MicroblazePrj/Prj3Ddr2/Prj/mc_ddr2/mc_ddr2.srcs/sources_1/bd/mb_ddr/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:642]
INFO: [Synth 8-256] done synthesizing module 'mb_ddr_auto_cc_0' (21#1) [c:/Prj/xilinxPrj/MicroblazePrj/Prj3Ddr2/Prj/mc_ddr2/mc_ddr2.srcs/sources_1/bd/mb_ddr/ip/mb_ddr_auto_cc_0/synth/mb_ddr_auto_cc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 439.664 ; gain = 229.188
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 439.664 ; gain = 229.188
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 680.863 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 680.863 ; gain = 470.387
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name            | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|fifo_generator_v13_1_3 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 73              | RAM32M x 13   | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 3               | RAM32M x 1    | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 62              | RAM32M x 11   | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 68              | RAM32M x 12   | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 62              | RAM32M x 11   | 
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:28 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:29 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:29 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 680.863 ; gain = 470.387
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 680.863 ; gain = 470.387

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    21|
|2     |LUT2   |    66|
|3     |LUT3   |    25|
|4     |LUT4   |    64|
|5     |LUT5   |     5|
|6     |LUT6   |    28|
|7     |RAM32M |    48|
|8     |FDCE   |   300|
|9     |FDPE   |   135|
|10    |FDRE   |   566|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:30 . Memory (MB): peak = 680.863 ; gain = 470.387
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.816 ; gain = 432.953
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1121.199 ; gain = 883.563
