var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"positionloop/transformation","ref":false,"files":[{"name":"transformation.c","type":"source","group":"model","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Triloop\\transformation_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: transformation.c\r\n *\r\n * Code generated for Simulink model 'transformation'.\r\n *\r\n * Model version                  : 6.276\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue Mar 25 16:16:50 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"transformation.h\"\r\n#include <math.h>\r\n#include \"rtwtypes.h\"\r\n#ifndef UCHAR_MAX\r\n#include <limits.h>\r\n#endif\r\n\r\n#if ( UCHAR_MAX != (0xFFU) ) || ( SCHAR_MAX != (0x7F) )\r\n#error Code was generated for compiler with different sized uchar/char. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n#if ( USHRT_MAX != (0xFFFFU) ) || ( SHRT_MAX != (0x7FFF) )\r\n#error Code was generated for compiler with different sized ushort/short. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n#if ( UINT_MAX != (0xFFFFFFFFU) ) || ( INT_MAX != (0x7FFFFFFF) )\r\n#error Code was generated for compiler with different sized uint/int. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n#if ( ULONG_MAX != (0xFFFFFFFFU) ) || ( LONG_MAX != (0x7FFFFFFF) )\r\n#error Code was generated for compiler with different sized ulong/long. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n/* Skipping ulong_long/long_long check: insufficient preprocessor integer range. */\r\n\r\n/* Block signals and states (default storage) */\r\nDW rtDW;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nExtU rtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nExtY rtY;\r\n\r\n/* Model step function */\r\nvoid transformation_step(void)\r\n{\r\n  real32_T rtb_Add_h;\r\n  real32_T rtb_DeadZone;\r\n  real32_T rtb_IProdOut;\r\n  real32_T rtb_Integrator;\r\n  real32_T rtb_Saturation;\r\n  real32_T rtb_Saturation_i;\r\n  real32_T rtb_SinCos;\r\n  real32_T rtb_SinCos1;\r\n  int16_T rtb_IProdOut_d;\r\n  int8_T tmp;\r\n  int8_T tmp_0;\r\n  boolean_T rtb_AND3;\r\n\r\n  /* Outputs for Atomic SubSystem: '<Root>/transformation' */\r\n  /* Sum: '<S3>/Add1' incorporates:\r\n   *  Gain: '<S3>/Gain'\r\n   *  Gain: '<S3>/Gain1'\r\n   *  Inport: '<Root>/ia'\r\n   *  Inport: '<Root>/ib'\r\n   *  Inport: '<Root>/ic'\r\n   *  Sum: '<S3>/Add'\r\n   */\r\n  rtb_Saturation = 0.666666687F * rtU.ia - (rtU.ib + rtU.ic) * 0.333333343F;\r\n\r\n  /* Trigonometry: '<S1>/SinCos1' incorporates:\r\n   *  Inport: '<Root>/theta_e'\r\n   */\r\n  rtb_SinCos1 = cosf(rtU.theta_e);\r\n\r\n  /* Gain: '<S3>/Gain2' incorporates:\r\n   *  Inport: '<Root>/ib'\r\n   *  Inport: '<Root>/ic'\r\n   *  Sum: '<S3>/Add2'\r\n   */\r\n  rtb_DeadZone = (rtU.ib - rtU.ic) * 0.577350259F;\r\n\r\n  /* Trigonometry: '<S1>/SinCos' incorporates:\r\n   *  Inport: '<Root>/theta_e'\r\n   */\r\n  rtb_SinCos = sinf(rtU.theta_e);\r\n\r\n  /* Sum: '<S4>/Add' incorporates:\r\n   *  Product: '<S4>/Product'\r\n   *  Product: '<S4>/Product1'\r\n   */\r\n  rtb_Add_h = rtb_Saturation * rtb_SinCos1 + rtb_DeadZone * rtb_SinCos;\r\n\r\n  /* Sum: '<S5>/Sum1' incorporates:\r\n   *  Inport: '<Root>/IdRef'\r\n   */\r\n  rtb_Integrator = rtU.IdRef - rtb_Add_h;\r\n\r\n  /* Sum: '<S52>/Sum' incorporates:\r\n   *  DiscreteIntegrator: '<S43>/Integrator'\r\n   *  Inport: '<Root>/P_current'\r\n   *  Product: '<S48>/PProd Out'\r\n   */\r\n  rtb_Saturation_i = rtb_Integrator * rtU.P_current + (real32_T)\r\n    rtDW.Integrator_DSTATE_e * 0.0001F;\r\n\r\n  /* DeadZone: '<S35>/DeadZone' */\r\n  if (rtb_Saturation_i > 24.9415321F) {\r\n    rtb_IProdOut = rtb_Saturation_i - 24.9415321F;\r\n  } else if (rtb_Saturation_i >= -24.9415321F) {\r\n    rtb_IProdOut = 0.0F;\r\n  } else {\r\n    rtb_IProdOut = rtb_Saturation_i - -24.9415321F;\r\n  }\r\n\r\n  /* End of DeadZone: '<S35>/DeadZone' */\r\n\r\n  /* Product: '<S40>/IProd Out' incorporates:\r\n   *  Inport: '<Root>/I_current'\r\n   */\r\n  rtb_IProdOut_d = (int16_T)floorf(rtb_Integrator * rtU.I_current);\r\n\r\n  /* Switch: '<S33>/Switch1' incorporates:\r\n   *  Constant: '<S33>/Constant'\r\n   *  Constant: '<S33>/Constant2'\r\n   *  RelationalOperator: '<S33>/fix for DT propagation issue'\r\n   */\r\n  if (rtb_IProdOut > 0.0F) {\r\n    tmp = 1;\r\n  } else {\r\n    tmp = -1;\r\n  }\r\n\r\n  /* Switch: '<S33>/Switch2' incorporates:\r\n   *  Constant: '<S33>/Clamping_zero'\r\n   *  Constant: '<S33>/Constant3'\r\n   *  Constant: '<S33>/Constant4'\r\n   *  RelationalOperator: '<S33>/fix for DT propagation issue1'\r\n   */\r\n  if (rtb_IProdOut_d > 0) {\r\n    tmp_0 = 1;\r\n  } else {\r\n    tmp_0 = -1;\r\n  }\r\n\r\n  /* Logic: '<S33>/AND3' incorporates:\r\n   *  RelationalOperator: '<S33>/Equal1'\r\n   *  RelationalOperator: '<S33>/Relational Operator'\r\n   *  Switch: '<S33>/Switch1'\r\n   *  Switch: '<S33>/Switch2'\r\n   */\r\n  rtb_AND3 = ((rtb_IProdOut != 0.0F) && (tmp == tmp_0));\r\n\r\n  /* Saturate: '<S50>/Saturation' */\r\n  if (rtb_Saturation_i > 24.9415321F) {\r\n    rtb_Saturation_i = 24.9415321F;\r\n  } else if (rtb_Saturation_i < -24.9415321F) {\r\n    rtb_Saturation_i = -24.9415321F;\r\n  }\r\n\r\n  /* End of Saturate: '<S50>/Saturation' */\r\n\r\n  /* Sum: '<S4>/Add1' incorporates:\r\n   *  Product: '<S4>/Product2'\r\n   *  Product: '<S4>/Product3'\r\n   */\r\n  rtb_Integrator = rtb_DeadZone * rtb_SinCos1 - rtb_Saturation * rtb_SinCos;\r\n\r\n  /* Sum: '<S5>/Sum7' incorporates:\r\n   *  Inport: '<Root>/IqRef'\r\n   */\r\n  rtb_IProdOut = rtU.IqRef - rtb_Integrator;\r\n\r\n  /* Sum: '<S104>/Sum' incorporates:\r\n   *  DiscreteIntegrator: '<S95>/Integrator'\r\n   *  Inport: '<Root>/P_current'\r\n   *  Product: '<S100>/PProd Out'\r\n   */\r\n  rtb_DeadZone = rtb_IProdOut * rtU.P_current + rtDW.Integrator_DSTATE;\r\n\r\n  /* Saturate: '<S102>/Saturation' incorporates:\r\n   *  DeadZone: '<S87>/DeadZone'\r\n   */\r\n  if (rtb_DeadZone > 24.9415321F) {\r\n    rtb_Saturation = 24.9415321F;\r\n    rtb_DeadZone -= 24.9415321F;\r\n  } else {\r\n    if (rtb_DeadZone < -24.9415321F) {\r\n      rtb_Saturation = -24.9415321F;\r\n    } else {\r\n      rtb_Saturation = rtb_DeadZone;\r\n    }\r\n\r\n    if (rtb_DeadZone >= -24.9415321F) {\r\n      rtb_DeadZone = 0.0F;\r\n    } else {\r\n      rtb_DeadZone -= -24.9415321F;\r\n    }\r\n  }\r\n\r\n  /* End of Saturate: '<S102>/Saturation' */\r\n\r\n  /* Product: '<S92>/IProd Out' incorporates:\r\n   *  Inport: '<Root>/I_current'\r\n   */\r\n  rtb_IProdOut *= rtU.I_current;\r\n\r\n  /* Switch: '<S33>/Switch' incorporates:\r\n   *  Constant: '<S33>/Constant1'\r\n   */\r\n  if (rtb_AND3) {\r\n    rtb_IProdOut_d = 0;\r\n  }\r\n\r\n  /* Update for DiscreteIntegrator: '<S43>/Integrator' incorporates:\r\n   *  Switch: '<S33>/Switch'\r\n   */\r\n  rtDW.Integrator_DSTATE_e += rtb_IProdOut_d;\r\n\r\n  /* Switch: '<S85>/Switch1' incorporates:\r\n   *  Constant: '<S85>/Clamping_zero'\r\n   *  Constant: '<S85>/Constant'\r\n   *  Constant: '<S85>/Constant2'\r\n   *  RelationalOperator: '<S85>/fix for DT propagation issue'\r\n   */\r\n  if (rtb_DeadZone > 0.0F) {\r\n    tmp = 1;\r\n  } else {\r\n    tmp = -1;\r\n  }\r\n\r\n  /* Switch: '<S85>/Switch2' incorporates:\r\n   *  Constant: '<S85>/Clamping_zero'\r\n   *  Constant: '<S85>/Constant3'\r\n   *  Constant: '<S85>/Constant4'\r\n   *  RelationalOperator: '<S85>/fix for DT propagation issue1'\r\n   */\r\n  if (rtb_IProdOut > 0.0F) {\r\n    tmp_0 = 1;\r\n  } else {\r\n    tmp_0 = -1;\r\n  }\r\n\r\n  /* Switch: '<S85>/Switch' incorporates:\r\n   *  Constant: '<S85>/Clamping_zero'\r\n   *  Constant: '<S85>/Constant1'\r\n   *  Logic: '<S85>/AND3'\r\n   *  RelationalOperator: '<S85>/Equal1'\r\n   *  RelationalOperator: '<S85>/Relational Operator'\r\n   *  Switch: '<S85>/Switch1'\r\n   *  Switch: '<S85>/Switch2'\r\n   */\r\n  if ((rtb_DeadZone != 0.0F) && (tmp == tmp_0)) {\r\n    rtb_IProdOut = 0.0F;\r\n  }\r\n\r\n  /* Update for DiscreteIntegrator: '<S95>/Integrator' incorporates:\r\n   *  Switch: '<S85>/Switch'\r\n   */\r\n  rtDW.Integrator_DSTATE += 0.0001F * rtb_IProdOut;\r\n\r\n  /* End of Outputs for SubSystem: '<Root>/transformation' */\r\n\r\n  /* Outport: '<Root>/id' */\r\n  rtY.id = rtb_Add_h;\r\n\r\n  /* Outport: '<Root>/iq' */\r\n  rtY.iq = rtb_Integrator;\r\n\r\n  /* Outputs for Atomic SubSystem: '<Root>/transformation' */\r\n  /* Outport: '<Root>/ualpha' incorporates:\r\n   *  Product: '<S2>/Product'\r\n   *  Product: '<S2>/Product1'\r\n   *  Sum: '<S2>/Add'\r\n   */\r\n  rtY.ualpha = rtb_Saturation_i * rtb_SinCos1 - rtb_Saturation * rtb_SinCos;\r\n\r\n  /* Outport: '<Root>/ubeta' incorporates:\r\n   *  Product: '<S2>/Product2'\r\n   *  Product: '<S2>/Product3'\r\n   *  Sum: '<S2>/Add1'\r\n   */\r\n  rtY.ubeta = rtb_Saturation_i * rtb_SinCos + rtb_Saturation * rtb_SinCos1;\r\n\r\n  /* End of Outputs for SubSystem: '<Root>/transformation' */\r\n}\r\n\r\n/* Model initialize function */\r\nvoid transformation_initialize(void)\r\n{\r\n  /* (no initialization code required) */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"transformation.h","type":"header","group":"model","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Triloop\\transformation_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: transformation.h\r\n *\r\n * Code generated for Simulink model 'transformation'.\r\n *\r\n * Model version                  : 6.276\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue Mar 25 16:16:50 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef transformation_h_\r\n#define transformation_h_\r\n#ifndef transformation_COMMON_INCLUDES_\r\n#define transformation_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#include \"math.h\"\r\n#endif                                 /* transformation_COMMON_INCLUDES_ */\r\n\r\n/* Block signals and states (default storage) for system '<Root>' */\r\ntypedef struct {\r\n  real32_T Integrator_DSTATE;          /* '<S95>/Integrator' */\r\n  int16_T Integrator_DSTATE_e;         /* '<S43>/Integrator' */\r\n} DW;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\ntypedef struct {\r\n  real32_T ia;                         /* '<Root>/ia' */\r\n  real32_T ib;                         /* '<Root>/ib' */\r\n  real32_T ic;                         /* '<Root>/ic' */\r\n  real32_T IqRef;                      /* '<Root>/IqRef' */\r\n  real32_T theta_e;                    /* '<Root>/theta_e' */\r\n  real32_T P_current;                  /* '<Root>/P_current' */\r\n  real32_T I_current;                  /* '<Root>/I_current' */\r\n  real32_T IdRef;                      /* '<Root>/IdRef' */\r\n} ExtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\ntypedef struct {\r\n  real32_T id;                         /* '<Root>/id' */\r\n  real32_T iq;                         /* '<Root>/iq' */\r\n  real32_T ualpha;                     /* '<Root>/ualpha' */\r\n  real32_T ubeta;                      /* '<Root>/ubeta' */\r\n} ExtY;\r\n\r\n/* Block signals and states (default storage) */\r\nextern DW rtDW;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nextern ExtU rtU;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nextern ExtY rtY;\r\n\r\n/* Model entry point functions */\r\nextern void transformation_initialize(void);\r\nextern void transformation_step(void);\r\n\r\n/*-\r\n * These blocks were eliminated from the model due to optimizations:\r\n *\r\n * Block '<S5>/Scope' : Unused code path elimination\r\n * Block '<S1>/Data Type Conversion3' : Eliminate redundant data type conversion\r\n * Block '<S1>/Data Type Conversion4' : Eliminate redundant data type conversion\r\n */\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Note that this particular code originates from a subsystem build,\r\n * and has its own system numbers different from the parent model.\r\n * Refer to the system hierarchy for this subsystem below, and use the\r\n * MATLAB hilite_system command to trace the generated code back\r\n * to the parent model.  For example,\r\n *\r\n * hilite_system('positionloop/transformation')    - opens subsystem positionloop/transformation\r\n * hilite_system('positionloop/transformation/Kp') - opens and selects block Kp\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'positionloop'\r\n * '<S1>'   : 'positionloop/transformation'\r\n * '<S2>'   : 'positionloop/transformation/AntiPark'\r\n * '<S3>'   : 'positionloop/transformation/Clark'\r\n * '<S4>'   : 'positionloop/transformation/Park'\r\n * '<S5>'   : 'positionloop/transformation/idq_Controller'\r\n * '<S6>'   : 'positionloop/transformation/idq_Controller/PID Controller1'\r\n * '<S7>'   : 'positionloop/transformation/idq_Controller/PID Controller2'\r\n * '<S8>'   : 'positionloop/transformation/idq_Controller/PID Controller1/Anti-windup'\r\n * '<S9>'   : 'positionloop/transformation/idq_Controller/PID Controller1/D Gain'\r\n * '<S10>'  : 'positionloop/transformation/idq_Controller/PID Controller1/External Derivative'\r\n * '<S11>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Filter'\r\n * '<S12>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Filter ICs'\r\n * '<S13>'  : 'positionloop/transformation/idq_Controller/PID Controller1/I Gain'\r\n * '<S14>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Ideal P Gain'\r\n * '<S15>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Ideal P Gain Fdbk'\r\n * '<S16>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Integrator'\r\n * '<S17>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Integrator ICs'\r\n * '<S18>'  : 'positionloop/transformation/idq_Controller/PID Controller1/N Copy'\r\n * '<S19>'  : 'positionloop/transformation/idq_Controller/PID Controller1/N Gain'\r\n * '<S20>'  : 'positionloop/transformation/idq_Controller/PID Controller1/P Copy'\r\n * '<S21>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Parallel P Gain'\r\n * '<S22>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Reset Signal'\r\n * '<S23>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Saturation'\r\n * '<S24>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Saturation Fdbk'\r\n * '<S25>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Sum'\r\n * '<S26>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Sum Fdbk'\r\n * '<S27>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Tracking Mode'\r\n * '<S28>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Tracking Mode Sum'\r\n * '<S29>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Tsamp - Integral'\r\n * '<S30>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Tsamp - Ngain'\r\n * '<S31>'  : 'positionloop/transformation/idq_Controller/PID Controller1/postSat Signal'\r\n * '<S32>'  : 'positionloop/transformation/idq_Controller/PID Controller1/preSat Signal'\r\n * '<S33>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Anti-windup/Disc. Clamping Parallel'\r\n * '<S34>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Anti-windup/Disc. Clamping Parallel/Dead Zone'\r\n * '<S35>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Anti-windup/Disc. Clamping Parallel/Dead Zone/Enabled'\r\n * '<S36>'  : 'positionloop/transformation/idq_Controller/PID Controller1/D Gain/Disabled'\r\n * '<S37>'  : 'positionloop/transformation/idq_Controller/PID Controller1/External Derivative/Disabled'\r\n * '<S38>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Filter/Disabled'\r\n * '<S39>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Filter ICs/Disabled'\r\n * '<S40>'  : 'positionloop/transformation/idq_Controller/PID Controller1/I Gain/External Parameters'\r\n * '<S41>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Ideal P Gain/Passthrough'\r\n * '<S42>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Ideal P Gain Fdbk/Disabled'\r\n * '<S43>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Integrator/Discrete'\r\n * '<S44>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Integrator ICs/Internal IC'\r\n * '<S45>'  : 'positionloop/transformation/idq_Controller/PID Controller1/N Copy/Disabled wSignal Specification'\r\n * '<S46>'  : 'positionloop/transformation/idq_Controller/PID Controller1/N Gain/Disabled'\r\n * '<S47>'  : 'positionloop/transformation/idq_Controller/PID Controller1/P Copy/Disabled'\r\n * '<S48>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Parallel P Gain/External Parameters'\r\n * '<S49>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Reset Signal/Disabled'\r\n * '<S50>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Saturation/Enabled'\r\n * '<S51>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Saturation Fdbk/Disabled'\r\n * '<S52>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Sum/Sum_PI'\r\n * '<S53>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Sum Fdbk/Disabled'\r\n * '<S54>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Tracking Mode/Disabled'\r\n * '<S55>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Tracking Mode Sum/Passthrough'\r\n * '<S56>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Tsamp - Integral/TsSignalSpecification'\r\n * '<S57>'  : 'positionloop/transformation/idq_Controller/PID Controller1/Tsamp - Ngain/Passthrough'\r\n * '<S58>'  : 'positionloop/transformation/idq_Controller/PID Controller1/postSat Signal/Forward_Path'\r\n * '<S59>'  : 'positionloop/transformation/idq_Controller/PID Controller1/preSat Signal/Forward_Path'\r\n * '<S60>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Anti-windup'\r\n * '<S61>'  : 'positionloop/transformation/idq_Controller/PID Controller2/D Gain'\r\n * '<S62>'  : 'positionloop/transformation/idq_Controller/PID Controller2/External Derivative'\r\n * '<S63>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Filter'\r\n * '<S64>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Filter ICs'\r\n * '<S65>'  : 'positionloop/transformation/idq_Controller/PID Controller2/I Gain'\r\n * '<S66>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Ideal P Gain'\r\n * '<S67>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Ideal P Gain Fdbk'\r\n * '<S68>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Integrator'\r\n * '<S69>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Integrator ICs'\r\n * '<S70>'  : 'positionloop/transformation/idq_Controller/PID Controller2/N Copy'\r\n * '<S71>'  : 'positionloop/transformation/idq_Controller/PID Controller2/N Gain'\r\n * '<S72>'  : 'positionloop/transformation/idq_Controller/PID Controller2/P Copy'\r\n * '<S73>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Parallel P Gain'\r\n * '<S74>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Reset Signal'\r\n * '<S75>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Saturation'\r\n * '<S76>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Saturation Fdbk'\r\n * '<S77>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Sum'\r\n * '<S78>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Sum Fdbk'\r\n * '<S79>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Tracking Mode'\r\n * '<S80>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Tracking Mode Sum'\r\n * '<S81>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Tsamp - Integral'\r\n * '<S82>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Tsamp - Ngain'\r\n * '<S83>'  : 'positionloop/transformation/idq_Controller/PID Controller2/postSat Signal'\r\n * '<S84>'  : 'positionloop/transformation/idq_Controller/PID Controller2/preSat Signal'\r\n * '<S85>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Anti-windup/Disc. Clamping Parallel'\r\n * '<S86>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Anti-windup/Disc. Clamping Parallel/Dead Zone'\r\n * '<S87>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Anti-windup/Disc. Clamping Parallel/Dead Zone/Enabled'\r\n * '<S88>'  : 'positionloop/transformation/idq_Controller/PID Controller2/D Gain/Disabled'\r\n * '<S89>'  : 'positionloop/transformation/idq_Controller/PID Controller2/External Derivative/Disabled'\r\n * '<S90>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Filter/Disabled'\r\n * '<S91>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Filter ICs/Disabled'\r\n * '<S92>'  : 'positionloop/transformation/idq_Controller/PID Controller2/I Gain/External Parameters'\r\n * '<S93>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Ideal P Gain/Passthrough'\r\n * '<S94>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Ideal P Gain Fdbk/Disabled'\r\n * '<S95>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Integrator/Discrete'\r\n * '<S96>'  : 'positionloop/transformation/idq_Controller/PID Controller2/Integrator ICs/Internal IC'\r\n * '<S97>'  : 'positionloop/transformation/idq_Controller/PID Controller2/N Copy/Disabled wSignal Specification'\r\n * '<S98>'  : 'positionloop/transformation/idq_Controller/PID Controller2/N Gain/Disabled'\r\n * '<S99>'  : 'positionloop/transformation/idq_Controller/PID Controller2/P Copy/Disabled'\r\n * '<S100>' : 'positionloop/transformation/idq_Controller/PID Controller2/Parallel P Gain/External Parameters'\r\n * '<S101>' : 'positionloop/transformation/idq_Controller/PID Controller2/Reset Signal/Disabled'\r\n * '<S102>' : 'positionloop/transformation/idq_Controller/PID Controller2/Saturation/Enabled'\r\n * '<S103>' : 'positionloop/transformation/idq_Controller/PID Controller2/Saturation Fdbk/Disabled'\r\n * '<S104>' : 'positionloop/transformation/idq_Controller/PID Controller2/Sum/Sum_PI'\r\n * '<S105>' : 'positionloop/transformation/idq_Controller/PID Controller2/Sum Fdbk/Disabled'\r\n * '<S106>' : 'positionloop/transformation/idq_Controller/PID Controller2/Tracking Mode/Disabled'\r\n * '<S107>' : 'positionloop/transformation/idq_Controller/PID Controller2/Tracking Mode Sum/Passthrough'\r\n * '<S108>' : 'positionloop/transformation/idq_Controller/PID Controller2/Tsamp - Integral/TsSignalSpecification'\r\n * '<S109>' : 'positionloop/transformation/idq_Controller/PID Controller2/Tsamp - Ngain/Passthrough'\r\n * '<S110>' : 'positionloop/transformation/idq_Controller/PID Controller2/postSat Signal/Forward_Path'\r\n * '<S111>' : 'positionloop/transformation/idq_Controller/PID Controller2/preSat Signal/Forward_Path'\r\n */\r\n#endif                                 /* transformation_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Triloop\\transformation_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'transformation'.\r\n *\r\n * Model version                  : 6.276\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue Mar 25 16:16:50 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: ARM Compatible->ARM Cortex-M\r\n *   Number of bits:     char:   8    short:   16    int:  32\r\n *                       long:  32    long long:  64\r\n *                       native word size:  32\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *   real32_T, real64_T           - 32 and 64 bit floating point numbers *\r\n *=======================================================================*/\r\ntypedef signed char int8_T;\r\ntypedef unsigned char uint8_T;\r\ntypedef short int16_T;\r\ntypedef unsigned short uint16_T;\r\ntypedef int int32_T;\r\ntypedef unsigned int uint32_T;\r\ntypedef long long int64_T;\r\ntypedef unsigned long long uint64_T;\r\ntypedef float real32_T;\r\ntypedef double real64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           real_T, time_T, ulong_T, ulonglong_T.           *\r\n *===========================================================================*/\r\ntypedef double real_T;\r\ntypedef double time_T;\r\ntypedef unsigned char boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef unsigned long long ulonglong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647-1))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFU))\r\n#define MAX_int64_T                    ((int64_T)(9223372036854775807LL))\r\n#define MIN_int64_T                    ((int64_T)(-9223372036854775807LL-1LL))\r\n#define MAX_uint64_T                   ((uint64_T)(0xFFFFFFFFFFFFFFFFULL))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtmodel.h","type":"header","group":"interface","path":"C:\\Users\\WuHongrui\\Desktop\\交接材料_吴宏瑞\\2. 工程文件\\2.1. 程序\\2.1.2. Simulink仿真及程序生成\\Triloop\\transformation_ert_rtw","tag":"","groupDisplay":"接口文件","code":"/*\r\n * File: rtmodel.h\r\n *\r\n * Code generated for Simulink model 'transformation'.\r\n *\r\n * Model version                  : 6.276\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Tue Mar 25 16:16:50 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives:\r\n *    1. Execution efficiency\r\n *    2. RAM efficiency\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef rtmodel_h_\r\n#define rtmodel_h_\r\n#include \"transformation.h\"\r\n\r\n/* Macros generated for backwards compatibility  */\r\n#ifndef rtmGetErrorStatus\r\n#define rtmGetErrorStatus(rtm)         ((void*) 0)\r\n#endif\r\n\r\n#ifndef rtmSetErrorStatus\r\n#define rtmSetErrorStatus(rtm, val)    ((void) 0)\r\n#endif\r\n\r\n#ifndef rtmGetStopRequested\r\n#define rtmGetStopRequested(rtm)       ((void*) 0)\r\n#endif\r\n#endif                                 /* rtmodel_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"}],"coverage":[{"id":"SimulinkCoverage","name":"Simulink Coverage","files":[]},{"id":"Bullseye","name":"Bullseye Coverage","files":[]},{"id":"LDRA","name":"LDRA Testbed","files":[]}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":true,"showJustificationLinks":true,"useMWTable":false,"showProfilingInfo":true,"showTaskSummary":true,"showProtectedV2Report":true}};