{
	"author": [
		"Chia-I Chen",
		"Bau-Cheng Lee",
		"Juinn-Dar Huang"
	],
	"booktitle": "Proceedings of the 15th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2011",
	"dblpkey": "conf/date/ChenLH11",
	"ieeearid": 5763290,
	"pages": "587-590",
	"publisher": "IEEE",
	"stemmed": [
		"architectur",
		"explor",
		"of",
		"d",
		"fpgas",
		"toward",
		"a",
		"better",
		"balanc",
		"between",
		"area",
		"and",
		"delay"
	],
	"tag": [
		"3d",
		"architecture",
		"towards"
	],
	"title": "Architectural exploration of 3D FPGAs towards a better balance between area and delay",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2011
}